-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
-- Date        : Fri Feb  6 11:11:01 2026
-- Host        : E10-E21BF4D8 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/FPGA/lab3/vivado/vivado.gen/sources_1/bd/main/ip/main_array_mult_0_0/main_array_mult_0_0_sim_netlist.vhdl
-- Design      : main_array_mult_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_CTRL_s_axi is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    interrupt : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_done : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_4\ : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_CTRL_s_axi : entity is "array_mult_CTRL_s_axi";
end main_array_mult_0_0_array_mult_CTRL_s_axi;

architecture STRUCTURE of main_array_mult_0_0_array_mult_CTRL_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_2\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_2 : STD_LOGIC;
  signal auto_restart_status_reg_n_2 : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_2 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_2 : STD_LOGIC;
  signal int_auto_restart_i_1_n_2 : STD_LOGIC;
  signal int_gie_i_1_n_2 : STD_LOGIC;
  signal int_gie_reg_n_2 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_2\ : STD_LOGIC;
  signal \int_ier_reg_n_2_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr_reg_n_2_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_2_[1]\ : STD_LOGIC;
  signal int_task_ap_done : STD_LOGIC;
  signal int_task_ap_done_i_1_n_2 : STD_LOGIC;
  signal int_task_ap_done_i_2_n_2 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rdata[0]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_2\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal task_ap_done : STD_LOGIC;
  signal \waddr[2]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_2\ : STD_LOGIC;
  signal \waddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair2";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_task_ap_done_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of int_task_ap_done_i_3 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata[1]_i_3\ : label is "soft_lutpair3";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  SS(0) <= \^ss\(0);
  ap_start <= \^ap_start\;
  interrupt <= \^interrupt\;
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RDATA(5 downto 0) <= \^s_axi_ctrl_rdata\(5 downto 0);
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F727"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => \^s_axi_ctrl_rvalid\,
      I3 => s_axi_CTRL_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_2\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_RREADY,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_CTRL_ARVALID,
      O => \FSM_onehot_rstate[2]_i_1_n_2\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_2\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_2\,
      Q => \^s_axi_ctrl_rvalid\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_AWVALID,
      I3 => s_axi_CTRL_BREADY,
      I4 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[1]_i_1_n_2\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_2\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => \^s_axi_ctrl_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CTRL_WVALID,
      O => \FSM_onehot_wstate[3]_i_1_n_2\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_2\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_2\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_2\,
      Q => \^s_axi_ctrl_bvalid\,
      R => \^ss\(0)
    );
ack_in_t_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ss\(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_2\,
      I1 => Q(8),
      I2 => \^ap_start\,
      I3 => Q(0),
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \ap_CS_fsm[1]_i_3_n_2\,
      O => D(0)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \ap_CS_fsm_reg[1]_1\,
      I4 => \ap_CS_fsm[1]_i_4_n_2\,
      I5 => \ap_CS_fsm_reg[1]_2\,
      O => \ap_CS_fsm[1]_i_2_n_2\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(1),
      I2 => Q(10),
      I3 => Q(9),
      I4 => \ap_CS_fsm_reg[1]_3\,
      I5 => \ap_CS_fsm_reg[1]_4\,
      O => \ap_CS_fsm[1]_i_3_n_2\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(5),
      I3 => Q(4),
      O => \ap_CS_fsm[1]_i_4_n_2\
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF0"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      I2 => p_0_in(7),
      I3 => auto_restart_status_reg_n_2,
      O => auto_restart_status_i_1_n_2
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_2,
      Q => auto_restart_status_reg_n_2,
      R => \^ss\(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_0_in(2),
      R => \^ss\(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7F7F00FF0000"
    )
        port map (
      I0 => int_task_ap_done_i_2_n_2,
      I1 => s_axi_CTRL_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => p_0_in(7),
      I4 => ap_done,
      I5 => int_ap_ready,
      O => int_ap_ready_i_1_n_2
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_2,
      Q => int_ap_ready,
      R => \^ss\(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_2
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \waddr_reg_n_2_[2]\,
      I1 => s_axi_CTRL_WDATA(0),
      I2 => \waddr_reg_n_2_[3]\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => s_axi_CTRL_WVALID,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_2,
      Q => \^ap_start\,
      R => \^ss\(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => \waddr_reg_n_2_[3]\,
      I2 => \waddr_reg_n_2_[2]\,
      I3 => \int_ier[1]_i_2_n_2\,
      I4 => p_0_in(7),
      O => int_auto_restart_i_1_n_2
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_2,
      Q => p_0_in(7),
      R => \^ss\(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_2_[3]\,
      I2 => \waddr_reg_n_2_[2]\,
      I3 => \int_ier[1]_i_2_n_2\,
      I4 => int_gie_reg_n_2,
      O => int_gie_i_1_n_2
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_2,
      Q => int_gie_reg_n_2,
      R => \^ss\(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_2_[2]\,
      I2 => \waddr_reg_n_2_[3]\,
      I3 => \int_ier[1]_i_2_n_2\,
      I4 => \int_ier_reg_n_2_[0]\,
      O => \int_ier[0]_i_1_n_2\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => \waddr_reg_n_2_[2]\,
      I2 => \waddr_reg_n_2_[3]\,
      I3 => \int_ier[1]_i_2_n_2\,
      I4 => \p_0_in__0\,
      O => \int_ier[1]_i_1_n_2\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      I2 => s_axi_CTRL_WSTRB(0),
      O => \int_ier[1]_i_2_n_2\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_2\,
      Q => \int_ier_reg_n_2_[0]\,
      R => \^ss\(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_2\,
      Q => \p_0_in__0\,
      R => \^ss\(0)
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_2_[0]\,
      I1 => \int_isr_reg_n_2_[1]\,
      I2 => int_gie_reg_n_2,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ss\(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_2_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_2_[0]\,
      O => \int_isr[0]_i_1_n_2\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[2]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => s_axi_CTRL_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr7_out,
      I2 => \p_0_in__0\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_2_[1]\,
      O => \int_isr[1]_i_1_n_2\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_2\,
      Q => \int_isr_reg_n_2_[0]\,
      R => \^ss\(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_2\,
      Q => \int_isr_reg_n_2_[1]\,
      R => \^ss\(0)
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => int_task_ap_done_i_2_n_2,
      I1 => s_axi_CTRL_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => task_ap_done,
      I4 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_2
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(3),
      O => int_task_ap_done_i_2_n_2
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1000"
    )
        port map (
      I0 => \^ap_start\,
      I1 => p_0_in(2),
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_2,
      I4 => ap_done,
      O => task_ap_done
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_2,
      Q => int_task_ap_done,
      R => \^ss\(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => \rdata[0]_i_2_n_2\,
      I1 => \rdata[0]_i_3_n_2\,
      I2 => s_axi_CTRL_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => \^s_axi_ctrl_rdata\(0),
      O => \rdata[0]_i_1_n_2\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000000C"
    )
        port map (
      I0 => \int_ier_reg_n_2_[0]\,
      I1 => \^ap_start\,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(0),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[0]_i_2_n_2\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => int_gie_reg_n_2,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_isr_reg_n_2_[0]\,
      O => \rdata[0]_i_3_n_2\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => rdata(1),
      I1 => s_axi_CTRL_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => \^s_axi_ctrl_rdata\(1),
      O => \rdata[1]_i_1_n_2\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000C0C00000A0A0"
    )
        port map (
      I0 => int_task_ap_done,
      I1 => \p_0_in__0\,
      I2 => \rdata[1]_i_3_n_2\,
      I3 => \int_isr_reg_n_2_[1]\,
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => s_axi_CTRL_ARADDR(3),
      O => rdata(1)
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      O => \rdata[1]_i_3_n_2\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(0),
      I4 => s_axi_CTRL_ARADDR(1),
      I5 => s_axi_CTRL_ARADDR(2),
      O => \rdata[9]_i_1_n_2\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[1]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => p_0_in(2),
      Q => \^s_axi_ctrl_rdata\(2),
      R => \rdata[9]_i_1_n_2\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => int_ap_ready,
      Q => \^s_axi_ctrl_rdata\(3),
      R => \rdata[9]_i_1_n_2\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => p_0_in(7),
      Q => \^s_axi_ctrl_rdata\(4),
      R => \rdata[9]_i_1_n_2\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^interrupt\,
      Q => \^s_axi_ctrl_rdata\(5),
      R => \rdata[9]_i_1_n_2\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_CTRL_AWADDR(0),
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_AWVALID,
      I3 => \waddr_reg_n_2_[2]\,
      O => \waddr[2]_i_1_n_2\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_CTRL_AWADDR(1),
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_AWVALID,
      I3 => \waddr_reg_n_2_[3]\,
      O => \waddr[3]_i_1_n_2\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \waddr[2]_i_1_n_2\,
      Q => \waddr_reg_n_2_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \waddr[3]_i_1_n_2\,
      Q => \waddr_reg_n_2_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_DATA_IN_B_s_axi_ram is
  port (
    s_axi_DATA_IN_B_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    s_axi_DATA_IN_B_ARVALID_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    int_in_b_read : in STD_LOGIC;
    s_axi_DATA_IN_B_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_DATA_IN_B_WVALID : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    s_axi_DATA_IN_B_ARVALID : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_DATA_IN_B_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mem_reg_3 : in STD_LOGIC;
    s_axi_DATA_IN_B_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_DATA_IN_B_s_axi_ram : entity is "array_mult_DATA_IN_B_s_axi_ram";
end main_array_mult_0_0_array_mult_DATA_IN_B_s_axi_ram;

architecture STRUCTURE of main_array_mult_0_0_array_mult_DATA_IN_B_s_axi_ram is
  signal \^ap_cs_fsm_reg[19]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[22]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[25]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[8]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[9]\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal in_b_ce0_local : STD_LOGIC;
  signal int_in_b_address1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal int_in_b_be1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_in_b_ce1 : STD_LOGIC;
  signal mem_reg_i_10_n_2 : STD_LOGIC;
  signal mem_reg_i_11_n_2 : STD_LOGIC;
  signal mem_reg_i_12_n_2 : STD_LOGIC;
  signal mem_reg_i_13_n_2 : STD_LOGIC;
  signal mem_reg_i_26_n_2 : STD_LOGIC;
  signal mem_reg_i_30_n_2 : STD_LOGIC;
  signal mem_reg_i_31_n_2 : STD_LOGIC;
  signal mem_reg_i_32_n_2 : STD_LOGIC;
  signal mem_reg_i_35_n_2 : STD_LOGIC;
  signal mem_reg_i_36_n_2 : STD_LOGIC;
  signal mem_reg_i_37_n_2 : STD_LOGIC;
  signal mem_reg_i_38_n_2 : STD_LOGIC;
  signal mem_reg_i_39_n_2 : STD_LOGIC;
  signal mem_reg_i_40_n_2 : STD_LOGIC;
  signal mem_reg_i_41_n_2 : STD_LOGIC;
  signal mem_reg_i_42_n_2 : STD_LOGIC;
  signal mem_reg_i_43_n_2 : STD_LOGIC;
  signal mem_reg_i_45_n_2 : STD_LOGIC;
  signal mem_reg_i_46_n_2 : STD_LOGIC;
  signal mem_reg_i_47_n_2 : STD_LOGIC;
  signal mem_reg_i_48_n_2 : STD_LOGIC;
  signal mem_reg_i_49_n_2 : STD_LOGIC;
  signal mem_reg_i_51_n_2 : STD_LOGIC;
  signal mem_reg_i_52_n_2 : STD_LOGIC;
  signal mem_reg_i_53_n_2 : STD_LOGIC;
  signal mem_reg_i_54_n_2 : STD_LOGIC;
  signal mem_reg_i_55_n_2 : STD_LOGIC;
  signal mem_reg_i_56_n_2 : STD_LOGIC;
  signal mem_reg_i_57_n_2 : STD_LOGIC;
  signal mem_reg_i_58_n_2 : STD_LOGIC;
  signal mem_reg_i_59_n_2 : STD_LOGIC;
  signal mem_reg_i_60_n_2 : STD_LOGIC;
  signal mem_reg_i_61_n_2 : STD_LOGIC;
  signal mem_reg_i_62_n_2 : STD_LOGIC;
  signal mem_reg_i_9_n_2 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal \^s_axi_data_in_b_arvalid_0\ : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 800;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 24;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mem_reg_i_27 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of mem_reg_i_28 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of mem_reg_i_29 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of mem_reg_i_33 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of mem_reg_i_34 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of mem_reg_i_39 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of mem_reg_i_41 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of mem_reg_i_42 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of mem_reg_i_45 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of mem_reg_i_46 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of mem_reg_i_47 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of mem_reg_i_54 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of mem_reg_i_55 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of mem_reg_i_56 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of mem_reg_i_57 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of mem_reg_i_58 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of mem_reg_i_60 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of mem_reg_i_62 : label is "soft_lutpair4";
begin
  \ap_CS_fsm_reg[19]\ <= \^ap_cs_fsm_reg[19]\;
  \ap_CS_fsm_reg[22]\ <= \^ap_cs_fsm_reg[22]\;
  \ap_CS_fsm_reg[25]\ <= \^ap_cs_fsm_reg[25]\;
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  \ap_CS_fsm_reg[8]\ <= \^ap_cs_fsm_reg[8]\;
  \ap_CS_fsm_reg[9]\ <= \^ap_cs_fsm_reg[9]\;
  s_axi_DATA_IN_B_ARVALID_0 <= \^s_axi_data_in_b_arvalid_0\;
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 10) => B"111111",
      ADDRARDADDR(9 downto 5) => int_in_b_address1(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 10) => B"111111",
      ADDRBWRADDR(9) => mem_reg_i_9_n_2,
      ADDRBWRADDR(8) => mem_reg_i_10_n_2,
      ADDRBWRADDR(7) => mem_reg_i_11_n_2,
      ADDRBWRADDR(6) => mem_reg_i_12_n_2,
      ADDRBWRADDR(5) => mem_reg_i_13_n_2,
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 24) => p_1_in(31 downto 24),
      DIADI(23 downto 0) => s_axi_DATA_IN_B_WDATA(23 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => s_axi_DATA_IN_B_RDATA(31 downto 0),
      DOBDO(31 downto 0) => D(31 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => int_in_b_ce1,
      ENBWREN => in_b_ce0_local,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => int_in_b_read,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => ar_hs,
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => int_in_b_be1(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_DATA_IN_B_WVALID,
      I1 => mem_reg_0,
      I2 => mem_reg_1,
      I3 => s_axi_DATA_IN_B_ARVALID,
      O => int_in_b_ce1
    );
mem_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FE00000000"
    )
        port map (
      I0 => mem_reg_i_35_n_2,
      I1 => Q(22),
      I2 => Q(21),
      I3 => Q(23),
      I4 => Q(24),
      I5 => mem_reg_i_36_n_2,
      O => mem_reg_i_10_n_2
    );
mem_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10110000"
    )
        port map (
      I0 => Q(24),
      I1 => Q(23),
      I2 => Q(22),
      I3 => Q(21),
      I4 => mem_reg_i_37_n_2,
      O => mem_reg_i_11_n_2
    );
mem_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0CCCCCC80CC80"
    )
        port map (
      I0 => mem_reg_i_38_n_2,
      I1 => mem_reg_i_39_n_2,
      I2 => mem_reg_i_40_n_2,
      I3 => mem_reg_i_41_n_2,
      I4 => \^ap_cs_fsm_reg[19]\,
      I5 => mem_reg_i_42_n_2,
      O => mem_reg_i_12_n_2
    );
mem_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEEAAFE"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      I2 => mem_reg_i_43_n_2,
      I3 => Q(22),
      I4 => Q(20),
      I5 => Q(24),
      O => mem_reg_i_13_n_2
    );
mem_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_axi_DATA_IN_B_WSTRB(3),
      I1 => \^s_axi_data_in_b_arvalid_0\,
      I2 => s_axi_DATA_IN_B_WVALID,
      I3 => mem_reg_3,
      I4 => mem_reg_0,
      I5 => s_axi_DATA_IN_B_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_axi_DATA_IN_B_WSTRB(3),
      I1 => \^s_axi_data_in_b_arvalid_0\,
      I2 => s_axi_DATA_IN_B_WVALID,
      I3 => mem_reg_3,
      I4 => mem_reg_0,
      I5 => s_axi_DATA_IN_B_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_axi_DATA_IN_B_WSTRB(3),
      I1 => \^s_axi_data_in_b_arvalid_0\,
      I2 => s_axi_DATA_IN_B_WVALID,
      I3 => mem_reg_3,
      I4 => mem_reg_0,
      I5 => s_axi_DATA_IN_B_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_axi_DATA_IN_B_WSTRB(3),
      I1 => \^s_axi_data_in_b_arvalid_0\,
      I2 => s_axi_DATA_IN_B_WVALID,
      I3 => mem_reg_3,
      I4 => mem_reg_0,
      I5 => s_axi_DATA_IN_B_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_axi_DATA_IN_B_WSTRB(3),
      I1 => \^s_axi_data_in_b_arvalid_0\,
      I2 => s_axi_DATA_IN_B_WVALID,
      I3 => mem_reg_3,
      I4 => mem_reg_0,
      I5 => s_axi_DATA_IN_B_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_axi_DATA_IN_B_WSTRB(3),
      I1 => \^s_axi_data_in_b_arvalid_0\,
      I2 => s_axi_DATA_IN_B_WVALID,
      I3 => mem_reg_3,
      I4 => mem_reg_0,
      I5 => s_axi_DATA_IN_B_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mem_reg_i_26_n_2,
      I1 => \^ap_cs_fsm_reg[9]\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => Q(3),
      I4 => \^ap_cs_fsm_reg[22]\,
      O => in_b_ce0_local
    );
mem_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_axi_DATA_IN_B_WSTRB(3),
      I1 => \^s_axi_data_in_b_arvalid_0\,
      I2 => s_axi_DATA_IN_B_WVALID,
      I3 => mem_reg_3,
      I4 => mem_reg_0,
      I5 => s_axi_DATA_IN_B_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_axi_DATA_IN_B_WSTRB(3),
      I1 => \^s_axi_data_in_b_arvalid_0\,
      I2 => s_axi_DATA_IN_B_WVALID,
      I3 => mem_reg_3,
      I4 => mem_reg_0,
      I5 => s_axi_DATA_IN_B_WDATA(24),
      O => p_1_in(24)
    );
mem_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_3,
      I2 => s_axi_DATA_IN_B_WVALID,
      I3 => s_axi_DATA_IN_B_ARVALID,
      I4 => mem_reg_1,
      I5 => s_axi_DATA_IN_B_WSTRB(3),
      O => int_in_b_be1(3)
    );
mem_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_3,
      I2 => s_axi_DATA_IN_B_WVALID,
      I3 => s_axi_DATA_IN_B_ARVALID,
      I4 => mem_reg_1,
      I5 => s_axi_DATA_IN_B_WSTRB(2),
      O => int_in_b_be1(2)
    );
mem_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_3,
      I2 => s_axi_DATA_IN_B_WVALID,
      I3 => s_axi_DATA_IN_B_ARVALID,
      I4 => mem_reg_1,
      I5 => s_axi_DATA_IN_B_WSTRB(1),
      O => int_in_b_be1(1)
    );
mem_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_3,
      I2 => s_axi_DATA_IN_B_WVALID,
      I3 => s_axi_DATA_IN_B_ARVALID,
      I4 => mem_reg_1,
      I5 => s_axi_DATA_IN_B_WSTRB(0),
      O => int_in_b_be1(0)
    );
mem_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mem_reg_i_45_n_2,
      I1 => mem_reg_i_46_n_2,
      I2 => Q(0),
      I3 => \^ap_cs_fsm_reg[25]\,
      I4 => Q(2),
      I5 => Q(1),
      O => mem_reg_i_26_n_2
    );
mem_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(10),
      I2 => Q(11),
      I3 => Q(7),
      O => \^ap_cs_fsm_reg[9]\
    );
mem_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(9),
      I3 => Q(8),
      O => \^ap_cs_fsm_reg[8]\
    );
mem_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => Q(23),
      I3 => Q(24),
      O => \^ap_cs_fsm_reg[22]\
    );
mem_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_1,
      I1 => s_axi_DATA_IN_B_ARVALID,
      O => ar_hs
    );
mem_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(24),
      I1 => Q(23),
      O => mem_reg_i_30_n_2
    );
mem_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => mem_reg_i_31_n_2
    );
mem_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCDDDFDDDD"
    )
        port map (
      I0 => mem_reg_i_47_n_2,
      I1 => mem_reg_i_48_n_2,
      I2 => \^ap_cs_fsm_reg[9]\,
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(12),
      O => mem_reg_i_32_n_2
    );
mem_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => \^ap_cs_fsm_reg[19]\
    );
mem_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(22),
      I1 => Q(21),
      I2 => Q(20),
      O => \^ap_cs_fsm_reg[25]\
    );
mem_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110100"
    )
        port map (
      I0 => Q(20),
      I1 => mem_reg_i_31_n_2,
      I2 => mem_reg_i_46_n_2,
      I3 => Q(12),
      I4 => \^ap_cs_fsm_reg[19]\,
      I5 => mem_reg_i_49_n_2,
      O => mem_reg_i_35_n_2
    );
mem_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mem_reg_i_45_n_2,
      I1 => Q(24),
      I2 => Q(22),
      I3 => Q(21),
      I4 => Q(7),
      I5 => \^ap_cs_fsm_reg[5]\,
      O => mem_reg_i_36_n_2
    );
mem_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => mem_reg_i_51_n_2,
      I1 => Q(22),
      I2 => Q(19),
      I3 => Q(20),
      I4 => Q(17),
      I5 => Q(18),
      O => mem_reg_i_37_n_2
    );
mem_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(7),
      I3 => Q(11),
      I4 => Q(10),
      I5 => Q(6),
      O => mem_reg_i_38_n_2
    );
mem_reg_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEEF"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(20),
      I3 => Q(21),
      I4 => Q(24),
      O => mem_reg_i_39_n_2
    );
mem_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => mem_reg_2(4),
      I1 => s_axi_DATA_IN_B_ARVALID,
      I2 => mem_reg_1,
      I3 => s_axi_DATA_IN_B_ARADDR(4),
      O => int_in_b_address1(4)
    );
mem_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020200000002"
    )
        port map (
      I0 => mem_reg_i_47_n_2,
      I1 => mem_reg_i_45_n_2,
      I2 => Q(13),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \^ap_cs_fsm_reg[9]\,
      O => mem_reg_i_40_n_2
    );
mem_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => Q(23),
      I3 => Q(22),
      O => mem_reg_i_41_n_2
    );
mem_reg_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => mem_reg_i_42_n_2
    );
mem_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEFE0000"
    )
        port map (
      I0 => mem_reg_i_52_n_2,
      I1 => mem_reg_i_53_n_2,
      I2 => mem_reg_i_54_n_2,
      I3 => Q(12),
      I4 => mem_reg_i_55_n_2,
      I5 => Q(19),
      O => mem_reg_i_43_n_2
    );
mem_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_DATA_IN_B_ARVALID,
      I1 => mem_reg_1,
      O => \^s_axi_data_in_b_arvalid_0\
    );
mem_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      I2 => Q(12),
      O => mem_reg_i_45_n_2
    );
mem_reg_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => Q(13),
      O => mem_reg_i_46_n_2
    );
mem_reg_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => Q(9),
      I3 => Q(8),
      O => mem_reg_i_47_n_2
    );
mem_reg_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      O => mem_reg_i_48_n_2
    );
mem_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010001000F0001"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[8]\,
      I1 => Q(6),
      I2 => mem_reg_i_46_n_2,
      I3 => mem_reg_i_56_n_2,
      I4 => Q(7),
      I5 => mem_reg_i_57_n_2,
      O => mem_reg_i_49_n_2
    );
mem_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => mem_reg_2(3),
      I1 => s_axi_DATA_IN_B_ARVALID,
      I2 => mem_reg_1,
      I3 => s_axi_DATA_IN_B_ARADDR(3),
      O => int_in_b_address1(3)
    );
mem_reg_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \^ap_cs_fsm_reg[5]\
    );
mem_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA80"
    )
        port map (
      I0 => mem_reg_i_58_n_2,
      I1 => mem_reg_i_59_n_2,
      I2 => mem_reg_i_60_n_2,
      I3 => mem_reg_i_54_n_2,
      I4 => Q(14),
      I5 => Q(12),
      O => mem_reg_i_51_n_2
    );
mem_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFFFEFE"
    )
        port map (
      I0 => Q(15),
      I1 => Q(17),
      I2 => Q(13),
      I3 => mem_reg_i_61_n_2,
      I4 => mem_reg_i_62_n_2,
      I5 => Q(4),
      O => mem_reg_i_52_n_2
    );
mem_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003000302"
    )
        port map (
      I0 => Q(5),
      I1 => Q(10),
      I2 => Q(12),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(8),
      O => mem_reg_i_53_n_2
    );
mem_reg_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q(10),
      I1 => Q(9),
      I2 => Q(11),
      O => mem_reg_i_54_n_2
    );
mem_reg_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55551101"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      I2 => Q(14),
      I3 => Q(15),
      I4 => Q(17),
      O => mem_reg_i_55_n_2
    );
mem_reg_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => mem_reg_i_56_n_2
    );
mem_reg_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => mem_reg_i_57_n_2
    );
mem_reg_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010001"
    )
        port map (
      I0 => Q(18),
      I1 => Q(15),
      I2 => Q(16),
      I3 => Q(13),
      I4 => Q(14),
      O => mem_reg_i_58_n_2
    );
mem_reg_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001011"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      I2 => Q(6),
      I3 => Q(5),
      I4 => Q(7),
      O => mem_reg_i_59_n_2
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => mem_reg_2(2),
      I1 => s_axi_DATA_IN_B_ARVALID,
      I2 => mem_reg_1,
      I3 => s_axi_DATA_IN_B_ARADDR(2),
      O => int_in_b_address1(2)
    );
mem_reg_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(6),
      I4 => Q(4),
      O => mem_reg_i_60_n_2
    );
mem_reg_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(12),
      I4 => Q(10),
      O => mem_reg_i_61_n_2
    );
mem_reg_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      O => mem_reg_i_62_n_2
    );
mem_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => mem_reg_2(1),
      I1 => s_axi_DATA_IN_B_ARVALID,
      I2 => mem_reg_1,
      I3 => s_axi_DATA_IN_B_ARADDR(1),
      O => int_in_b_address1(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => mem_reg_2(0),
      I1 => s_axi_DATA_IN_B_ARVALID,
      I2 => mem_reg_1,
      I3 => s_axi_DATA_IN_B_ARADDR(0),
      O => int_in_b_address1(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEEEEEFE"
    )
        port map (
      I0 => mem_reg_i_30_n_2,
      I1 => mem_reg_i_31_n_2,
      I2 => mem_reg_i_32_n_2,
      I3 => Q(15),
      I4 => \^ap_cs_fsm_reg[19]\,
      I5 => \^ap_cs_fsm_reg[25]\,
      O => mem_reg_i_9_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_flow_control_loop_pipe_sequential_init is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[29]\ : out STD_LOGIC;
    in_a_TREADY_int_regslice : out STD_LOGIC;
    in_a_store_last_ce0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    \p_0_in__3\ : out STD_LOGIC;
    phi_mul_fu_88 : out STD_LOGIC;
    \p_0_in__2\ : out STD_LOGIC;
    \p_0_in__1\ : out STD_LOGIC;
    \p_0_in__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg : out STD_LOGIC;
    \i_fu_92_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \zext_ln40_1_reg_749_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    in_a_store_keep_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_0\ : out STD_LOGIC;
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg_1 : out STD_LOGIC;
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg_2 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln26_reg_359_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    in_a_store_last_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    in_a_store_data_ce0 : in STD_LOGIC;
    \phi_urem_fu_84_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln26_reg_359_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_0_15_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \phi_urem_fu_84_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \phi_urem_fu_84_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_flow_control_loop_pipe_sequential_init : entity is "array_mult_flow_control_loop_pipe_sequential_init";
end main_array_mult_0_0_array_mult_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of main_array_mult_0_0_array_mult_flow_control_loop_pipe_sequential_init is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_2\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_2\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_1\ : STD_LOGIC;
  signal \^grp_array_mult_pipeline_vitis_loop_26_1_fu_380_ap_start_reg_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i_fu_92_reg[4]\ : STD_LOGIC;
  signal \^in_a_tready_int_regslice\ : STD_LOGIC;
  signal \^in_a_store_last_ce0\ : STD_LOGIC;
  signal \p_s_reg_363[31]_i_2_n_2\ : STD_LOGIC;
  signal \p_s_reg_363[31]_i_3_n_2\ : STD_LOGIC;
  signal \^phi_mul_fu_88\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ack_in_t_i_3 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \i_fu_92[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \i_fu_92[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \i_fu_92[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \i_fu_92[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \i_fu_92[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \p_s_reg_363[31]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \phi_mul_fu_88[10]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \phi_mul_fu_88[10]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \q0[0]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_6__0\ : label is "soft_lutpair22";
begin
  E(0) <= \^e\(0);
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  ap_loop_init_int_reg_1 <= \^ap_loop_init_int_reg_1\;
  grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg_0(0) <= \^grp_array_mult_pipeline_vitis_loop_26_1_fu_380_ap_start_reg_reg_0\(0);
  \i_fu_92_reg[4]\ <= \^i_fu_92_reg[4]\;
  in_a_TREADY_int_regslice <= \^in_a_tready_int_regslice\;
  in_a_store_last_ce0 <= \^in_a_store_last_ce0\;
  phi_mul_fu_88 <= \^phi_mul_fu_88\;
ack_in_t_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Q(1),
      I1 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I2 => \^i_fu_92_reg[4]\,
      I3 => \icmp_ln26_reg_359_reg[0]_0\(0),
      O => \^in_a_tready_int_regslice\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0DDD0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => \^e\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => ap_loop_exit_ready_pp0_iter1_reg_reg(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => \^e\(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => ap_loop_exit_ready_pp0_iter1_reg_reg(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => \^e\(0),
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_2\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_2\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I1 => \^e\(0),
      I2 => ap_enable_reg_pp0_iter1,
      O => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg_1
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I1 => \^i_fu_92_reg[4]\,
      I2 => \icmp_ln26_reg_359_reg[0]_0\(0),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^e\(0),
      O => \ap_loop_init_int_i_1__0_n_2\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_2\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^i_fu_92_reg[4]\,
      I1 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I2 => Q(0),
      O => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg_2
    );
\i_fu_92[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln26_reg_359_reg[0]\(0),
      O => D(0)
    );
\i_fu_92[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln26_reg_359_reg[0]\(0),
      I2 => \icmp_ln26_reg_359_reg[0]\(1),
      O => D(1)
    );
\i_fu_92[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \icmp_ln26_reg_359_reg[0]\(0),
      I1 => \icmp_ln26_reg_359_reg[0]\(1),
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \icmp_ln26_reg_359_reg[0]\(2),
      O => D(2)
    );
\i_fu_92[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \icmp_ln26_reg_359_reg[0]\(3),
      I1 => \icmp_ln26_reg_359_reg[0]\(0),
      I2 => \icmp_ln26_reg_359_reg[0]\(1),
      I3 => \icmp_ln26_reg_359_reg[0]\(2),
      I4 => \^ap_loop_init_int_reg_0\,
      O => D(3)
    );
\i_fu_92[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \^i_fu_92_reg[4]\,
      I2 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      O => ap_loop_init_int_reg_2(0)
    );
\i_fu_92[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_1\,
      I1 => \icmp_ln26_reg_359_reg[0]\(2),
      I2 => \icmp_ln26_reg_359_reg[0]\(1),
      I3 => \icmp_ln26_reg_359_reg[0]\(0),
      I4 => \icmp_ln26_reg_359_reg[0]\(3),
      I5 => \icmp_ln26_reg_359_reg[0]\(4),
      O => D(4)
    );
\icmp_ln26_reg_359[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \icmp_ln26_reg_359_reg[0]\(4),
      I1 => \icmp_ln26_reg_359_reg[0]\(2),
      I2 => \icmp_ln26_reg_359_reg[0]\(0),
      I3 => \icmp_ln26_reg_359_reg[0]\(1),
      I4 => \icmp_ln26_reg_359_reg[0]\(3),
      I5 => \^ap_loop_init_int_reg_1\,
      O => \^i_fu_92_reg[4]\
    );
\p_s_reg_363[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555D55"
    )
        port map (
      I0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I1 => \icmp_ln26_reg_359_reg[0]\(4),
      I2 => \icmp_ln26_reg_359_reg[0]\(2),
      I3 => \p_s_reg_363[31]_i_2_n_2\,
      I4 => \p_s_reg_363[31]_i_3_n_2\,
      I5 => \icmp_ln26_reg_359_reg[0]_0\(0),
      O => \^e\(0)
    );
\p_s_reg_363[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln26_reg_359_reg[0]\(0),
      I1 => \icmp_ln26_reg_359_reg[0]\(1),
      O => \p_s_reg_363[31]_i_2_n_2\
    );
\p_s_reg_363[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \icmp_ln26_reg_359_reg[0]\(3),
      O => \p_s_reg_363[31]_i_3_n_2\
    );
\phi_mul_fu_88[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^e\(0),
      I1 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \^grp_array_mult_pipeline_vitis_loop_26_1_fu_380_ap_start_reg_reg_0\(0)
    );
\phi_mul_fu_88[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^e\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \phi_urem_fu_84_reg[0]_1\,
      O => \^phi_mul_fu_88\
    );
\phi_urem_fu_84[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFCCCCFFEECCCC"
    )
        port map (
      I0 => \phi_urem_fu_84_reg[0]\(4),
      I1 => \^grp_array_mult_pipeline_vitis_loop_26_1_fu_380_ap_start_reg_reg_0\(0),
      I2 => \phi_urem_fu_84_reg[0]_0\,
      I3 => \phi_urem_fu_84_reg[0]\(2),
      I4 => \^phi_mul_fu_88\,
      I5 => \phi_urem_fu_84_reg[0]\(3),
      O => SR(0)
    );
\q0[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0ACACAC"
    )
        port map (
      I0 => in_a_store_last_address0(4),
      I1 => \icmp_ln26_reg_359_reg[0]\(4),
      I2 => Q(2),
      I3 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      O => \zext_ln40_1_reg_749_reg[4]\(4)
    );
\ram_reg_0_15_0_0__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880000080000"
    )
        port map (
      I0 => \^in_a_tready_int_regslice\,
      I1 => \^in_a_store_last_ce0\,
      I2 => \^ap_loop_init_int_reg_1\,
      I3 => Q(2),
      I4 => \icmp_ln26_reg_359_reg[0]\(4),
      I5 => in_a_store_last_address0(4),
      O => \ap_CS_fsm_reg[29]\
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008888808888"
    )
        port map (
      I0 => \^in_a_tready_int_regslice\,
      I1 => \^in_a_store_last_ce0\,
      I2 => \^ap_loop_init_int_reg_1\,
      I3 => Q(2),
      I4 => \icmp_ln26_reg_359_reg[0]\(4),
      I5 => in_a_store_last_address0(4),
      O => \ap_CS_fsm_reg[29]_0\
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0ACACAC"
    )
        port map (
      I0 => in_a_store_last_address0(0),
      I1 => \icmp_ln26_reg_359_reg[0]\(0),
      I2 => Q(2),
      I3 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      O => \zext_ln40_1_reg_749_reg[4]\(0)
    );
\ram_reg_0_15_0_0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0ACACAC"
    )
        port map (
      I0 => ram_reg_0_15_0_0(0),
      I1 => \icmp_ln26_reg_359_reg[0]\(0),
      I2 => Q(2),
      I3 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      O => in_a_store_keep_address0(0)
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0ACACAC"
    )
        port map (
      I0 => in_a_store_last_address0(1),
      I1 => \icmp_ln26_reg_359_reg[0]\(1),
      I2 => Q(2),
      I3 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      O => \zext_ln40_1_reg_749_reg[4]\(1)
    );
\ram_reg_0_15_0_0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0ACACAC"
    )
        port map (
      I0 => ram_reg_0_15_0_0(1),
      I1 => \icmp_ln26_reg_359_reg[0]\(1),
      I2 => Q(2),
      I3 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      O => in_a_store_keep_address0(1)
    );
\ram_reg_0_15_0_0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0ACACAC"
    )
        port map (
      I0 => in_a_store_last_address0(2),
      I1 => \icmp_ln26_reg_359_reg[0]\(2),
      I2 => Q(2),
      I3 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      O => \zext_ln40_1_reg_749_reg[4]\(2)
    );
\ram_reg_0_15_0_0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0ACACAC"
    )
        port map (
      I0 => in_a_store_last_address0(3),
      I1 => \icmp_ln26_reg_359_reg[0]\(3),
      I2 => Q(2),
      I3 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      O => \zext_ln40_1_reg_749_reg[4]\(3)
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80008000800080"
    )
        port map (
      I0 => \^e\(0),
      I1 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \q0_reg[0]\(0),
      I5 => \q0_reg[0]_0\,
      O => \^in_a_store_last_ce0\
    );
\ram_reg_0_15_0_0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      O => \^ap_loop_init_int_reg_1\
    );
ram_reg_0_7_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^phi_mul_fu_88\,
      I1 => in_a_store_data_ce0,
      I2 => Q(1),
      I3 => \phi_urem_fu_84_reg[0]\(2),
      I4 => \phi_urem_fu_84_reg[0]\(1),
      I5 => \phi_urem_fu_84_reg[0]\(0),
      O => \p_0_in__3\
    );
\ram_reg_0_7_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^phi_mul_fu_88\,
      I1 => in_a_store_data_ce0,
      I2 => Q(1),
      I3 => \phi_urem_fu_84_reg[0]\(2),
      I4 => \phi_urem_fu_84_reg[0]\(0),
      I5 => \phi_urem_fu_84_reg[0]\(1),
      O => \p_0_in__2\
    );
\ram_reg_0_7_0_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^phi_mul_fu_88\,
      I1 => in_a_store_data_ce0,
      I2 => Q(1),
      I3 => \phi_urem_fu_84_reg[0]\(0),
      I4 => \phi_urem_fu_84_reg[0]\(1),
      I5 => \phi_urem_fu_84_reg[0]\(2),
      O => \p_0_in__1\
    );
\ram_reg_0_7_0_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^phi_mul_fu_88\,
      I1 => in_a_store_data_ce0,
      I2 => Q(1),
      I3 => \phi_urem_fu_84_reg[0]\(1),
      I4 => \phi_urem_fu_84_reg[0]\(2),
      I5 => \phi_urem_fu_84_reg[0]\(0),
      O => \p_0_in__0\
    );
\ram_reg_0_7_0_0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \phi_urem_fu_84_reg[0]\(2),
      I1 => \^phi_mul_fu_88\,
      I2 => in_a_store_data_ce0,
      I3 => Q(1),
      O => \p_0_in__4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_flow_control_loop_pipe_sequential_init_10 is
  port (
    in_a_store_data_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \i_1_fu_124_reg[2]\ : out STD_LOGIC;
    \i_1_fu_124_reg[1]\ : out STD_LOGIC;
    \i_1_fu_124_reg[0]\ : out STD_LOGIC;
    \i_1_fu_124_reg[2]_0\ : out STD_LOGIC;
    \i_1_fu_124_reg[1]_0\ : out STD_LOGIC;
    \i_1_fu_124_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln30_reg_700_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    i_1_fu_124 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_product : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_done : in STD_LOGIC;
    ap_done_reg1 : in STD_LOGIC;
    result_TREADY_int_regslice : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    \i_reg_693_reg[2]\ : in STD_LOGIC;
    p_shl_fu_520_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_1_fu_124_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_1_fu_12406_out : in STD_LOGIC;
    \i_1_fu_124_reg[0]_1\ : in STD_LOGIC;
    ap_done_cache_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_flow_control_loop_pipe_sequential_init_10 : entity is "array_mult_flow_control_loop_pipe_sequential_init";
end main_array_mult_0_0_array_mult_flow_control_loop_pipe_sequential_init_10;

architecture STRUCTURE of main_array_mult_0_0_array_mult_flow_control_loop_pipe_sequential_init_10 is
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_2 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_2 : STD_LOGIC;
  signal ap_sig_allocacmp_i1 : STD_LOGIC;
  signal i_1_fu_1240 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_reg_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \icmp_ln30_reg_700[0]_i_2\ : label is "soft_lutpair15";
begin
  \ap_CS_fsm_reg[4]\ <= \^ap_cs_fsm_reg[4]\;
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
\ap_CS_fsm[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[30]\(1),
      I4 => \ap_CS_fsm_reg[30]\(0),
      O => D(0)
    );
\ap_CS_fsm[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F444F444"
    )
        port map (
      I0 => ap_done,
      I1 => \ap_CS_fsm_reg[30]\(2),
      I2 => \ap_CS_fsm_reg[30]\(1),
      I3 => ap_done_reg1,
      I4 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I5 => ap_done_cache,
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800FFFFA8002000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_done_cache_reg_1,
      I4 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I5 => ap_done_cache,
      O => ap_done_cache_i_1_n_2
    );
ap_done_cache_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => Q(1),
      I1 => result_TREADY_int_regslice,
      I2 => \ap_CS_fsm_reg[30]\(1),
      I3 => ap_done_cache_reg_0,
      O => \^ap_cs_fsm_reg[4]\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_2,
      Q => ap_done_cache,
      R => SS(0)
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => \^ap_enable_reg_pp0_iter0\
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBF3BBBBBB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => ap_done_cache_reg_1,
      I3 => \^ap_enable_reg_pp0_iter0\,
      I4 => Q(1),
      I5 => \i_reg_693_reg[2]\,
      O => ap_loop_init_int_i_1_n_2
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_2,
      Q => ap_loop_init_int,
      R => '0'
    );
\i_1_fu_124[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002E2E2E2E2E2E2E"
    )
        port map (
      I0 => i_1_fu_124(0),
      I1 => i_1_fu_12406_out,
      I2 => \i_1_fu_124_reg[1]_1\(0),
      I3 => ap_loop_init_int,
      I4 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I5 => \i_1_fu_124_reg[0]_1\,
      O => \i_1_fu_124_reg[0]_0\
    );
\i_1_fu_124[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002EE2"
    )
        port map (
      I0 => i_1_fu_124(1),
      I1 => i_1_fu_12406_out,
      I2 => \i_1_fu_124_reg[1]_1\(1),
      I3 => \i_1_fu_124_reg[1]_1\(0),
      I4 => i_1_fu_1240,
      O => \i_1_fu_124_reg[1]_0\
    );
\i_1_fu_124[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EE2E2E2"
    )
        port map (
      I0 => i_1_fu_124(2),
      I1 => i_1_fu_12406_out,
      I2 => p_shl_fu_520_p3(0),
      I3 => \i_1_fu_124_reg[1]_1\(1),
      I4 => \i_1_fu_124_reg[1]_1\(0),
      I5 => i_1_fu_1240,
      O => \i_1_fu_124_reg[2]_0\
    );
\i_1_fu_124[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500000000000000"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => \ap_CS_fsm_reg[30]\(1),
      I2 => result_TREADY_int_regslice,
      I3 => Q(0),
      I4 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I5 => ap_loop_init_int,
      O => i_1_fu_1240
    );
\i_reg_693[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2AFF00002A00"
    )
        port map (
      I0 => i_1_fu_124(0),
      I1 => ap_loop_init_int,
      I2 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I3 => Q(0),
      I4 => \i_reg_693_reg[2]\,
      I5 => \i_1_fu_124_reg[1]_1\(0),
      O => \i_1_fu_124_reg[0]\
    );
\i_reg_693[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2AFF00002A00"
    )
        port map (
      I0 => i_1_fu_124(1),
      I1 => ap_loop_init_int,
      I2 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I3 => Q(0),
      I4 => \i_reg_693_reg[2]\,
      I5 => \i_1_fu_124_reg[1]_1\(1),
      O => \i_1_fu_124_reg[1]\
    );
\i_reg_693[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2AFF00002A00"
    )
        port map (
      I0 => i_1_fu_124(2),
      I1 => ap_loop_init_int,
      I2 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I3 => Q(0),
      I4 => \i_reg_693_reg[2]\,
      I5 => p_shl_fu_520_p3(0),
      O => \i_1_fu_124_reg[2]\
    );
\icmp_ln30_reg_700[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222E2222222222"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \i_1_fu_124_reg[0]_1\,
      I2 => i_1_fu_124(1),
      I3 => i_1_fu_124(0),
      I4 => ap_sig_allocacmp_i1,
      I5 => i_1_fu_124(2),
      O => \icmp_ln30_reg_700_reg[0]\
    );
\icmp_ln30_reg_700[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i1
    );
ram_reg_0_7_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF2AAA0000"
    )
        port map (
      I0 => i_1_fu_124(0),
      I1 => ap_loop_init_int,
      I2 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I3 => Q(0),
      I4 => \ap_CS_fsm_reg[30]\(1),
      I5 => tmp_product(0),
      O => in_a_store_data_address0(0)
    );
ram_reg_0_7_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF2AAA0000"
    )
        port map (
      I0 => i_1_fu_124(1),
      I1 => ap_loop_init_int,
      I2 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I3 => Q(0),
      I4 => \ap_CS_fsm_reg[30]\(1),
      I5 => tmp_product(1),
      O => in_a_store_data_address0(1)
    );
ram_reg_0_7_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF2AAA0000"
    )
        port map (
      I0 => i_1_fu_124(2),
      I1 => ap_loop_init_int,
      I2 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I3 => Q(0),
      I4 => \ap_CS_fsm_reg[30]\(1),
      I5 => tmp_product(2),
      O => in_a_store_data_address0(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W is
  port (
    in_a_store_data_1_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    p_s_reg_363 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_0_in__1\ : in STD_LOGIC;
    in_a_store_data_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W : entity is "array_mult_in_a_store_data_RAM_AUTO_1R1W";
end main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W;

architecture STRUCTURE of main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 4;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 4;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 4;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 4;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 4;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 4;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 4;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 4;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 4;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 4;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 4;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 4;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 4;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 4;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 4;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 4;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 4;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 4;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 4;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 4;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 4;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 4;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 4;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 4;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 4;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 4;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 4;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "in_a_store_data_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 4;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(0),
      O => in_a_store_data_1_q0(0),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(10),
      O => in_a_store_data_1_q0(10),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(11),
      O => in_a_store_data_1_q0(11),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(12),
      O => in_a_store_data_1_q0(12),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(13),
      O => in_a_store_data_1_q0(13),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(14),
      O => in_a_store_data_1_q0(14),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(15),
      O => in_a_store_data_1_q0(15),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(16),
      O => in_a_store_data_1_q0(16),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(17),
      O => in_a_store_data_1_q0(17),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(18),
      O => in_a_store_data_1_q0(18),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(19),
      O => in_a_store_data_1_q0(19),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(1),
      O => in_a_store_data_1_q0(1),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(20),
      O => in_a_store_data_1_q0(20),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(21),
      O => in_a_store_data_1_q0(21),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(22),
      O => in_a_store_data_1_q0(22),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(23),
      O => in_a_store_data_1_q0(23),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(24),
      O => in_a_store_data_1_q0(24),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(25),
      O => in_a_store_data_1_q0(25),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(26),
      O => in_a_store_data_1_q0(26),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(27),
      O => in_a_store_data_1_q0(27),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(28),
      O => in_a_store_data_1_q0(28),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(29),
      O => in_a_store_data_1_q0(29),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(2),
      O => in_a_store_data_1_q0(2),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(30),
      O => in_a_store_data_1_q0(30),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(31),
      O => in_a_store_data_1_q0(31),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(3),
      O => in_a_store_data_1_q0(3),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(4),
      O => in_a_store_data_1_q0(4),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(5),
      O => in_a_store_data_1_q0(5),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(6),
      O => in_a_store_data_1_q0(6),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(7),
      O => in_a_store_data_1_q0(7),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(8),
      O => in_a_store_data_1_q0(8),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(9),
      O => in_a_store_data_1_q0(9),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_0 is
  port (
    in_a_store_data_2_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    p_s_reg_363 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_0_in__2\ : in STD_LOGIC;
    in_a_store_data_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_0 : entity is "array_mult_in_a_store_data_RAM_AUTO_1R1W";
end main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_0;

architecture STRUCTURE of main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_0 is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 4;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 4;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 4;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 4;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 4;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 4;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 4;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 4;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 4;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 4;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 4;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 4;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 4;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 4;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 4;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 4;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 4;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 4;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 4;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 4;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 4;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 4;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 4;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 4;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 4;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 4;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 4;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "in_a_store_data_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 4;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(0),
      O => in_a_store_data_2_q0(0),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(10),
      O => in_a_store_data_2_q0(10),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(11),
      O => in_a_store_data_2_q0(11),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(12),
      O => in_a_store_data_2_q0(12),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(13),
      O => in_a_store_data_2_q0(13),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(14),
      O => in_a_store_data_2_q0(14),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(15),
      O => in_a_store_data_2_q0(15),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(16),
      O => in_a_store_data_2_q0(16),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(17),
      O => in_a_store_data_2_q0(17),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(18),
      O => in_a_store_data_2_q0(18),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(19),
      O => in_a_store_data_2_q0(19),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(1),
      O => in_a_store_data_2_q0(1),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(20),
      O => in_a_store_data_2_q0(20),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(21),
      O => in_a_store_data_2_q0(21),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(22),
      O => in_a_store_data_2_q0(22),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(23),
      O => in_a_store_data_2_q0(23),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(24),
      O => in_a_store_data_2_q0(24),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(25),
      O => in_a_store_data_2_q0(25),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(26),
      O => in_a_store_data_2_q0(26),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(27),
      O => in_a_store_data_2_q0(27),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(28),
      O => in_a_store_data_2_q0(28),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(29),
      O => in_a_store_data_2_q0(29),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(2),
      O => in_a_store_data_2_q0(2),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(30),
      O => in_a_store_data_2_q0(30),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(31),
      O => in_a_store_data_2_q0(31),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(3),
      O => in_a_store_data_2_q0(3),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(4),
      O => in_a_store_data_2_q0(4),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(5),
      O => in_a_store_data_2_q0(5),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(6),
      O => in_a_store_data_2_q0(6),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(7),
      O => in_a_store_data_2_q0(7),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(8),
      O => in_a_store_data_2_q0(8),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(9),
      O => in_a_store_data_2_q0(9),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_1 is
  port (
    in_a_store_data_3_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    p_s_reg_363 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_0_in__3\ : in STD_LOGIC;
    in_a_store_data_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_1 : entity is "array_mult_in_a_store_data_RAM_AUTO_1R1W";
end main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_1;

architecture STRUCTURE of main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_1 is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 4;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 4;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 4;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 4;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 4;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 4;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 4;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 4;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 4;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 4;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 4;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 4;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 4;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 4;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 4;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 4;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 4;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 4;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 4;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 4;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 4;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 4;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 4;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 4;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 4;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 4;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 4;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "in_a_store_data_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 4;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(0),
      O => in_a_store_data_3_q0(0),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(10),
      O => in_a_store_data_3_q0(10),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(11),
      O => in_a_store_data_3_q0(11),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(12),
      O => in_a_store_data_3_q0(12),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(13),
      O => in_a_store_data_3_q0(13),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(14),
      O => in_a_store_data_3_q0(14),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(15),
      O => in_a_store_data_3_q0(15),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(16),
      O => in_a_store_data_3_q0(16),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(17),
      O => in_a_store_data_3_q0(17),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(18),
      O => in_a_store_data_3_q0(18),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(19),
      O => in_a_store_data_3_q0(19),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(1),
      O => in_a_store_data_3_q0(1),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(20),
      O => in_a_store_data_3_q0(20),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(21),
      O => in_a_store_data_3_q0(21),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(22),
      O => in_a_store_data_3_q0(22),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(23),
      O => in_a_store_data_3_q0(23),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(24),
      O => in_a_store_data_3_q0(24),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(25),
      O => in_a_store_data_3_q0(25),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(26),
      O => in_a_store_data_3_q0(26),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(27),
      O => in_a_store_data_3_q0(27),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(28),
      O => in_a_store_data_3_q0(28),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(29),
      O => in_a_store_data_3_q0(29),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(2),
      O => in_a_store_data_3_q0(2),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(30),
      O => in_a_store_data_3_q0(30),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(31),
      O => in_a_store_data_3_q0(31),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(3),
      O => in_a_store_data_3_q0(3),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(4),
      O => in_a_store_data_3_q0(4),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(5),
      O => in_a_store_data_3_q0(5),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(6),
      O => in_a_store_data_3_q0(6),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(7),
      O => in_a_store_data_3_q0(7),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(8),
      O => in_a_store_data_3_q0(8),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => p_s_reg_363(9),
      O => in_a_store_data_3_q0(9),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_2 is
  port (
    in_a_store_data_4_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    tmp_product : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_0_in__4\ : in STD_LOGIC;
    in_a_store_data_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_2 : entity is "array_mult_in_a_store_data_RAM_AUTO_1R1W";
end main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_2;

architecture STRUCTURE of main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_2 is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 4;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 4;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 4;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 4;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 4;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 4;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 4;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 4;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 4;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 4;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 4;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 4;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 4;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 4;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 4;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 4;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 4;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 4;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 4;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 4;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 4;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 4;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 4;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 4;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 4;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 4;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 4;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "in_a_store_data_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 4;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(0),
      O => in_a_store_data_4_q0(0),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(10),
      O => in_a_store_data_4_q0(10),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(11),
      O => in_a_store_data_4_q0(11),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(12),
      O => in_a_store_data_4_q0(12),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(13),
      O => in_a_store_data_4_q0(13),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(14),
      O => in_a_store_data_4_q0(14),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(15),
      O => in_a_store_data_4_q0(15),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(16),
      O => in_a_store_data_4_q0(16),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(17),
      O => in_a_store_data_4_q0(17),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(18),
      O => in_a_store_data_4_q0(18),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(19),
      O => in_a_store_data_4_q0(19),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(1),
      O => in_a_store_data_4_q0(1),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(20),
      O => in_a_store_data_4_q0(20),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(21),
      O => in_a_store_data_4_q0(21),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(22),
      O => in_a_store_data_4_q0(22),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(23),
      O => in_a_store_data_4_q0(23),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(24),
      O => in_a_store_data_4_q0(24),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(25),
      O => in_a_store_data_4_q0(25),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(26),
      O => in_a_store_data_4_q0(26),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(27),
      O => in_a_store_data_4_q0(27),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(28),
      O => in_a_store_data_4_q0(28),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(29),
      O => in_a_store_data_4_q0(29),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(2),
      O => in_a_store_data_4_q0(2),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(30),
      O => in_a_store_data_4_q0(30),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(31),
      O => in_a_store_data_4_q0(31),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(3),
      O => in_a_store_data_4_q0(3),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(4),
      O => in_a_store_data_4_q0(4),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(5),
      O => in_a_store_data_4_q0(5),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(6),
      O => in_a_store_data_4_q0(6),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(7),
      O => in_a_store_data_4_q0(7),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(8),
      O => in_a_store_data_4_q0(8),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(9),
      O => in_a_store_data_4_q0(9),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_3 is
  port (
    in_a_store_data_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    tmp_product : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    in_a_store_data_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_3 : entity is "array_mult_in_a_store_data_RAM_AUTO_1R1W";
end main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_3;

architecture STRUCTURE of main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_3 is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 4;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 4;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 4;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 4;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 4;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 4;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 4;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 4;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 4;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 4;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 4;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 4;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 4;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 4;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 4;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 4;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 4;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 4;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 4;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 4;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 4;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 4;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 4;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 4;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 4;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 4;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 4;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 160;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "in_a_store_data_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 4;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(0),
      O => in_a_store_data_q0(0),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(10),
      O => in_a_store_data_q0(10),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(11),
      O => in_a_store_data_q0(11),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(12),
      O => in_a_store_data_q0(12),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(13),
      O => in_a_store_data_q0(13),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(14),
      O => in_a_store_data_q0(14),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(15),
      O => in_a_store_data_q0(15),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(16),
      O => in_a_store_data_q0(16),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(17),
      O => in_a_store_data_q0(17),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(18),
      O => in_a_store_data_q0(18),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(19),
      O => in_a_store_data_q0(19),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(1),
      O => in_a_store_data_q0(1),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(20),
      O => in_a_store_data_q0(20),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(21),
      O => in_a_store_data_q0(21),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(22),
      O => in_a_store_data_q0(22),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(23),
      O => in_a_store_data_q0(23),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(24),
      O => in_a_store_data_q0(24),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(25),
      O => in_a_store_data_q0(25),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(26),
      O => in_a_store_data_q0(26),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(27),
      O => in_a_store_data_q0(27),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(28),
      O => in_a_store_data_q0(28),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(29),
      O => in_a_store_data_q0(29),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(2),
      O => in_a_store_data_q0(2),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(30),
      O => in_a_store_data_q0(30),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(31),
      O => in_a_store_data_q0(31),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(3),
      O => in_a_store_data_q0(3),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(4),
      O => in_a_store_data_q0(4),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(5),
      O => in_a_store_data_q0(5),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(6),
      O => in_a_store_data_q0(6),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(7),
      O => in_a_store_data_q0(7),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(8),
      O => in_a_store_data_q0(8),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_data_address0(0),
      A1 => in_a_store_data_address0(1),
      A2 => in_a_store_data_address0(2),
      A3 => '0',
      A4 => '0',
      D => tmp_product(9),
      O => in_a_store_data_q0(9),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_in_a_store_keep_RAM_AUTO_1R1W is
  port (
    q0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC;
    in_a_store_keep_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_in_a_store_keep_RAM_AUTO_1R1W : entity is "array_mult_in_a_store_keep_RAM_AUTO_1R1W";
end main_array_mult_0_0_array_mult_in_a_store_keep_RAM_AUTO_1R1W;

architecture STRUCTURE of main_array_mult_0_0_array_mult_in_a_store_keep_RAM_AUTO_1R1W is
  signal q00 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_2\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_2\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_2\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q0[3]_i_2\ : label is "soft_lutpair34";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 100;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "in_a_store_keep_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 100;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "in_a_store_keep_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 24;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 100;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "in_a_store_keep_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 100;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "in_a_store_keep_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 24;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 100;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "in_a_store_keep_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 100;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "in_a_store_keep_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 24;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 100;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "in_a_store_keep_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 100;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "in_a_store_keep_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 24;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 3;
begin
\q0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_2\,
      I1 => in_a_store_keep_address0(4),
      I2 => ram_reg_0_15_0_0_n_2,
      O => q00(0)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_2\,
      I1 => in_a_store_keep_address0(4),
      I2 => \ram_reg_0_15_0_0__1_n_2\,
      O => q00(1)
    );
\q0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_2\,
      I1 => in_a_store_keep_address0(4),
      I2 => \ram_reg_0_15_0_0__3_n_2\,
      O => q00(2)
    );
\q0[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_2\,
      I1 => in_a_store_keep_address0(4),
      I2 => \ram_reg_0_15_0_0__5_n_2\,
      O => q00(3)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(0),
      O => ram_reg_0_15_0_0_n_2,
      WCLK => ap_clk,
      WE => \q0_reg[3]_0\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(0),
      O => \ram_reg_0_15_0_0__0_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(1),
      O => \ram_reg_0_15_0_0__1_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[3]_0\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(1),
      O => \ram_reg_0_15_0_0__2_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(2),
      O => \ram_reg_0_15_0_0__3_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[3]_0\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(2),
      O => \ram_reg_0_15_0_0__4_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(3),
      O => \ram_reg_0_15_0_0__5_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[3]_0\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(3),
      O => \ram_reg_0_15_0_0__6_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_in_a_store_keep_RAM_AUTO_1R1W_4 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[2]_0\ : in STD_LOGIC;
    in_a_store_keep_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_in_a_store_keep_RAM_AUTO_1R1W_4 : entity is "array_mult_in_a_store_keep_RAM_AUTO_1R1W";
end main_array_mult_0_0_array_mult_in_a_store_keep_RAM_AUTO_1R1W_4;

architecture STRUCTURE of main_array_mult_0_0_array_mult_in_a_store_keep_RAM_AUTO_1R1W_4 is
  signal q00 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_2\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_2\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_2\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \q0[1]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \q0[2]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \q0[3]_i_1\ : label is "soft_lutpair36";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 100;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "in_a_store_strb_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 100;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "in_a_store_strb_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 24;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 100;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "in_a_store_strb_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 100;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "in_a_store_strb_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 24;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 100;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "in_a_store_strb_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 100;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "in_a_store_strb_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 24;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 100;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "in_a_store_strb_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 100;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "in_a_store_strb_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 24;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 3;
begin
\q0[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_2\,
      I1 => in_a_store_keep_address0(4),
      I2 => ram_reg_0_15_0_0_n_2,
      O => q00(0)
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_2\,
      I1 => in_a_store_keep_address0(4),
      I2 => \ram_reg_0_15_0_0__1_n_2\,
      O => q00(1)
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_2\,
      I1 => in_a_store_keep_address0(4),
      I2 => \ram_reg_0_15_0_0__3_n_2\,
      O => q00(2)
    );
\q0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_2\,
      I1 => in_a_store_keep_address0(4),
      I2 => \ram_reg_0_15_0_0__5_n_2\,
      O => q00(3)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(0),
      O => ram_reg_0_15_0_0_n_2,
      WCLK => ap_clk,
      WE => \q0_reg[2]_0\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(0),
      O => \ram_reg_0_15_0_0__0_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[3]_0\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(1),
      O => \ram_reg_0_15_0_0__1_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[2]_0\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(1),
      O => \ram_reg_0_15_0_0__2_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[3]_0\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(2),
      O => \ram_reg_0_15_0_0__3_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[2]_0\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(2),
      O => \ram_reg_0_15_0_0__4_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[3]_0\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(3),
      O => \ram_reg_0_15_0_0__5_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[2]_0\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => in_a_store_keep_address0(0),
      A1 => in_a_store_keep_address0(1),
      A2 => in_a_store_keep_address0(2),
      A3 => in_a_store_keep_address0(3),
      A4 => '0',
      D => Q(3),
      O => \ram_reg_0_15_0_0__6_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_in_a_store_last_RAM_AUTO_1R1W is
  port (
    in_a_store_last_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    in_a_store_last_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_in_a_store_last_RAM_AUTO_1R1W : entity is "array_mult_in_a_store_last_RAM_AUTO_1R1W";
end main_array_mult_0_0_array_mult_in_a_store_last_RAM_AUTO_1R1W;

architecture STRUCTURE of main_array_mult_0_0_array_mult_in_a_store_last_RAM_AUTO_1R1W is
  signal \^in_a_store_last_q0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q0[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_2\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_2 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 25;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "in_a_store_last_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 25;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "in_a_store_last_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 24;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 0;
begin
  in_a_store_last_q0(0) <= \^in_a_store_last_q0\(0);
\q0[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_2\,
      I1 => \q0_reg[0]_2\(4),
      I2 => ram_reg_0_15_0_0_n_2,
      I3 => in_a_store_last_ce0,
      I4 => \^in_a_store_last_q0\(0),
      O => \q0[0]_i_1__1_n_2\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0[0]_i_1__1_n_2\,
      Q => \^in_a_store_last_q0\(0),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[0]_2\(0),
      A1 => \q0_reg[0]_2\(1),
      A2 => \q0_reg[0]_2\(2),
      A3 => \q0_reg[0]_2\(3),
      A4 => '0',
      D => \q0_reg[0]_0\,
      O => ram_reg_0_15_0_0_n_2,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[0]_2\(0),
      A1 => \q0_reg[0]_2\(1),
      A2 => \q0_reg[0]_2\(2),
      A3 => \q0_reg[0]_2\(3),
      A4 => '0',
      D => \q0_reg[0]_0\,
      O => \ram_reg_0_15_0_0__0_n_2\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    \tmp_product__0_0\ : in STD_LOGIC;
    grp_fu_399_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_a_store_data_2_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_fu_411_p11 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_fu_411_p113_out : in STD_LOGIC;
    buff0_reg_6 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1 : entity is "array_mult_mul_32s_32s_32_2_1";
end main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1;

architecture STRUCTURE of main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1 is
  signal \buff0_reg[16]__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_10__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_11__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_12__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_13__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_14__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_15__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_16__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_17__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_18__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_19__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_1__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_20__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_21__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_22__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_23__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_24__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_25__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_26__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_27__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_28__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_29__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_2__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_30__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_3__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_4__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_5__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_6__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_7__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_8__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_9__2_n_2\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \reg_419[19]_i_2_n_2\ : STD_LOGIC;
  signal \reg_419[19]_i_3_n_2\ : STD_LOGIC;
  signal \reg_419[19]_i_4_n_2\ : STD_LOGIC;
  signal \reg_419[23]_i_2_n_2\ : STD_LOGIC;
  signal \reg_419[23]_i_3_n_2\ : STD_LOGIC;
  signal \reg_419[23]_i_4_n_2\ : STD_LOGIC;
  signal \reg_419[23]_i_5_n_2\ : STD_LOGIC;
  signal \reg_419[27]_i_2_n_2\ : STD_LOGIC;
  signal \reg_419[27]_i_3_n_2\ : STD_LOGIC;
  signal \reg_419[27]_i_4_n_2\ : STD_LOGIC;
  signal \reg_419[27]_i_5_n_2\ : STD_LOGIC;
  signal \reg_419[31]_i_2_n_2\ : STD_LOGIC;
  signal \reg_419[31]_i_3_n_2\ : STD_LOGIC;
  signal \reg_419[31]_i_4_n_2\ : STD_LOGIC;
  signal \reg_419[31]_i_5_n_2\ : STD_LOGIC;
  signal \reg_419_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \reg_419_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \reg_419_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \reg_419_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \reg_419_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \reg_419_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \reg_419_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \reg_419_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \reg_419_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \reg_419_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \reg_419_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \reg_419_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \reg_419_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \reg_419_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \reg_419_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product_i_10__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_11__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_12__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_13__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_14__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_15__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_16__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_17__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_1__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_20__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_21__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_22__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_23__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_24__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_25__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_26__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_27__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_28__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_29__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_2__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_30__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_31__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_32__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_33__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_34__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_3__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_4__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_5__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_6__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_7__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_8__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_9__2_n_2\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_reg_419_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \reg_419_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_419_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_419_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_419_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in_a_store_data_2_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg_i_1__2_n_2\,
      B(16) => \buff0_reg_i_1__2_n_2\,
      B(15) => \buff0_reg_i_1__2_n_2\,
      B(14) => \buff0_reg_i_1__2_n_2\,
      B(13) => \buff0_reg_i_2__2_n_2\,
      B(12) => \buff0_reg_i_3__2_n_2\,
      B(11) => \buff0_reg_i_4__2_n_2\,
      B(10) => \buff0_reg_i_5__2_n_2\,
      B(9) => \buff0_reg_i_6__2_n_2\,
      B(8) => \buff0_reg_i_7__2_n_2\,
      B(7) => \buff0_reg_i_8__2_n_2\,
      B(6) => \buff0_reg_i_9__2_n_2\,
      B(5) => \buff0_reg_i_10__2_n_2\,
      B(4) => \buff0_reg_i_11__2_n_2\,
      B(3) => \buff0_reg_i_12__2_n_2\,
      B(2) => \buff0_reg_i_13__2_n_2\,
      B(1) => \buff0_reg_i_14__2_n_2\,
      B(0) => \buff0_reg_i_15__2_n_2\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => \tmp_product__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => grp_fu_399_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_60,
      P(46) => buff0_reg_n_61,
      P(45) => buff0_reg_n_62,
      P(44) => buff0_reg_n_63,
      P(43) => buff0_reg_n_64,
      P(42) => buff0_reg_n_65,
      P(41) => buff0_reg_n_66,
      P(40) => buff0_reg_n_67,
      P(39) => buff0_reg_n_68,
      P(38) => buff0_reg_n_69,
      P(37) => buff0_reg_n_70,
      P(36) => buff0_reg_n_71,
      P(35) => buff0_reg_n_72,
      P(34) => buff0_reg_n_73,
      P(33) => buff0_reg_n_74,
      P(32) => buff0_reg_n_75,
      P(31) => buff0_reg_n_76,
      P(30) => buff0_reg_n_77,
      P(29) => buff0_reg_n_78,
      P(28) => buff0_reg_n_79,
      P(27) => buff0_reg_n_80,
      P(26) => buff0_reg_n_81,
      P(25) => buff0_reg_n_82,
      P(24) => buff0_reg_n_83,
      P(23) => buff0_reg_n_84,
      P(22) => buff0_reg_n_85,
      P(21) => buff0_reg_n_86,
      P(20) => buff0_reg_n_87,
      P(19) => buff0_reg_n_88,
      P(18) => buff0_reg_n_89,
      P(17) => buff0_reg_n_90,
      P(16) => buff0_reg_n_91,
      P(15) => buff0_reg_n_92,
      P(14) => buff0_reg_n_93,
      P(13) => buff0_reg_n_94,
      P(12) => buff0_reg_n_95,
      P(11) => buff0_reg_n_96,
      P(10) => buff0_reg_n_97,
      P(9) => buff0_reg_n_98,
      P(8) => buff0_reg_n_99,
      P(7) => buff0_reg_n_100,
      P(6) => buff0_reg_n_101,
      P(5) => buff0_reg_n_102,
      P(4) => buff0_reg_n_103,
      P(3) => buff0_reg_n_104,
      P(2) => buff0_reg_n_105,
      P(1) => buff0_reg_n_106,
      P(0) => buff0_reg_n_107,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_108\,
      PCIN(46) => \tmp_product__0_n_109\,
      PCIN(45) => \tmp_product__0_n_110\,
      PCIN(44) => \tmp_product__0_n_111\,
      PCIN(43) => \tmp_product__0_n_112\,
      PCIN(42) => \tmp_product__0_n_113\,
      PCIN(41) => \tmp_product__0_n_114\,
      PCIN(40) => \tmp_product__0_n_115\,
      PCIN(39) => \tmp_product__0_n_116\,
      PCIN(38) => \tmp_product__0_n_117\,
      PCIN(37) => \tmp_product__0_n_118\,
      PCIN(36) => \tmp_product__0_n_119\,
      PCIN(35) => \tmp_product__0_n_120\,
      PCIN(34) => \tmp_product__0_n_121\,
      PCIN(33) => \tmp_product__0_n_122\,
      PCIN(32) => \tmp_product__0_n_123\,
      PCIN(31) => \tmp_product__0_n_124\,
      PCIN(30) => \tmp_product__0_n_125\,
      PCIN(29) => \tmp_product__0_n_126\,
      PCIN(28) => \tmp_product__0_n_127\,
      PCIN(27) => \tmp_product__0_n_128\,
      PCIN(26) => \tmp_product__0_n_129\,
      PCIN(25) => \tmp_product__0_n_130\,
      PCIN(24) => \tmp_product__0_n_131\,
      PCIN(23) => \tmp_product__0_n_132\,
      PCIN(22) => \tmp_product__0_n_133\,
      PCIN(21) => \tmp_product__0_n_134\,
      PCIN(20) => \tmp_product__0_n_135\,
      PCIN(19) => \tmp_product__0_n_136\,
      PCIN(18) => \tmp_product__0_n_137\,
      PCIN(17) => \tmp_product__0_n_138\,
      PCIN(16) => \tmp_product__0_n_139\,
      PCIN(15) => \tmp_product__0_n_140\,
      PCIN(14) => \tmp_product__0_n_141\,
      PCIN(13) => \tmp_product__0_n_142\,
      PCIN(12) => \tmp_product__0_n_143\,
      PCIN(11) => \tmp_product__0_n_144\,
      PCIN(10) => \tmp_product__0_n_145\,
      PCIN(9) => \tmp_product__0_n_146\,
      PCIN(8) => \tmp_product__0_n_147\,
      PCIN(7) => \tmp_product__0_n_148\,
      PCIN(6) => \tmp_product__0_n_149\,
      PCIN(5) => \tmp_product__0_n_150\,
      PCIN(4) => \tmp_product__0_n_151\,
      PCIN(3) => \tmp_product__0_n_152\,
      PCIN(2) => \tmp_product__0_n_153\,
      PCIN(1) => \tmp_product__0_n_154\,
      PCIN(0) => \tmp_product__0_n_155\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_107\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_97\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_96\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_95\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_94\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_93\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_92\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_91\,
      Q => \buff0_reg[16]__0_n_2\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_106\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_105\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_104\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_103\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_102\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_101\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_100\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_99\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_98\,
      Q => D(9),
      R => '0'
    );
\buff0_reg_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_25__0_n_2\,
      I4 => buff0_reg_2(22),
      I5 => buff0_reg_3(22),
      O => \buff0_reg_i_10__2_n_2\
    );
\buff0_reg_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_26__0_n_2\,
      I4 => buff0_reg_2(21),
      I5 => buff0_reg_3(21),
      O => \buff0_reg_i_11__2_n_2\
    );
\buff0_reg_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_27__0_n_2\,
      I4 => buff0_reg_2(20),
      I5 => buff0_reg_3(20),
      O => \buff0_reg_i_12__2_n_2\
    );
\buff0_reg_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_28__0_n_2\,
      I4 => buff0_reg_2(19),
      I5 => buff0_reg_3(19),
      O => \buff0_reg_i_13__2_n_2\
    );
\buff0_reg_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_29__0_n_2\,
      I4 => buff0_reg_2(18),
      I5 => buff0_reg_3(18),
      O => \buff0_reg_i_14__2_n_2\
    );
\buff0_reg_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_30__0_n_2\,
      I4 => buff0_reg_2(17),
      I5 => buff0_reg_3(17),
      O => \buff0_reg_i_15__2_n_2\
    );
\buff0_reg_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(31),
      I2 => buff0_reg_5(31),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(31),
      O => \buff0_reg_i_16__0_n_2\
    );
\buff0_reg_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(30),
      I2 => buff0_reg_5(30),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(30),
      O => \buff0_reg_i_17__0_n_2\
    );
\buff0_reg_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(29),
      I2 => buff0_reg_5(29),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(29),
      O => \buff0_reg_i_18__0_n_2\
    );
\buff0_reg_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(28),
      I2 => buff0_reg_5(28),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(28),
      O => \buff0_reg_i_19__0_n_2\
    );
\buff0_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_16__0_n_2\,
      I4 => buff0_reg_2(31),
      I5 => buff0_reg_3(31),
      O => \buff0_reg_i_1__2_n_2\
    );
\buff0_reg_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(27),
      I2 => buff0_reg_5(27),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(27),
      O => \buff0_reg_i_20__0_n_2\
    );
\buff0_reg_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(26),
      I2 => buff0_reg_5(26),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(26),
      O => \buff0_reg_i_21__0_n_2\
    );
\buff0_reg_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(25),
      I2 => buff0_reg_5(25),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(25),
      O => \buff0_reg_i_22__0_n_2\
    );
\buff0_reg_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(24),
      I2 => buff0_reg_5(24),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(24),
      O => \buff0_reg_i_23__0_n_2\
    );
\buff0_reg_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(23),
      I2 => buff0_reg_5(23),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(23),
      O => \buff0_reg_i_24__0_n_2\
    );
\buff0_reg_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(22),
      I2 => buff0_reg_5(22),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(22),
      O => \buff0_reg_i_25__0_n_2\
    );
\buff0_reg_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(21),
      I2 => buff0_reg_5(21),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(21),
      O => \buff0_reg_i_26__0_n_2\
    );
\buff0_reg_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(20),
      I2 => buff0_reg_5(20),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(20),
      O => \buff0_reg_i_27__0_n_2\
    );
\buff0_reg_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(19),
      I2 => buff0_reg_5(19),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(19),
      O => \buff0_reg_i_28__0_n_2\
    );
\buff0_reg_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(18),
      I2 => buff0_reg_5(18),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(18),
      O => \buff0_reg_i_29__0_n_2\
    );
\buff0_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_17__0_n_2\,
      I4 => buff0_reg_2(30),
      I5 => buff0_reg_3(30),
      O => \buff0_reg_i_2__2_n_2\
    );
\buff0_reg_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(17),
      I2 => buff0_reg_5(17),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(17),
      O => \buff0_reg_i_30__0_n_2\
    );
\buff0_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_18__0_n_2\,
      I4 => buff0_reg_2(29),
      I5 => buff0_reg_3(29),
      O => \buff0_reg_i_3__2_n_2\
    );
\buff0_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_19__0_n_2\,
      I4 => buff0_reg_2(28),
      I5 => buff0_reg_3(28),
      O => \buff0_reg_i_4__2_n_2\
    );
\buff0_reg_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_20__0_n_2\,
      I4 => buff0_reg_2(27),
      I5 => buff0_reg_3(27),
      O => \buff0_reg_i_5__2_n_2\
    );
\buff0_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_21__0_n_2\,
      I4 => buff0_reg_2(26),
      I5 => buff0_reg_3(26),
      O => \buff0_reg_i_6__2_n_2\
    );
\buff0_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_22__0_n_2\,
      I4 => buff0_reg_2(25),
      I5 => buff0_reg_3(25),
      O => \buff0_reg_i_7__2_n_2\
    );
\buff0_reg_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_23__0_n_2\,
      I4 => buff0_reg_2(24),
      I5 => buff0_reg_3(24),
      O => \buff0_reg_i_8__2_n_2\
    );
\buff0_reg_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_24__0_n_2\,
      I4 => buff0_reg_2(23),
      I5 => buff0_reg_3(23),
      O => \buff0_reg_i_9__2_n_2\
    );
\reg_419[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \reg_419[19]_i_2_n_2\
    );
\reg_419[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_106,
      I1 => tmp_product_n_106,
      O => \reg_419[19]_i_3_n_2\
    );
\reg_419[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_107,
      I1 => tmp_product_n_107,
      O => \reg_419[19]_i_4_n_2\
    );
\reg_419[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \reg_419[23]_i_2_n_2\
    );
\reg_419[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \reg_419[23]_i_3_n_2\
    );
\reg_419[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \reg_419[23]_i_4_n_2\
    );
\reg_419[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \reg_419[23]_i_5_n_2\
    );
\reg_419[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \reg_419[27]_i_2_n_2\
    );
\reg_419[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \reg_419[27]_i_3_n_2\
    );
\reg_419[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \reg_419[27]_i_4_n_2\
    );
\reg_419[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \reg_419[27]_i_5_n_2\
    );
\reg_419[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \reg_419[31]_i_2_n_2\
    );
\reg_419[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \reg_419[31]_i_3_n_2\
    );
\reg_419[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \reg_419[31]_i_4_n_2\
    );
\reg_419[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \reg_419[31]_i_5_n_2\
    );
\reg_419_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_419_reg[19]_i_1_n_2\,
      CO(2) => \reg_419_reg[19]_i_1_n_3\,
      CO(1) => \reg_419_reg[19]_i_1_n_4\,
      CO(0) => \reg_419_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_105,
      DI(2) => buff0_reg_n_106,
      DI(1) => buff0_reg_n_107,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \reg_419[19]_i_2_n_2\,
      S(2) => \reg_419[19]_i_3_n_2\,
      S(1) => \reg_419[19]_i_4_n_2\,
      S(0) => \buff0_reg[16]__0_n_2\
    );
\reg_419_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_419_reg[19]_i_1_n_2\,
      CO(3) => \reg_419_reg[23]_i_1_n_2\,
      CO(2) => \reg_419_reg[23]_i_1_n_3\,
      CO(1) => \reg_419_reg[23]_i_1_n_4\,
      CO(0) => \reg_419_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_101,
      DI(2) => buff0_reg_n_102,
      DI(1) => buff0_reg_n_103,
      DI(0) => buff0_reg_n_104,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \reg_419[23]_i_2_n_2\,
      S(2) => \reg_419[23]_i_3_n_2\,
      S(1) => \reg_419[23]_i_4_n_2\,
      S(0) => \reg_419[23]_i_5_n_2\
    );
\reg_419_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_419_reg[23]_i_1_n_2\,
      CO(3) => \reg_419_reg[27]_i_1_n_2\,
      CO(2) => \reg_419_reg[27]_i_1_n_3\,
      CO(1) => \reg_419_reg[27]_i_1_n_4\,
      CO(0) => \reg_419_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_97,
      DI(2) => buff0_reg_n_98,
      DI(1) => buff0_reg_n_99,
      DI(0) => buff0_reg_n_100,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \reg_419[27]_i_2_n_2\,
      S(2) => \reg_419[27]_i_3_n_2\,
      S(1) => \reg_419[27]_i_4_n_2\,
      S(0) => \reg_419[27]_i_5_n_2\
    );
\reg_419_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_419_reg[27]_i_1_n_2\,
      CO(3) => \NLW_reg_419_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \reg_419_reg[31]_i_1_n_3\,
      CO(1) => \reg_419_reg[31]_i_1_n_4\,
      CO(0) => \reg_419_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_94,
      DI(1) => buff0_reg_n_95,
      DI(0) => buff0_reg_n_96,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \reg_419[31]_i_2_n_2\,
      S(2) => \reg_419[31]_i_3_n_2\,
      S(1) => \reg_419[31]_i_4_n_2\,
      S(0) => \reg_419[31]_i_5_n_2\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \tmp_product_i_1__2_n_2\,
      A(15) => \tmp_product_i_2__2_n_2\,
      A(14) => \tmp_product_i_3__2_n_2\,
      A(13) => \tmp_product_i_4__2_n_2\,
      A(12) => \tmp_product_i_5__2_n_2\,
      A(11) => \tmp_product_i_6__2_n_2\,
      A(10) => \tmp_product_i_7__2_n_2\,
      A(9) => \tmp_product_i_8__2_n_2\,
      A(8) => \tmp_product_i_9__2_n_2\,
      A(7) => \tmp_product_i_10__2_n_2\,
      A(6) => \tmp_product_i_11__2_n_2\,
      A(5) => \tmp_product_i_12__2_n_2\,
      A(4) => \tmp_product_i_13__2_n_2\,
      A(3) => \tmp_product_i_14__2_n_2\,
      A(2) => \tmp_product_i_15__2_n_2\,
      A(1) => \tmp_product_i_16__2_n_2\,
      A(0) => \tmp_product_i_17__2_n_2\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in_a_store_data_2_q0(31),
      B(16) => in_a_store_data_2_q0(31),
      B(15) => in_a_store_data_2_q0(31),
      B(14 downto 0) => in_a_store_data_2_q0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => \tmp_product__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => grp_fu_399_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_60,
      P(46) => tmp_product_n_61,
      P(45) => tmp_product_n_62,
      P(44) => tmp_product_n_63,
      P(43) => tmp_product_n_64,
      P(42) => tmp_product_n_65,
      P(41) => tmp_product_n_66,
      P(40) => tmp_product_n_67,
      P(39) => tmp_product_n_68,
      P(38) => tmp_product_n_69,
      P(37) => tmp_product_n_70,
      P(36) => tmp_product_n_71,
      P(35) => tmp_product_n_72,
      P(34) => tmp_product_n_73,
      P(33) => tmp_product_n_74,
      P(32) => tmp_product_n_75,
      P(31) => tmp_product_n_76,
      P(30) => tmp_product_n_77,
      P(29) => tmp_product_n_78,
      P(28) => tmp_product_n_79,
      P(27) => tmp_product_n_80,
      P(26) => tmp_product_n_81,
      P(25) => tmp_product_n_82,
      P(24) => tmp_product_n_83,
      P(23) => tmp_product_n_84,
      P(22) => tmp_product_n_85,
      P(21) => tmp_product_n_86,
      P(20) => tmp_product_n_87,
      P(19) => tmp_product_n_88,
      P(18) => tmp_product_n_89,
      P(17) => tmp_product_n_90,
      P(16) => tmp_product_n_91,
      P(15) => tmp_product_n_92,
      P(14) => tmp_product_n_93,
      P(13) => tmp_product_n_94,
      P(12) => tmp_product_n_95,
      P(11) => tmp_product_n_96,
      P(10) => tmp_product_n_97,
      P(9) => tmp_product_n_98,
      P(8) => tmp_product_n_99,
      P(7) => tmp_product_n_100,
      P(6) => tmp_product_n_101,
      P(5) => tmp_product_n_102,
      P(4) => tmp_product_n_103,
      P(3) => tmp_product_n_104,
      P(2) => tmp_product_n_105,
      P(1) => tmp_product_n_106,
      P(0) => tmp_product_n_107,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_108,
      PCOUT(46) => tmp_product_n_109,
      PCOUT(45) => tmp_product_n_110,
      PCOUT(44) => tmp_product_n_111,
      PCOUT(43) => tmp_product_n_112,
      PCOUT(42) => tmp_product_n_113,
      PCOUT(41) => tmp_product_n_114,
      PCOUT(40) => tmp_product_n_115,
      PCOUT(39) => tmp_product_n_116,
      PCOUT(38) => tmp_product_n_117,
      PCOUT(37) => tmp_product_n_118,
      PCOUT(36) => tmp_product_n_119,
      PCOUT(35) => tmp_product_n_120,
      PCOUT(34) => tmp_product_n_121,
      PCOUT(33) => tmp_product_n_122,
      PCOUT(32) => tmp_product_n_123,
      PCOUT(31) => tmp_product_n_124,
      PCOUT(30) => tmp_product_n_125,
      PCOUT(29) => tmp_product_n_126,
      PCOUT(28) => tmp_product_n_127,
      PCOUT(27) => tmp_product_n_128,
      PCOUT(26) => tmp_product_n_129,
      PCOUT(25) => tmp_product_n_130,
      PCOUT(24) => tmp_product_n_131,
      PCOUT(23) => tmp_product_n_132,
      PCOUT(22) => tmp_product_n_133,
      PCOUT(21) => tmp_product_n_134,
      PCOUT(20) => tmp_product_n_135,
      PCOUT(19) => tmp_product_n_136,
      PCOUT(18) => tmp_product_n_137,
      PCOUT(17) => tmp_product_n_138,
      PCOUT(16) => tmp_product_n_139,
      PCOUT(15) => tmp_product_n_140,
      PCOUT(14) => tmp_product_n_141,
      PCOUT(13) => tmp_product_n_142,
      PCOUT(12) => tmp_product_n_143,
      PCOUT(11) => tmp_product_n_144,
      PCOUT(10) => tmp_product_n_145,
      PCOUT(9) => tmp_product_n_146,
      PCOUT(8) => tmp_product_n_147,
      PCOUT(7) => tmp_product_n_148,
      PCOUT(6) => tmp_product_n_149,
      PCOUT(5) => tmp_product_n_150,
      PCOUT(4) => tmp_product_n_151,
      PCOUT(3) => tmp_product_n_152,
      PCOUT(2) => tmp_product_n_153,
      PCOUT(1) => tmp_product_n_154,
      PCOUT(0) => tmp_product_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in_a_store_data_2_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \tmp_product_i_1__2_n_2\,
      B(15) => \tmp_product_i_2__2_n_2\,
      B(14) => \tmp_product_i_3__2_n_2\,
      B(13) => \tmp_product_i_4__2_n_2\,
      B(12) => \tmp_product_i_5__2_n_2\,
      B(11) => \tmp_product_i_6__2_n_2\,
      B(10) => \tmp_product_i_7__2_n_2\,
      B(9) => \tmp_product_i_8__2_n_2\,
      B(8) => \tmp_product_i_9__2_n_2\,
      B(7) => \tmp_product_i_10__2_n_2\,
      B(6) => \tmp_product_i_11__2_n_2\,
      B(5) => \tmp_product_i_12__2_n_2\,
      B(4) => \tmp_product_i_13__2_n_2\,
      B(3) => \tmp_product_i_14__2_n_2\,
      B(2) => \tmp_product_i_15__2_n_2\,
      B(1) => \tmp_product_i_16__2_n_2\,
      B(0) => \tmp_product_i_17__2_n_2\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => \tmp_product__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_60\,
      P(46) => \tmp_product__0_n_61\,
      P(45) => \tmp_product__0_n_62\,
      P(44) => \tmp_product__0_n_63\,
      P(43) => \tmp_product__0_n_64\,
      P(42) => \tmp_product__0_n_65\,
      P(41) => \tmp_product__0_n_66\,
      P(40) => \tmp_product__0_n_67\,
      P(39) => \tmp_product__0_n_68\,
      P(38) => \tmp_product__0_n_69\,
      P(37) => \tmp_product__0_n_70\,
      P(36) => \tmp_product__0_n_71\,
      P(35) => \tmp_product__0_n_72\,
      P(34) => \tmp_product__0_n_73\,
      P(33) => \tmp_product__0_n_74\,
      P(32) => \tmp_product__0_n_75\,
      P(31) => \tmp_product__0_n_76\,
      P(30) => \tmp_product__0_n_77\,
      P(29) => \tmp_product__0_n_78\,
      P(28) => \tmp_product__0_n_79\,
      P(27) => \tmp_product__0_n_80\,
      P(26) => \tmp_product__0_n_81\,
      P(25) => \tmp_product__0_n_82\,
      P(24) => \tmp_product__0_n_83\,
      P(23) => \tmp_product__0_n_84\,
      P(22) => \tmp_product__0_n_85\,
      P(21) => \tmp_product__0_n_86\,
      P(20) => \tmp_product__0_n_87\,
      P(19) => \tmp_product__0_n_88\,
      P(18) => \tmp_product__0_n_89\,
      P(17) => \tmp_product__0_n_90\,
      P(16) => \tmp_product__0_n_91\,
      P(15) => \tmp_product__0_n_92\,
      P(14) => \tmp_product__0_n_93\,
      P(13) => \tmp_product__0_n_94\,
      P(12) => \tmp_product__0_n_95\,
      P(11) => \tmp_product__0_n_96\,
      P(10) => \tmp_product__0_n_97\,
      P(9) => \tmp_product__0_n_98\,
      P(8) => \tmp_product__0_n_99\,
      P(7) => \tmp_product__0_n_100\,
      P(6) => \tmp_product__0_n_101\,
      P(5) => \tmp_product__0_n_102\,
      P(4) => \tmp_product__0_n_103\,
      P(3) => \tmp_product__0_n_104\,
      P(2) => \tmp_product__0_n_105\,
      P(1) => \tmp_product__0_n_106\,
      P(0) => \tmp_product__0_n_107\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_108\,
      PCOUT(46) => \tmp_product__0_n_109\,
      PCOUT(45) => \tmp_product__0_n_110\,
      PCOUT(44) => \tmp_product__0_n_111\,
      PCOUT(43) => \tmp_product__0_n_112\,
      PCOUT(42) => \tmp_product__0_n_113\,
      PCOUT(41) => \tmp_product__0_n_114\,
      PCOUT(40) => \tmp_product__0_n_115\,
      PCOUT(39) => \tmp_product__0_n_116\,
      PCOUT(38) => \tmp_product__0_n_117\,
      PCOUT(37) => \tmp_product__0_n_118\,
      PCOUT(36) => \tmp_product__0_n_119\,
      PCOUT(35) => \tmp_product__0_n_120\,
      PCOUT(34) => \tmp_product__0_n_121\,
      PCOUT(33) => \tmp_product__0_n_122\,
      PCOUT(32) => \tmp_product__0_n_123\,
      PCOUT(31) => \tmp_product__0_n_124\,
      PCOUT(30) => \tmp_product__0_n_125\,
      PCOUT(29) => \tmp_product__0_n_126\,
      PCOUT(28) => \tmp_product__0_n_127\,
      PCOUT(27) => \tmp_product__0_n_128\,
      PCOUT(26) => \tmp_product__0_n_129\,
      PCOUT(25) => \tmp_product__0_n_130\,
      PCOUT(24) => \tmp_product__0_n_131\,
      PCOUT(23) => \tmp_product__0_n_132\,
      PCOUT(22) => \tmp_product__0_n_133\,
      PCOUT(21) => \tmp_product__0_n_134\,
      PCOUT(20) => \tmp_product__0_n_135\,
      PCOUT(19) => \tmp_product__0_n_136\,
      PCOUT(18) => \tmp_product__0_n_137\,
      PCOUT(17) => \tmp_product__0_n_138\,
      PCOUT(16) => \tmp_product__0_n_139\,
      PCOUT(15) => \tmp_product__0_n_140\,
      PCOUT(14) => \tmp_product__0_n_141\,
      PCOUT(13) => \tmp_product__0_n_142\,
      PCOUT(12) => \tmp_product__0_n_143\,
      PCOUT(11) => \tmp_product__0_n_144\,
      PCOUT(10) => \tmp_product__0_n_145\,
      PCOUT(9) => \tmp_product__0_n_146\,
      PCOUT(8) => \tmp_product__0_n_147\,
      PCOUT(7) => \tmp_product__0_n_148\,
      PCOUT(6) => \tmp_product__0_n_149\,
      PCOUT(5) => \tmp_product__0_n_150\,
      PCOUT(4) => \tmp_product__0_n_151\,
      PCOUT(3) => \tmp_product__0_n_152\,
      PCOUT(2) => \tmp_product__0_n_153\,
      PCOUT(1) => \tmp_product__0_n_154\,
      PCOUT(0) => \tmp_product__0_n_155\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
\tmp_product_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_27__0_n_2\,
      I4 => buff0_reg_2(7),
      I5 => buff0_reg_3(7),
      O => \tmp_product_i_10__2_n_2\
    );
\tmp_product_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_28__0_n_2\,
      I4 => buff0_reg_2(6),
      I5 => buff0_reg_3(6),
      O => \tmp_product_i_11__2_n_2\
    );
\tmp_product_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_29__0_n_2\,
      I4 => buff0_reg_2(5),
      I5 => buff0_reg_3(5),
      O => \tmp_product_i_12__2_n_2\
    );
\tmp_product_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_30__0_n_2\,
      I4 => buff0_reg_2(4),
      I5 => buff0_reg_3(4),
      O => \tmp_product_i_13__2_n_2\
    );
\tmp_product_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_31__0_n_2\,
      I4 => buff0_reg_2(3),
      I5 => buff0_reg_3(3),
      O => \tmp_product_i_14__2_n_2\
    );
\tmp_product_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_32__0_n_2\,
      I4 => buff0_reg_2(2),
      I5 => buff0_reg_3(2),
      O => \tmp_product_i_15__2_n_2\
    );
\tmp_product_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_33__0_n_2\,
      I4 => buff0_reg_2(1),
      I5 => buff0_reg_3(1),
      O => \tmp_product_i_16__2_n_2\
    );
\tmp_product_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_34__0_n_2\,
      I4 => buff0_reg_2(0),
      I5 => buff0_reg_3(0),
      O => \tmp_product_i_17__2_n_2\
    );
\tmp_product_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(16),
      I2 => buff0_reg_5(16),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(16),
      O => \tmp_product_i_18__0_n_2\
    );
\tmp_product_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(15),
      I2 => buff0_reg_5(15),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(15),
      O => \tmp_product_i_19__0_n_2\
    );
\tmp_product_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_18__0_n_2\,
      I4 => buff0_reg_2(16),
      I5 => buff0_reg_3(16),
      O => \tmp_product_i_1__2_n_2\
    );
\tmp_product_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(14),
      I2 => buff0_reg_5(14),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(14),
      O => \tmp_product_i_20__0_n_2\
    );
\tmp_product_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(13),
      I2 => buff0_reg_5(13),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(13),
      O => \tmp_product_i_21__0_n_2\
    );
\tmp_product_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(12),
      I2 => buff0_reg_5(12),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(12),
      O => \tmp_product_i_22__0_n_2\
    );
\tmp_product_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(11),
      I2 => buff0_reg_5(11),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(11),
      O => \tmp_product_i_23__0_n_2\
    );
\tmp_product_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(10),
      I2 => buff0_reg_5(10),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(10),
      O => \tmp_product_i_24__0_n_2\
    );
\tmp_product_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(9),
      I2 => buff0_reg_5(9),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(9),
      O => \tmp_product_i_25__0_n_2\
    );
\tmp_product_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(8),
      I2 => buff0_reg_5(8),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(8),
      O => \tmp_product_i_26__0_n_2\
    );
\tmp_product_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(7),
      I2 => buff0_reg_5(7),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(7),
      O => \tmp_product_i_27__0_n_2\
    );
\tmp_product_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(6),
      I2 => buff0_reg_5(6),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(6),
      O => \tmp_product_i_28__0_n_2\
    );
\tmp_product_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(5),
      I2 => buff0_reg_5(5),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(5),
      O => \tmp_product_i_29__0_n_2\
    );
\tmp_product_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_19__0_n_2\,
      I4 => buff0_reg_2(15),
      I5 => buff0_reg_3(15),
      O => \tmp_product_i_2__2_n_2\
    );
\tmp_product_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(4),
      I2 => buff0_reg_5(4),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(4),
      O => \tmp_product_i_30__0_n_2\
    );
\tmp_product_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(3),
      I2 => buff0_reg_5(3),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(3),
      O => \tmp_product_i_31__0_n_2\
    );
\tmp_product_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(2),
      I2 => buff0_reg_5(2),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(2),
      O => \tmp_product_i_32__0_n_2\
    );
\tmp_product_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(1),
      I2 => buff0_reg_5(1),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(1),
      O => \tmp_product_i_33__0_n_2\
    );
\tmp_product_i_34__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(0),
      I2 => buff0_reg_5(0),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(0),
      O => \tmp_product_i_34__0_n_2\
    );
\tmp_product_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_20__0_n_2\,
      I4 => buff0_reg_2(14),
      I5 => buff0_reg_3(14),
      O => \tmp_product_i_3__2_n_2\
    );
\tmp_product_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_21__0_n_2\,
      I4 => buff0_reg_2(13),
      I5 => buff0_reg_3(13),
      O => \tmp_product_i_4__2_n_2\
    );
\tmp_product_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_22__0_n_2\,
      I4 => buff0_reg_2(12),
      I5 => buff0_reg_3(12),
      O => \tmp_product_i_5__2_n_2\
    );
\tmp_product_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_23__0_n_2\,
      I4 => buff0_reg_2(11),
      I5 => buff0_reg_3(11),
      O => \tmp_product_i_6__2_n_2\
    );
\tmp_product_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_24__0_n_2\,
      I4 => buff0_reg_2(10),
      I5 => buff0_reg_3(10),
      O => \tmp_product_i_7__2_n_2\
    );
\tmp_product_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_25__0_n_2\,
      I4 => buff0_reg_2(9),
      I5 => buff0_reg_3(9),
      O => \tmp_product_i_8__2_n_2\
    );
\tmp_product_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_26__0_n_2\,
      I4 => buff0_reg_2(8),
      I5 => buff0_reg_3(8),
      O => \tmp_product_i_9__2_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    \tmp_product__0_0\ : in STD_LOGIC;
    grp_fu_399_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_a_store_data_4_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_fu_411_p11 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_fu_411_p113_out : in STD_LOGIC;
    buff0_reg_6 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_11 : entity is "array_mult_mul_32s_32s_32_2_1";
end main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_11;

architecture STRUCTURE of main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_11 is
  signal \buff0_reg[16]__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_10__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_11__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_12__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_13__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_14__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_15__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_16__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_17__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_18__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_19__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_1__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_20__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_21__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_22__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_23__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_24__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_25__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_26__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_27__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_28__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_29__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_2__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_30__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_3__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_4__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_5__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_6__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_7__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_8__1_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_9__1_n_2\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \reg_423[19]_i_2_n_2\ : STD_LOGIC;
  signal \reg_423[19]_i_3_n_2\ : STD_LOGIC;
  signal \reg_423[19]_i_4_n_2\ : STD_LOGIC;
  signal \reg_423[23]_i_2_n_2\ : STD_LOGIC;
  signal \reg_423[23]_i_3_n_2\ : STD_LOGIC;
  signal \reg_423[23]_i_4_n_2\ : STD_LOGIC;
  signal \reg_423[23]_i_5_n_2\ : STD_LOGIC;
  signal \reg_423[27]_i_2_n_2\ : STD_LOGIC;
  signal \reg_423[27]_i_3_n_2\ : STD_LOGIC;
  signal \reg_423[27]_i_4_n_2\ : STD_LOGIC;
  signal \reg_423[27]_i_5_n_2\ : STD_LOGIC;
  signal \reg_423[31]_i_4_n_2\ : STD_LOGIC;
  signal \reg_423[31]_i_5_n_2\ : STD_LOGIC;
  signal \reg_423[31]_i_6_n_2\ : STD_LOGIC;
  signal \reg_423[31]_i_7_n_2\ : STD_LOGIC;
  signal \reg_423_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \reg_423_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \reg_423_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \reg_423_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \reg_423_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \reg_423_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \reg_423_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \reg_423_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \reg_423_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \reg_423_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \reg_423_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \reg_423_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \reg_423_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \reg_423_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \reg_423_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product_i_10__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_11__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_12__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_13__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_14__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_15__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_16__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_17__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_18__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_19__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_1__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_20__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_21__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_22__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_23__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_24__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_25__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_26__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_27__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_28__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_29__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_30__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_31__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_32__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_33__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_34__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_4__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_6__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_7__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_8__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_9__1_n_2\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_reg_423_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \reg_423_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_423_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_423_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_423_reg[31]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in_a_store_data_4_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg_i_1__1_n_2\,
      B(16) => \buff0_reg_i_1__1_n_2\,
      B(15) => \buff0_reg_i_1__1_n_2\,
      B(14) => \buff0_reg_i_1__1_n_2\,
      B(13) => \buff0_reg_i_2__1_n_2\,
      B(12) => \buff0_reg_i_3__1_n_2\,
      B(11) => \buff0_reg_i_4__1_n_2\,
      B(10) => \buff0_reg_i_5__1_n_2\,
      B(9) => \buff0_reg_i_6__1_n_2\,
      B(8) => \buff0_reg_i_7__1_n_2\,
      B(7) => \buff0_reg_i_8__1_n_2\,
      B(6) => \buff0_reg_i_9__1_n_2\,
      B(5) => \buff0_reg_i_10__1_n_2\,
      B(4) => \buff0_reg_i_11__1_n_2\,
      B(3) => \buff0_reg_i_12__1_n_2\,
      B(2) => \buff0_reg_i_13__1_n_2\,
      B(1) => \buff0_reg_i_14__1_n_2\,
      B(0) => \buff0_reg_i_15__1_n_2\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => \tmp_product__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => grp_fu_399_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_60,
      P(46) => buff0_reg_n_61,
      P(45) => buff0_reg_n_62,
      P(44) => buff0_reg_n_63,
      P(43) => buff0_reg_n_64,
      P(42) => buff0_reg_n_65,
      P(41) => buff0_reg_n_66,
      P(40) => buff0_reg_n_67,
      P(39) => buff0_reg_n_68,
      P(38) => buff0_reg_n_69,
      P(37) => buff0_reg_n_70,
      P(36) => buff0_reg_n_71,
      P(35) => buff0_reg_n_72,
      P(34) => buff0_reg_n_73,
      P(33) => buff0_reg_n_74,
      P(32) => buff0_reg_n_75,
      P(31) => buff0_reg_n_76,
      P(30) => buff0_reg_n_77,
      P(29) => buff0_reg_n_78,
      P(28) => buff0_reg_n_79,
      P(27) => buff0_reg_n_80,
      P(26) => buff0_reg_n_81,
      P(25) => buff0_reg_n_82,
      P(24) => buff0_reg_n_83,
      P(23) => buff0_reg_n_84,
      P(22) => buff0_reg_n_85,
      P(21) => buff0_reg_n_86,
      P(20) => buff0_reg_n_87,
      P(19) => buff0_reg_n_88,
      P(18) => buff0_reg_n_89,
      P(17) => buff0_reg_n_90,
      P(16) => buff0_reg_n_91,
      P(15) => buff0_reg_n_92,
      P(14) => buff0_reg_n_93,
      P(13) => buff0_reg_n_94,
      P(12) => buff0_reg_n_95,
      P(11) => buff0_reg_n_96,
      P(10) => buff0_reg_n_97,
      P(9) => buff0_reg_n_98,
      P(8) => buff0_reg_n_99,
      P(7) => buff0_reg_n_100,
      P(6) => buff0_reg_n_101,
      P(5) => buff0_reg_n_102,
      P(4) => buff0_reg_n_103,
      P(3) => buff0_reg_n_104,
      P(2) => buff0_reg_n_105,
      P(1) => buff0_reg_n_106,
      P(0) => buff0_reg_n_107,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_108\,
      PCIN(46) => \tmp_product__0_n_109\,
      PCIN(45) => \tmp_product__0_n_110\,
      PCIN(44) => \tmp_product__0_n_111\,
      PCIN(43) => \tmp_product__0_n_112\,
      PCIN(42) => \tmp_product__0_n_113\,
      PCIN(41) => \tmp_product__0_n_114\,
      PCIN(40) => \tmp_product__0_n_115\,
      PCIN(39) => \tmp_product__0_n_116\,
      PCIN(38) => \tmp_product__0_n_117\,
      PCIN(37) => \tmp_product__0_n_118\,
      PCIN(36) => \tmp_product__0_n_119\,
      PCIN(35) => \tmp_product__0_n_120\,
      PCIN(34) => \tmp_product__0_n_121\,
      PCIN(33) => \tmp_product__0_n_122\,
      PCIN(32) => \tmp_product__0_n_123\,
      PCIN(31) => \tmp_product__0_n_124\,
      PCIN(30) => \tmp_product__0_n_125\,
      PCIN(29) => \tmp_product__0_n_126\,
      PCIN(28) => \tmp_product__0_n_127\,
      PCIN(27) => \tmp_product__0_n_128\,
      PCIN(26) => \tmp_product__0_n_129\,
      PCIN(25) => \tmp_product__0_n_130\,
      PCIN(24) => \tmp_product__0_n_131\,
      PCIN(23) => \tmp_product__0_n_132\,
      PCIN(22) => \tmp_product__0_n_133\,
      PCIN(21) => \tmp_product__0_n_134\,
      PCIN(20) => \tmp_product__0_n_135\,
      PCIN(19) => \tmp_product__0_n_136\,
      PCIN(18) => \tmp_product__0_n_137\,
      PCIN(17) => \tmp_product__0_n_138\,
      PCIN(16) => \tmp_product__0_n_139\,
      PCIN(15) => \tmp_product__0_n_140\,
      PCIN(14) => \tmp_product__0_n_141\,
      PCIN(13) => \tmp_product__0_n_142\,
      PCIN(12) => \tmp_product__0_n_143\,
      PCIN(11) => \tmp_product__0_n_144\,
      PCIN(10) => \tmp_product__0_n_145\,
      PCIN(9) => \tmp_product__0_n_146\,
      PCIN(8) => \tmp_product__0_n_147\,
      PCIN(7) => \tmp_product__0_n_148\,
      PCIN(6) => \tmp_product__0_n_149\,
      PCIN(5) => \tmp_product__0_n_150\,
      PCIN(4) => \tmp_product__0_n_151\,
      PCIN(3) => \tmp_product__0_n_152\,
      PCIN(2) => \tmp_product__0_n_153\,
      PCIN(1) => \tmp_product__0_n_154\,
      PCIN(0) => \tmp_product__0_n_155\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_107\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_97\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_96\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_95\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_94\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_93\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_92\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_91\,
      Q => \buff0_reg[16]__0_n_2\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_106\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_105\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_104\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_103\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_102\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_101\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_100\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_99\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_98\,
      Q => D(9),
      R => '0'
    );
\buff0_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_25__1_n_2\,
      I4 => buff0_reg_2(22),
      I5 => buff0_reg_3(22),
      O => \buff0_reg_i_10__1_n_2\
    );
\buff0_reg_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_26__1_n_2\,
      I4 => buff0_reg_2(21),
      I5 => buff0_reg_3(21),
      O => \buff0_reg_i_11__1_n_2\
    );
\buff0_reg_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_27__1_n_2\,
      I4 => buff0_reg_2(20),
      I5 => buff0_reg_3(20),
      O => \buff0_reg_i_12__1_n_2\
    );
\buff0_reg_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_28__1_n_2\,
      I4 => buff0_reg_2(19),
      I5 => buff0_reg_3(19),
      O => \buff0_reg_i_13__1_n_2\
    );
\buff0_reg_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_29__1_n_2\,
      I4 => buff0_reg_2(18),
      I5 => buff0_reg_3(18),
      O => \buff0_reg_i_14__1_n_2\
    );
\buff0_reg_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_30__1_n_2\,
      I4 => buff0_reg_2(17),
      I5 => buff0_reg_3(17),
      O => \buff0_reg_i_15__1_n_2\
    );
\buff0_reg_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(31),
      I2 => buff0_reg_5(31),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(31),
      O => \buff0_reg_i_16__1_n_2\
    );
\buff0_reg_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(30),
      I2 => buff0_reg_5(30),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(30),
      O => \buff0_reg_i_17__1_n_2\
    );
\buff0_reg_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(29),
      I2 => buff0_reg_5(29),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(29),
      O => \buff0_reg_i_18__1_n_2\
    );
\buff0_reg_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(28),
      I2 => buff0_reg_5(28),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(28),
      O => \buff0_reg_i_19__1_n_2\
    );
\buff0_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_16__1_n_2\,
      I4 => buff0_reg_2(31),
      I5 => buff0_reg_3(31),
      O => \buff0_reg_i_1__1_n_2\
    );
\buff0_reg_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(27),
      I2 => buff0_reg_5(27),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(27),
      O => \buff0_reg_i_20__1_n_2\
    );
\buff0_reg_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(26),
      I2 => buff0_reg_5(26),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(26),
      O => \buff0_reg_i_21__1_n_2\
    );
\buff0_reg_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(25),
      I2 => buff0_reg_5(25),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(25),
      O => \buff0_reg_i_22__1_n_2\
    );
\buff0_reg_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(24),
      I2 => buff0_reg_5(24),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(24),
      O => \buff0_reg_i_23__1_n_2\
    );
\buff0_reg_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(23),
      I2 => buff0_reg_5(23),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(23),
      O => \buff0_reg_i_24__1_n_2\
    );
\buff0_reg_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(22),
      I2 => buff0_reg_5(22),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(22),
      O => \buff0_reg_i_25__1_n_2\
    );
\buff0_reg_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(21),
      I2 => buff0_reg_5(21),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(21),
      O => \buff0_reg_i_26__1_n_2\
    );
\buff0_reg_i_27__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(20),
      I2 => buff0_reg_5(20),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(20),
      O => \buff0_reg_i_27__1_n_2\
    );
\buff0_reg_i_28__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(19),
      I2 => buff0_reg_5(19),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(19),
      O => \buff0_reg_i_28__1_n_2\
    );
\buff0_reg_i_29__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(18),
      I2 => buff0_reg_5(18),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(18),
      O => \buff0_reg_i_29__1_n_2\
    );
\buff0_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_17__1_n_2\,
      I4 => buff0_reg_2(30),
      I5 => buff0_reg_3(30),
      O => \buff0_reg_i_2__1_n_2\
    );
\buff0_reg_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(17),
      I2 => buff0_reg_5(17),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(17),
      O => \buff0_reg_i_30__1_n_2\
    );
\buff0_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_18__1_n_2\,
      I4 => buff0_reg_2(29),
      I5 => buff0_reg_3(29),
      O => \buff0_reg_i_3__1_n_2\
    );
\buff0_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_19__1_n_2\,
      I4 => buff0_reg_2(28),
      I5 => buff0_reg_3(28),
      O => \buff0_reg_i_4__1_n_2\
    );
\buff0_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_20__1_n_2\,
      I4 => buff0_reg_2(27),
      I5 => buff0_reg_3(27),
      O => \buff0_reg_i_5__1_n_2\
    );
\buff0_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_21__1_n_2\,
      I4 => buff0_reg_2(26),
      I5 => buff0_reg_3(26),
      O => \buff0_reg_i_6__1_n_2\
    );
\buff0_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_22__1_n_2\,
      I4 => buff0_reg_2(25),
      I5 => buff0_reg_3(25),
      O => \buff0_reg_i_7__1_n_2\
    );
\buff0_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_23__1_n_2\,
      I4 => buff0_reg_2(24),
      I5 => buff0_reg_3(24),
      O => \buff0_reg_i_8__1_n_2\
    );
\buff0_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_24__1_n_2\,
      I4 => buff0_reg_2(23),
      I5 => buff0_reg_3(23),
      O => \buff0_reg_i_9__1_n_2\
    );
\reg_423[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \reg_423[19]_i_2_n_2\
    );
\reg_423[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_106,
      I1 => tmp_product_n_106,
      O => \reg_423[19]_i_3_n_2\
    );
\reg_423[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_107,
      I1 => tmp_product_n_107,
      O => \reg_423[19]_i_4_n_2\
    );
\reg_423[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \reg_423[23]_i_2_n_2\
    );
\reg_423[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \reg_423[23]_i_3_n_2\
    );
\reg_423[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \reg_423[23]_i_4_n_2\
    );
\reg_423[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \reg_423[23]_i_5_n_2\
    );
\reg_423[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \reg_423[27]_i_2_n_2\
    );
\reg_423[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \reg_423[27]_i_3_n_2\
    );
\reg_423[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \reg_423[27]_i_4_n_2\
    );
\reg_423[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \reg_423[27]_i_5_n_2\
    );
\reg_423[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \reg_423[31]_i_4_n_2\
    );
\reg_423[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \reg_423[31]_i_5_n_2\
    );
\reg_423[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \reg_423[31]_i_6_n_2\
    );
\reg_423[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \reg_423[31]_i_7_n_2\
    );
\reg_423_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_423_reg[19]_i_1_n_2\,
      CO(2) => \reg_423_reg[19]_i_1_n_3\,
      CO(1) => \reg_423_reg[19]_i_1_n_4\,
      CO(0) => \reg_423_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_105,
      DI(2) => buff0_reg_n_106,
      DI(1) => buff0_reg_n_107,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \reg_423[19]_i_2_n_2\,
      S(2) => \reg_423[19]_i_3_n_2\,
      S(1) => \reg_423[19]_i_4_n_2\,
      S(0) => \buff0_reg[16]__0_n_2\
    );
\reg_423_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_423_reg[19]_i_1_n_2\,
      CO(3) => \reg_423_reg[23]_i_1_n_2\,
      CO(2) => \reg_423_reg[23]_i_1_n_3\,
      CO(1) => \reg_423_reg[23]_i_1_n_4\,
      CO(0) => \reg_423_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_101,
      DI(2) => buff0_reg_n_102,
      DI(1) => buff0_reg_n_103,
      DI(0) => buff0_reg_n_104,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \reg_423[23]_i_2_n_2\,
      S(2) => \reg_423[23]_i_3_n_2\,
      S(1) => \reg_423[23]_i_4_n_2\,
      S(0) => \reg_423[23]_i_5_n_2\
    );
\reg_423_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_423_reg[23]_i_1_n_2\,
      CO(3) => \reg_423_reg[27]_i_1_n_2\,
      CO(2) => \reg_423_reg[27]_i_1_n_3\,
      CO(1) => \reg_423_reg[27]_i_1_n_4\,
      CO(0) => \reg_423_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_97,
      DI(2) => buff0_reg_n_98,
      DI(1) => buff0_reg_n_99,
      DI(0) => buff0_reg_n_100,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \reg_423[27]_i_2_n_2\,
      S(2) => \reg_423[27]_i_3_n_2\,
      S(1) => \reg_423[27]_i_4_n_2\,
      S(0) => \reg_423[27]_i_5_n_2\
    );
\reg_423_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_423_reg[27]_i_1_n_2\,
      CO(3) => \NLW_reg_423_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \reg_423_reg[31]_i_2_n_3\,
      CO(1) => \reg_423_reg[31]_i_2_n_4\,
      CO(0) => \reg_423_reg[31]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_94,
      DI(1) => buff0_reg_n_95,
      DI(0) => buff0_reg_n_96,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \reg_423[31]_i_4_n_2\,
      S(2) => \reg_423[31]_i_5_n_2\,
      S(1) => \reg_423[31]_i_6_n_2\,
      S(0) => \reg_423[31]_i_7_n_2\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \tmp_product_i_1__1_n_2\,
      A(15) => \tmp_product_i_2__1_n_2\,
      A(14) => \tmp_product_i_3__1_n_2\,
      A(13) => \tmp_product_i_4__1_n_2\,
      A(12) => \tmp_product_i_5__1_n_2\,
      A(11) => \tmp_product_i_6__1_n_2\,
      A(10) => \tmp_product_i_7__1_n_2\,
      A(9) => \tmp_product_i_8__1_n_2\,
      A(8) => \tmp_product_i_9__1_n_2\,
      A(7) => \tmp_product_i_10__1_n_2\,
      A(6) => \tmp_product_i_11__1_n_2\,
      A(5) => \tmp_product_i_12__1_n_2\,
      A(4) => \tmp_product_i_13__1_n_2\,
      A(3) => \tmp_product_i_14__1_n_2\,
      A(2) => \tmp_product_i_15__1_n_2\,
      A(1) => \tmp_product_i_16__1_n_2\,
      A(0) => \tmp_product_i_17__1_n_2\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in_a_store_data_4_q0(31),
      B(16) => in_a_store_data_4_q0(31),
      B(15) => in_a_store_data_4_q0(31),
      B(14 downto 0) => in_a_store_data_4_q0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => \tmp_product__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => grp_fu_399_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_60,
      P(46) => tmp_product_n_61,
      P(45) => tmp_product_n_62,
      P(44) => tmp_product_n_63,
      P(43) => tmp_product_n_64,
      P(42) => tmp_product_n_65,
      P(41) => tmp_product_n_66,
      P(40) => tmp_product_n_67,
      P(39) => tmp_product_n_68,
      P(38) => tmp_product_n_69,
      P(37) => tmp_product_n_70,
      P(36) => tmp_product_n_71,
      P(35) => tmp_product_n_72,
      P(34) => tmp_product_n_73,
      P(33) => tmp_product_n_74,
      P(32) => tmp_product_n_75,
      P(31) => tmp_product_n_76,
      P(30) => tmp_product_n_77,
      P(29) => tmp_product_n_78,
      P(28) => tmp_product_n_79,
      P(27) => tmp_product_n_80,
      P(26) => tmp_product_n_81,
      P(25) => tmp_product_n_82,
      P(24) => tmp_product_n_83,
      P(23) => tmp_product_n_84,
      P(22) => tmp_product_n_85,
      P(21) => tmp_product_n_86,
      P(20) => tmp_product_n_87,
      P(19) => tmp_product_n_88,
      P(18) => tmp_product_n_89,
      P(17) => tmp_product_n_90,
      P(16) => tmp_product_n_91,
      P(15) => tmp_product_n_92,
      P(14) => tmp_product_n_93,
      P(13) => tmp_product_n_94,
      P(12) => tmp_product_n_95,
      P(11) => tmp_product_n_96,
      P(10) => tmp_product_n_97,
      P(9) => tmp_product_n_98,
      P(8) => tmp_product_n_99,
      P(7) => tmp_product_n_100,
      P(6) => tmp_product_n_101,
      P(5) => tmp_product_n_102,
      P(4) => tmp_product_n_103,
      P(3) => tmp_product_n_104,
      P(2) => tmp_product_n_105,
      P(1) => tmp_product_n_106,
      P(0) => tmp_product_n_107,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_108,
      PCOUT(46) => tmp_product_n_109,
      PCOUT(45) => tmp_product_n_110,
      PCOUT(44) => tmp_product_n_111,
      PCOUT(43) => tmp_product_n_112,
      PCOUT(42) => tmp_product_n_113,
      PCOUT(41) => tmp_product_n_114,
      PCOUT(40) => tmp_product_n_115,
      PCOUT(39) => tmp_product_n_116,
      PCOUT(38) => tmp_product_n_117,
      PCOUT(37) => tmp_product_n_118,
      PCOUT(36) => tmp_product_n_119,
      PCOUT(35) => tmp_product_n_120,
      PCOUT(34) => tmp_product_n_121,
      PCOUT(33) => tmp_product_n_122,
      PCOUT(32) => tmp_product_n_123,
      PCOUT(31) => tmp_product_n_124,
      PCOUT(30) => tmp_product_n_125,
      PCOUT(29) => tmp_product_n_126,
      PCOUT(28) => tmp_product_n_127,
      PCOUT(27) => tmp_product_n_128,
      PCOUT(26) => tmp_product_n_129,
      PCOUT(25) => tmp_product_n_130,
      PCOUT(24) => tmp_product_n_131,
      PCOUT(23) => tmp_product_n_132,
      PCOUT(22) => tmp_product_n_133,
      PCOUT(21) => tmp_product_n_134,
      PCOUT(20) => tmp_product_n_135,
      PCOUT(19) => tmp_product_n_136,
      PCOUT(18) => tmp_product_n_137,
      PCOUT(17) => tmp_product_n_138,
      PCOUT(16) => tmp_product_n_139,
      PCOUT(15) => tmp_product_n_140,
      PCOUT(14) => tmp_product_n_141,
      PCOUT(13) => tmp_product_n_142,
      PCOUT(12) => tmp_product_n_143,
      PCOUT(11) => tmp_product_n_144,
      PCOUT(10) => tmp_product_n_145,
      PCOUT(9) => tmp_product_n_146,
      PCOUT(8) => tmp_product_n_147,
      PCOUT(7) => tmp_product_n_148,
      PCOUT(6) => tmp_product_n_149,
      PCOUT(5) => tmp_product_n_150,
      PCOUT(4) => tmp_product_n_151,
      PCOUT(3) => tmp_product_n_152,
      PCOUT(2) => tmp_product_n_153,
      PCOUT(1) => tmp_product_n_154,
      PCOUT(0) => tmp_product_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in_a_store_data_4_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \tmp_product_i_1__1_n_2\,
      B(15) => \tmp_product_i_2__1_n_2\,
      B(14) => \tmp_product_i_3__1_n_2\,
      B(13) => \tmp_product_i_4__1_n_2\,
      B(12) => \tmp_product_i_5__1_n_2\,
      B(11) => \tmp_product_i_6__1_n_2\,
      B(10) => \tmp_product_i_7__1_n_2\,
      B(9) => \tmp_product_i_8__1_n_2\,
      B(8) => \tmp_product_i_9__1_n_2\,
      B(7) => \tmp_product_i_10__1_n_2\,
      B(6) => \tmp_product_i_11__1_n_2\,
      B(5) => \tmp_product_i_12__1_n_2\,
      B(4) => \tmp_product_i_13__1_n_2\,
      B(3) => \tmp_product_i_14__1_n_2\,
      B(2) => \tmp_product_i_15__1_n_2\,
      B(1) => \tmp_product_i_16__1_n_2\,
      B(0) => \tmp_product_i_17__1_n_2\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => \tmp_product__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_60\,
      P(46) => \tmp_product__0_n_61\,
      P(45) => \tmp_product__0_n_62\,
      P(44) => \tmp_product__0_n_63\,
      P(43) => \tmp_product__0_n_64\,
      P(42) => \tmp_product__0_n_65\,
      P(41) => \tmp_product__0_n_66\,
      P(40) => \tmp_product__0_n_67\,
      P(39) => \tmp_product__0_n_68\,
      P(38) => \tmp_product__0_n_69\,
      P(37) => \tmp_product__0_n_70\,
      P(36) => \tmp_product__0_n_71\,
      P(35) => \tmp_product__0_n_72\,
      P(34) => \tmp_product__0_n_73\,
      P(33) => \tmp_product__0_n_74\,
      P(32) => \tmp_product__0_n_75\,
      P(31) => \tmp_product__0_n_76\,
      P(30) => \tmp_product__0_n_77\,
      P(29) => \tmp_product__0_n_78\,
      P(28) => \tmp_product__0_n_79\,
      P(27) => \tmp_product__0_n_80\,
      P(26) => \tmp_product__0_n_81\,
      P(25) => \tmp_product__0_n_82\,
      P(24) => \tmp_product__0_n_83\,
      P(23) => \tmp_product__0_n_84\,
      P(22) => \tmp_product__0_n_85\,
      P(21) => \tmp_product__0_n_86\,
      P(20) => \tmp_product__0_n_87\,
      P(19) => \tmp_product__0_n_88\,
      P(18) => \tmp_product__0_n_89\,
      P(17) => \tmp_product__0_n_90\,
      P(16) => \tmp_product__0_n_91\,
      P(15) => \tmp_product__0_n_92\,
      P(14) => \tmp_product__0_n_93\,
      P(13) => \tmp_product__0_n_94\,
      P(12) => \tmp_product__0_n_95\,
      P(11) => \tmp_product__0_n_96\,
      P(10) => \tmp_product__0_n_97\,
      P(9) => \tmp_product__0_n_98\,
      P(8) => \tmp_product__0_n_99\,
      P(7) => \tmp_product__0_n_100\,
      P(6) => \tmp_product__0_n_101\,
      P(5) => \tmp_product__0_n_102\,
      P(4) => \tmp_product__0_n_103\,
      P(3) => \tmp_product__0_n_104\,
      P(2) => \tmp_product__0_n_105\,
      P(1) => \tmp_product__0_n_106\,
      P(0) => \tmp_product__0_n_107\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_108\,
      PCOUT(46) => \tmp_product__0_n_109\,
      PCOUT(45) => \tmp_product__0_n_110\,
      PCOUT(44) => \tmp_product__0_n_111\,
      PCOUT(43) => \tmp_product__0_n_112\,
      PCOUT(42) => \tmp_product__0_n_113\,
      PCOUT(41) => \tmp_product__0_n_114\,
      PCOUT(40) => \tmp_product__0_n_115\,
      PCOUT(39) => \tmp_product__0_n_116\,
      PCOUT(38) => \tmp_product__0_n_117\,
      PCOUT(37) => \tmp_product__0_n_118\,
      PCOUT(36) => \tmp_product__0_n_119\,
      PCOUT(35) => \tmp_product__0_n_120\,
      PCOUT(34) => \tmp_product__0_n_121\,
      PCOUT(33) => \tmp_product__0_n_122\,
      PCOUT(32) => \tmp_product__0_n_123\,
      PCOUT(31) => \tmp_product__0_n_124\,
      PCOUT(30) => \tmp_product__0_n_125\,
      PCOUT(29) => \tmp_product__0_n_126\,
      PCOUT(28) => \tmp_product__0_n_127\,
      PCOUT(27) => \tmp_product__0_n_128\,
      PCOUT(26) => \tmp_product__0_n_129\,
      PCOUT(25) => \tmp_product__0_n_130\,
      PCOUT(24) => \tmp_product__0_n_131\,
      PCOUT(23) => \tmp_product__0_n_132\,
      PCOUT(22) => \tmp_product__0_n_133\,
      PCOUT(21) => \tmp_product__0_n_134\,
      PCOUT(20) => \tmp_product__0_n_135\,
      PCOUT(19) => \tmp_product__0_n_136\,
      PCOUT(18) => \tmp_product__0_n_137\,
      PCOUT(17) => \tmp_product__0_n_138\,
      PCOUT(16) => \tmp_product__0_n_139\,
      PCOUT(15) => \tmp_product__0_n_140\,
      PCOUT(14) => \tmp_product__0_n_141\,
      PCOUT(13) => \tmp_product__0_n_142\,
      PCOUT(12) => \tmp_product__0_n_143\,
      PCOUT(11) => \tmp_product__0_n_144\,
      PCOUT(10) => \tmp_product__0_n_145\,
      PCOUT(9) => \tmp_product__0_n_146\,
      PCOUT(8) => \tmp_product__0_n_147\,
      PCOUT(7) => \tmp_product__0_n_148\,
      PCOUT(6) => \tmp_product__0_n_149\,
      PCOUT(5) => \tmp_product__0_n_150\,
      PCOUT(4) => \tmp_product__0_n_151\,
      PCOUT(3) => \tmp_product__0_n_152\,
      PCOUT(2) => \tmp_product__0_n_153\,
      PCOUT(1) => \tmp_product__0_n_154\,
      PCOUT(0) => \tmp_product__0_n_155\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
\tmp_product_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_27__1_n_2\,
      I4 => buff0_reg_2(7),
      I5 => buff0_reg_3(7),
      O => \tmp_product_i_10__1_n_2\
    );
\tmp_product_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_28__1_n_2\,
      I4 => buff0_reg_2(6),
      I5 => buff0_reg_3(6),
      O => \tmp_product_i_11__1_n_2\
    );
\tmp_product_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_29__1_n_2\,
      I4 => buff0_reg_2(5),
      I5 => buff0_reg_3(5),
      O => \tmp_product_i_12__1_n_2\
    );
\tmp_product_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_30__1_n_2\,
      I4 => buff0_reg_2(4),
      I5 => buff0_reg_3(4),
      O => \tmp_product_i_13__1_n_2\
    );
\tmp_product_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_31__1_n_2\,
      I4 => buff0_reg_2(3),
      I5 => buff0_reg_3(3),
      O => \tmp_product_i_14__1_n_2\
    );
\tmp_product_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_32__1_n_2\,
      I4 => buff0_reg_2(2),
      I5 => buff0_reg_3(2),
      O => \tmp_product_i_15__1_n_2\
    );
\tmp_product_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_33__1_n_2\,
      I4 => buff0_reg_2(1),
      I5 => buff0_reg_3(1),
      O => \tmp_product_i_16__1_n_2\
    );
\tmp_product_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_34__1_n_2\,
      I4 => buff0_reg_2(0),
      I5 => buff0_reg_3(0),
      O => \tmp_product_i_17__1_n_2\
    );
\tmp_product_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(16),
      I2 => buff0_reg_5(16),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(16),
      O => \tmp_product_i_18__1_n_2\
    );
\tmp_product_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(15),
      I2 => buff0_reg_5(15),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(15),
      O => \tmp_product_i_19__1_n_2\
    );
\tmp_product_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_18__1_n_2\,
      I4 => buff0_reg_2(16),
      I5 => buff0_reg_3(16),
      O => \tmp_product_i_1__1_n_2\
    );
\tmp_product_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(14),
      I2 => buff0_reg_5(14),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(14),
      O => \tmp_product_i_20__1_n_2\
    );
\tmp_product_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(13),
      I2 => buff0_reg_5(13),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(13),
      O => \tmp_product_i_21__1_n_2\
    );
\tmp_product_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(12),
      I2 => buff0_reg_5(12),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(12),
      O => \tmp_product_i_22__1_n_2\
    );
\tmp_product_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(11),
      I2 => buff0_reg_5(11),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(11),
      O => \tmp_product_i_23__1_n_2\
    );
\tmp_product_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(10),
      I2 => buff0_reg_5(10),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(10),
      O => \tmp_product_i_24__1_n_2\
    );
\tmp_product_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(9),
      I2 => buff0_reg_5(9),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(9),
      O => \tmp_product_i_25__1_n_2\
    );
\tmp_product_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(8),
      I2 => buff0_reg_5(8),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(8),
      O => \tmp_product_i_26__1_n_2\
    );
\tmp_product_i_27__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(7),
      I2 => buff0_reg_5(7),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(7),
      O => \tmp_product_i_27__1_n_2\
    );
\tmp_product_i_28__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(6),
      I2 => buff0_reg_5(6),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(6),
      O => \tmp_product_i_28__1_n_2\
    );
\tmp_product_i_29__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(5),
      I2 => buff0_reg_5(5),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(5),
      O => \tmp_product_i_29__1_n_2\
    );
\tmp_product_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_19__1_n_2\,
      I4 => buff0_reg_2(15),
      I5 => buff0_reg_3(15),
      O => \tmp_product_i_2__1_n_2\
    );
\tmp_product_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(4),
      I2 => buff0_reg_5(4),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(4),
      O => \tmp_product_i_30__1_n_2\
    );
\tmp_product_i_31__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(3),
      I2 => buff0_reg_5(3),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(3),
      O => \tmp_product_i_31__1_n_2\
    );
\tmp_product_i_32__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(2),
      I2 => buff0_reg_5(2),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(2),
      O => \tmp_product_i_32__1_n_2\
    );
\tmp_product_i_33__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(1),
      I2 => buff0_reg_5(1),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(1),
      O => \tmp_product_i_33__1_n_2\
    );
\tmp_product_i_34__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(0),
      I2 => buff0_reg_5(0),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(0),
      O => \tmp_product_i_34__1_n_2\
    );
\tmp_product_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_20__1_n_2\,
      I4 => buff0_reg_2(14),
      I5 => buff0_reg_3(14),
      O => \tmp_product_i_3__1_n_2\
    );
\tmp_product_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_21__1_n_2\,
      I4 => buff0_reg_2(13),
      I5 => buff0_reg_3(13),
      O => \tmp_product_i_4__1_n_2\
    );
\tmp_product_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_22__1_n_2\,
      I4 => buff0_reg_2(12),
      I5 => buff0_reg_3(12),
      O => \tmp_product_i_5__1_n_2\
    );
\tmp_product_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_23__1_n_2\,
      I4 => buff0_reg_2(11),
      I5 => buff0_reg_3(11),
      O => \tmp_product_i_6__1_n_2\
    );
\tmp_product_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_24__1_n_2\,
      I4 => buff0_reg_2(10),
      I5 => buff0_reg_3(10),
      O => \tmp_product_i_7__1_n_2\
    );
\tmp_product_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_25__1_n_2\,
      I4 => buff0_reg_2(9),
      I5 => buff0_reg_3(9),
      O => \tmp_product_i_8__1_n_2\
    );
\tmp_product_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_26__1_n_2\,
      I4 => buff0_reg_2(8),
      I5 => buff0_reg_3(8),
      O => \tmp_product_i_9__1_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_12 is
  port (
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    grp_fu_399_ce : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    in_a_store_data_3_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    \tmp_product__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    result_TREADY_int_regslice : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_fu_411_p11 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_fu_411_p113_out : in STD_LOGIC;
    buff0_reg_6 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_12 : entity is "array_mult_mul_32s_32s_32_2_1";
end main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_12;

architecture STRUCTURE of main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_12 is
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \buff0_reg[16]__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_10__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_11__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_12__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_13__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_14__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_15__3_n_2\ : STD_LOGIC;
  signal buff0_reg_i_16_n_2 : STD_LOGIC;
  signal buff0_reg_i_17_n_2 : STD_LOGIC;
  signal buff0_reg_i_18_n_2 : STD_LOGIC;
  signal buff0_reg_i_19_n_2 : STD_LOGIC;
  signal \buff0_reg_i_1__3_n_2\ : STD_LOGIC;
  signal buff0_reg_i_20_n_2 : STD_LOGIC;
  signal buff0_reg_i_21_n_2 : STD_LOGIC;
  signal buff0_reg_i_22_n_2 : STD_LOGIC;
  signal buff0_reg_i_23_n_2 : STD_LOGIC;
  signal buff0_reg_i_24_n_2 : STD_LOGIC;
  signal buff0_reg_i_25_n_2 : STD_LOGIC;
  signal buff0_reg_i_26_n_2 : STD_LOGIC;
  signal buff0_reg_i_27_n_2 : STD_LOGIC;
  signal buff0_reg_i_28_n_2 : STD_LOGIC;
  signal buff0_reg_i_29_n_2 : STD_LOGIC;
  signal \buff0_reg_i_2__3_n_2\ : STD_LOGIC;
  signal buff0_reg_i_30_n_2 : STD_LOGIC;
  signal \buff0_reg_i_3__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_4__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_5__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_6__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_7__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_8__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_9__3_n_2\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \^grp_fu_399_ce\ : STD_LOGIC;
  signal \reg_427[19]_i_2_n_2\ : STD_LOGIC;
  signal \reg_427[19]_i_3_n_2\ : STD_LOGIC;
  signal \reg_427[19]_i_4_n_2\ : STD_LOGIC;
  signal \reg_427[23]_i_2_n_2\ : STD_LOGIC;
  signal \reg_427[23]_i_3_n_2\ : STD_LOGIC;
  signal \reg_427[23]_i_4_n_2\ : STD_LOGIC;
  signal \reg_427[23]_i_5_n_2\ : STD_LOGIC;
  signal \reg_427[27]_i_2_n_2\ : STD_LOGIC;
  signal \reg_427[27]_i_3_n_2\ : STD_LOGIC;
  signal \reg_427[27]_i_4_n_2\ : STD_LOGIC;
  signal \reg_427[27]_i_5_n_2\ : STD_LOGIC;
  signal \reg_427[31]_i_2_n_2\ : STD_LOGIC;
  signal \reg_427[31]_i_3_n_2\ : STD_LOGIC;
  signal \reg_427[31]_i_4_n_2\ : STD_LOGIC;
  signal \reg_427[31]_i_5_n_2\ : STD_LOGIC;
  signal \reg_427_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \reg_427_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \reg_427_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \reg_427_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \reg_427_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \reg_427_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \reg_427_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \reg_427_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \reg_427_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \reg_427_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \reg_427_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \reg_427_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \reg_427_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \reg_427_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \reg_427_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product_i_10__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_11__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_12__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_13__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_14__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_15__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_16__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_17__3_n_2\ : STD_LOGIC;
  signal tmp_product_i_18_n_2 : STD_LOGIC;
  signal tmp_product_i_19_n_2 : STD_LOGIC;
  signal \tmp_product_i_1__3_n_2\ : STD_LOGIC;
  signal tmp_product_i_20_n_2 : STD_LOGIC;
  signal tmp_product_i_21_n_2 : STD_LOGIC;
  signal tmp_product_i_22_n_2 : STD_LOGIC;
  signal tmp_product_i_23_n_2 : STD_LOGIC;
  signal tmp_product_i_24_n_2 : STD_LOGIC;
  signal tmp_product_i_25_n_2 : STD_LOGIC;
  signal tmp_product_i_26_n_2 : STD_LOGIC;
  signal tmp_product_i_27_n_2 : STD_LOGIC;
  signal tmp_product_i_28_n_2 : STD_LOGIC;
  signal tmp_product_i_29_n_2 : STD_LOGIC;
  signal \tmp_product_i_2__3_n_2\ : STD_LOGIC;
  signal tmp_product_i_30_n_2 : STD_LOGIC;
  signal tmp_product_i_31_n_2 : STD_LOGIC;
  signal tmp_product_i_32_n_2 : STD_LOGIC;
  signal tmp_product_i_33_n_2 : STD_LOGIC;
  signal tmp_product_i_34_n_2 : STD_LOGIC;
  signal \tmp_product_i_3__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_4__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_5__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_6__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_7__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_8__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_9__3_n_2\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_reg_427_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \reg_427_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_427_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_427_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_427_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
  \ap_CS_fsm_reg[0]\ <= \^ap_cs_fsm_reg[0]\;
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  grp_fu_399_ce <= \^grp_fu_399_ce\;
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in_a_store_data_3_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg_i_1__3_n_2\,
      B(16) => \buff0_reg_i_1__3_n_2\,
      B(15) => \buff0_reg_i_1__3_n_2\,
      B(14) => \buff0_reg_i_1__3_n_2\,
      B(13) => \buff0_reg_i_2__3_n_2\,
      B(12) => \buff0_reg_i_3__3_n_2\,
      B(11) => \buff0_reg_i_4__3_n_2\,
      B(10) => \buff0_reg_i_5__3_n_2\,
      B(9) => \buff0_reg_i_6__3_n_2\,
      B(8) => \buff0_reg_i_7__3_n_2\,
      B(7) => \buff0_reg_i_8__3_n_2\,
      B(6) => \buff0_reg_i_9__3_n_2\,
      B(5) => \buff0_reg_i_10__3_n_2\,
      B(4) => \buff0_reg_i_11__3_n_2\,
      B(3) => \buff0_reg_i_12__3_n_2\,
      B(2) => \buff0_reg_i_13__3_n_2\,
      B(1) => \buff0_reg_i_14__3_n_2\,
      B(0) => \buff0_reg_i_15__3_n_2\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_cs_fsm_reg[0]\,
      CEA2 => \^ap_cs_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^grp_fu_399_ce\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_60,
      P(46) => buff0_reg_n_61,
      P(45) => buff0_reg_n_62,
      P(44) => buff0_reg_n_63,
      P(43) => buff0_reg_n_64,
      P(42) => buff0_reg_n_65,
      P(41) => buff0_reg_n_66,
      P(40) => buff0_reg_n_67,
      P(39) => buff0_reg_n_68,
      P(38) => buff0_reg_n_69,
      P(37) => buff0_reg_n_70,
      P(36) => buff0_reg_n_71,
      P(35) => buff0_reg_n_72,
      P(34) => buff0_reg_n_73,
      P(33) => buff0_reg_n_74,
      P(32) => buff0_reg_n_75,
      P(31) => buff0_reg_n_76,
      P(30) => buff0_reg_n_77,
      P(29) => buff0_reg_n_78,
      P(28) => buff0_reg_n_79,
      P(27) => buff0_reg_n_80,
      P(26) => buff0_reg_n_81,
      P(25) => buff0_reg_n_82,
      P(24) => buff0_reg_n_83,
      P(23) => buff0_reg_n_84,
      P(22) => buff0_reg_n_85,
      P(21) => buff0_reg_n_86,
      P(20) => buff0_reg_n_87,
      P(19) => buff0_reg_n_88,
      P(18) => buff0_reg_n_89,
      P(17) => buff0_reg_n_90,
      P(16) => buff0_reg_n_91,
      P(15) => buff0_reg_n_92,
      P(14) => buff0_reg_n_93,
      P(13) => buff0_reg_n_94,
      P(12) => buff0_reg_n_95,
      P(11) => buff0_reg_n_96,
      P(10) => buff0_reg_n_97,
      P(9) => buff0_reg_n_98,
      P(8) => buff0_reg_n_99,
      P(7) => buff0_reg_n_100,
      P(6) => buff0_reg_n_101,
      P(5) => buff0_reg_n_102,
      P(4) => buff0_reg_n_103,
      P(3) => buff0_reg_n_104,
      P(2) => buff0_reg_n_105,
      P(1) => buff0_reg_n_106,
      P(0) => buff0_reg_n_107,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_108\,
      PCIN(46) => \tmp_product__0_n_109\,
      PCIN(45) => \tmp_product__0_n_110\,
      PCIN(44) => \tmp_product__0_n_111\,
      PCIN(43) => \tmp_product__0_n_112\,
      PCIN(42) => \tmp_product__0_n_113\,
      PCIN(41) => \tmp_product__0_n_114\,
      PCIN(40) => \tmp_product__0_n_115\,
      PCIN(39) => \tmp_product__0_n_116\,
      PCIN(38) => \tmp_product__0_n_117\,
      PCIN(37) => \tmp_product__0_n_118\,
      PCIN(36) => \tmp_product__0_n_119\,
      PCIN(35) => \tmp_product__0_n_120\,
      PCIN(34) => \tmp_product__0_n_121\,
      PCIN(33) => \tmp_product__0_n_122\,
      PCIN(32) => \tmp_product__0_n_123\,
      PCIN(31) => \tmp_product__0_n_124\,
      PCIN(30) => \tmp_product__0_n_125\,
      PCIN(29) => \tmp_product__0_n_126\,
      PCIN(28) => \tmp_product__0_n_127\,
      PCIN(27) => \tmp_product__0_n_128\,
      PCIN(26) => \tmp_product__0_n_129\,
      PCIN(25) => \tmp_product__0_n_130\,
      PCIN(24) => \tmp_product__0_n_131\,
      PCIN(23) => \tmp_product__0_n_132\,
      PCIN(22) => \tmp_product__0_n_133\,
      PCIN(21) => \tmp_product__0_n_134\,
      PCIN(20) => \tmp_product__0_n_135\,
      PCIN(19) => \tmp_product__0_n_136\,
      PCIN(18) => \tmp_product__0_n_137\,
      PCIN(17) => \tmp_product__0_n_138\,
      PCIN(16) => \tmp_product__0_n_139\,
      PCIN(15) => \tmp_product__0_n_140\,
      PCIN(14) => \tmp_product__0_n_141\,
      PCIN(13) => \tmp_product__0_n_142\,
      PCIN(12) => \tmp_product__0_n_143\,
      PCIN(11) => \tmp_product__0_n_144\,
      PCIN(10) => \tmp_product__0_n_145\,
      PCIN(9) => \tmp_product__0_n_146\,
      PCIN(8) => \tmp_product__0_n_147\,
      PCIN(7) => \tmp_product__0_n_148\,
      PCIN(6) => \tmp_product__0_n_149\,
      PCIN(5) => \tmp_product__0_n_150\,
      PCIN(4) => \tmp_product__0_n_151\,
      PCIN(3) => \tmp_product__0_n_152\,
      PCIN(2) => \tmp_product__0_n_153\,
      PCIN(1) => \tmp_product__0_n_154\,
      PCIN(0) => \tmp_product__0_n_155\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_107\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_97\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_96\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_95\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_94\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_93\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_92\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_91\,
      Q => \buff0_reg[16]__0_n_2\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_106\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_105\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_104\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_103\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_102\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_101\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_100\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_99\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_399_ce\,
      D => \tmp_product__0_n_98\,
      Q => D(9),
      R => '0'
    );
\buff0_reg_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_25_n_2,
      I4 => buff0_reg_2(22),
      I5 => buff0_reg_3(22),
      O => \buff0_reg_i_10__3_n_2\
    );
\buff0_reg_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_26_n_2,
      I4 => buff0_reg_2(21),
      I5 => buff0_reg_3(21),
      O => \buff0_reg_i_11__3_n_2\
    );
\buff0_reg_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_27_n_2,
      I4 => buff0_reg_2(20),
      I5 => buff0_reg_3(20),
      O => \buff0_reg_i_12__3_n_2\
    );
\buff0_reg_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_28_n_2,
      I4 => buff0_reg_2(19),
      I5 => buff0_reg_3(19),
      O => \buff0_reg_i_13__3_n_2\
    );
\buff0_reg_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_29_n_2,
      I4 => buff0_reg_2(18),
      I5 => buff0_reg_3(18),
      O => \buff0_reg_i_14__3_n_2\
    );
\buff0_reg_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_30_n_2,
      I4 => buff0_reg_2(17),
      I5 => buff0_reg_3(17),
      O => \buff0_reg_i_15__3_n_2\
    );
buff0_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(31),
      I2 => buff0_reg_5(31),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(31),
      O => buff0_reg_i_16_n_2
    );
buff0_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(30),
      I2 => buff0_reg_5(30),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(30),
      O => buff0_reg_i_17_n_2
    );
buff0_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(29),
      I2 => buff0_reg_5(29),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(29),
      O => buff0_reg_i_18_n_2
    );
buff0_reg_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(28),
      I2 => buff0_reg_5(28),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(28),
      O => buff0_reg_i_19_n_2
    );
\buff0_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_16_n_2,
      I4 => buff0_reg_2(31),
      I5 => buff0_reg_3(31),
      O => \buff0_reg_i_1__3_n_2\
    );
buff0_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(27),
      I2 => buff0_reg_5(27),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(27),
      O => buff0_reg_i_20_n_2
    );
buff0_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(26),
      I2 => buff0_reg_5(26),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(26),
      O => buff0_reg_i_21_n_2
    );
buff0_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(25),
      I2 => buff0_reg_5(25),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(25),
      O => buff0_reg_i_22_n_2
    );
buff0_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(24),
      I2 => buff0_reg_5(24),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(24),
      O => buff0_reg_i_23_n_2
    );
buff0_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(23),
      I2 => buff0_reg_5(23),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(23),
      O => buff0_reg_i_24_n_2
    );
buff0_reg_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(22),
      I2 => buff0_reg_5(22),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(22),
      O => buff0_reg_i_25_n_2
    );
buff0_reg_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(21),
      I2 => buff0_reg_5(21),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(21),
      O => buff0_reg_i_26_n_2
    );
buff0_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(20),
      I2 => buff0_reg_5(20),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(20),
      O => buff0_reg_i_27_n_2
    );
buff0_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(19),
      I2 => buff0_reg_5(19),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(19),
      O => buff0_reg_i_28_n_2
    );
buff0_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(18),
      I2 => buff0_reg_5(18),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(18),
      O => buff0_reg_i_29_n_2
    );
\buff0_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_17_n_2,
      I4 => buff0_reg_2(30),
      I5 => buff0_reg_3(30),
      O => \buff0_reg_i_2__3_n_2\
    );
buff0_reg_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(17),
      I2 => buff0_reg_5(17),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(17),
      O => buff0_reg_i_30_n_2
    );
\buff0_reg_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_18_n_2,
      I4 => buff0_reg_2(29),
      I5 => buff0_reg_3(29),
      O => \buff0_reg_i_3__3_n_2\
    );
\buff0_reg_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_19_n_2,
      I4 => buff0_reg_2(28),
      I5 => buff0_reg_3(28),
      O => \buff0_reg_i_4__3_n_2\
    );
\buff0_reg_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_20_n_2,
      I4 => buff0_reg_2(27),
      I5 => buff0_reg_3(27),
      O => \buff0_reg_i_5__3_n_2\
    );
\buff0_reg_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_21_n_2,
      I4 => buff0_reg_2(26),
      I5 => buff0_reg_3(26),
      O => \buff0_reg_i_6__3_n_2\
    );
\buff0_reg_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_22_n_2,
      I4 => buff0_reg_2(25),
      I5 => buff0_reg_3(25),
      O => \buff0_reg_i_7__3_n_2\
    );
\buff0_reg_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_23_n_2,
      I4 => buff0_reg_2(24),
      I5 => buff0_reg_3(24),
      O => \buff0_reg_i_8__3_n_2\
    );
\buff0_reg_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => buff0_reg_i_24_n_2,
      I4 => buff0_reg_2(23),
      I5 => buff0_reg_3(23),
      O => \buff0_reg_i_9__3_n_2\
    );
\i_reg_693[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => \tmp_product__0_0\(1),
      I2 => result_TREADY_int_regslice,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\reg_427[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \reg_427[19]_i_2_n_2\
    );
\reg_427[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_106,
      I1 => tmp_product_n_106,
      O => \reg_427[19]_i_3_n_2\
    );
\reg_427[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_107,
      I1 => tmp_product_n_107,
      O => \reg_427[19]_i_4_n_2\
    );
\reg_427[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \reg_427[23]_i_2_n_2\
    );
\reg_427[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \reg_427[23]_i_3_n_2\
    );
\reg_427[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \reg_427[23]_i_4_n_2\
    );
\reg_427[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \reg_427[23]_i_5_n_2\
    );
\reg_427[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \reg_427[27]_i_2_n_2\
    );
\reg_427[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \reg_427[27]_i_3_n_2\
    );
\reg_427[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \reg_427[27]_i_4_n_2\
    );
\reg_427[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \reg_427[27]_i_5_n_2\
    );
\reg_427[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \reg_427[31]_i_2_n_2\
    );
\reg_427[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \reg_427[31]_i_3_n_2\
    );
\reg_427[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \reg_427[31]_i_4_n_2\
    );
\reg_427[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \reg_427[31]_i_5_n_2\
    );
\reg_427_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_427_reg[19]_i_1_n_2\,
      CO(2) => \reg_427_reg[19]_i_1_n_3\,
      CO(1) => \reg_427_reg[19]_i_1_n_4\,
      CO(0) => \reg_427_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_105,
      DI(2) => buff0_reg_n_106,
      DI(1) => buff0_reg_n_107,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \reg_427[19]_i_2_n_2\,
      S(2) => \reg_427[19]_i_3_n_2\,
      S(1) => \reg_427[19]_i_4_n_2\,
      S(0) => \buff0_reg[16]__0_n_2\
    );
\reg_427_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_427_reg[19]_i_1_n_2\,
      CO(3) => \reg_427_reg[23]_i_1_n_2\,
      CO(2) => \reg_427_reg[23]_i_1_n_3\,
      CO(1) => \reg_427_reg[23]_i_1_n_4\,
      CO(0) => \reg_427_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_101,
      DI(2) => buff0_reg_n_102,
      DI(1) => buff0_reg_n_103,
      DI(0) => buff0_reg_n_104,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \reg_427[23]_i_2_n_2\,
      S(2) => \reg_427[23]_i_3_n_2\,
      S(1) => \reg_427[23]_i_4_n_2\,
      S(0) => \reg_427[23]_i_5_n_2\
    );
\reg_427_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_427_reg[23]_i_1_n_2\,
      CO(3) => \reg_427_reg[27]_i_1_n_2\,
      CO(2) => \reg_427_reg[27]_i_1_n_3\,
      CO(1) => \reg_427_reg[27]_i_1_n_4\,
      CO(0) => \reg_427_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_97,
      DI(2) => buff0_reg_n_98,
      DI(1) => buff0_reg_n_99,
      DI(0) => buff0_reg_n_100,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \reg_427[27]_i_2_n_2\,
      S(2) => \reg_427[27]_i_3_n_2\,
      S(1) => \reg_427[27]_i_4_n_2\,
      S(0) => \reg_427[27]_i_5_n_2\
    );
\reg_427_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_427_reg[27]_i_1_n_2\,
      CO(3) => \NLW_reg_427_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \reg_427_reg[31]_i_1_n_3\,
      CO(1) => \reg_427_reg[31]_i_1_n_4\,
      CO(0) => \reg_427_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_94,
      DI(1) => buff0_reg_n_95,
      DI(0) => buff0_reg_n_96,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \reg_427[31]_i_2_n_2\,
      S(2) => \reg_427[31]_i_3_n_2\,
      S(1) => \reg_427[31]_i_4_n_2\,
      S(0) => \reg_427[31]_i_5_n_2\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \tmp_product_i_1__3_n_2\,
      A(15) => \tmp_product_i_2__3_n_2\,
      A(14) => \tmp_product_i_3__3_n_2\,
      A(13) => \tmp_product_i_4__3_n_2\,
      A(12) => \tmp_product_i_5__3_n_2\,
      A(11) => \tmp_product_i_6__3_n_2\,
      A(10) => \tmp_product_i_7__3_n_2\,
      A(9) => \tmp_product_i_8__3_n_2\,
      A(8) => \tmp_product_i_9__3_n_2\,
      A(7) => \tmp_product_i_10__3_n_2\,
      A(6) => \tmp_product_i_11__3_n_2\,
      A(5) => \tmp_product_i_12__3_n_2\,
      A(4) => \tmp_product_i_13__3_n_2\,
      A(3) => \tmp_product_i_14__3_n_2\,
      A(2) => \tmp_product_i_15__3_n_2\,
      A(1) => \tmp_product_i_16__3_n_2\,
      A(0) => \tmp_product_i_17__3_n_2\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in_a_store_data_3_q0(31),
      B(16) => in_a_store_data_3_q0(31),
      B(15) => in_a_store_data_3_q0(31),
      B(14 downto 0) => in_a_store_data_3_q0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_cs_fsm_reg[0]\,
      CEB2 => \^ap_cs_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^grp_fu_399_ce\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_60,
      P(46) => tmp_product_n_61,
      P(45) => tmp_product_n_62,
      P(44) => tmp_product_n_63,
      P(43) => tmp_product_n_64,
      P(42) => tmp_product_n_65,
      P(41) => tmp_product_n_66,
      P(40) => tmp_product_n_67,
      P(39) => tmp_product_n_68,
      P(38) => tmp_product_n_69,
      P(37) => tmp_product_n_70,
      P(36) => tmp_product_n_71,
      P(35) => tmp_product_n_72,
      P(34) => tmp_product_n_73,
      P(33) => tmp_product_n_74,
      P(32) => tmp_product_n_75,
      P(31) => tmp_product_n_76,
      P(30) => tmp_product_n_77,
      P(29) => tmp_product_n_78,
      P(28) => tmp_product_n_79,
      P(27) => tmp_product_n_80,
      P(26) => tmp_product_n_81,
      P(25) => tmp_product_n_82,
      P(24) => tmp_product_n_83,
      P(23) => tmp_product_n_84,
      P(22) => tmp_product_n_85,
      P(21) => tmp_product_n_86,
      P(20) => tmp_product_n_87,
      P(19) => tmp_product_n_88,
      P(18) => tmp_product_n_89,
      P(17) => tmp_product_n_90,
      P(16) => tmp_product_n_91,
      P(15) => tmp_product_n_92,
      P(14) => tmp_product_n_93,
      P(13) => tmp_product_n_94,
      P(12) => tmp_product_n_95,
      P(11) => tmp_product_n_96,
      P(10) => tmp_product_n_97,
      P(9) => tmp_product_n_98,
      P(8) => tmp_product_n_99,
      P(7) => tmp_product_n_100,
      P(6) => tmp_product_n_101,
      P(5) => tmp_product_n_102,
      P(4) => tmp_product_n_103,
      P(3) => tmp_product_n_104,
      P(2) => tmp_product_n_105,
      P(1) => tmp_product_n_106,
      P(0) => tmp_product_n_107,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_108,
      PCOUT(46) => tmp_product_n_109,
      PCOUT(45) => tmp_product_n_110,
      PCOUT(44) => tmp_product_n_111,
      PCOUT(43) => tmp_product_n_112,
      PCOUT(42) => tmp_product_n_113,
      PCOUT(41) => tmp_product_n_114,
      PCOUT(40) => tmp_product_n_115,
      PCOUT(39) => tmp_product_n_116,
      PCOUT(38) => tmp_product_n_117,
      PCOUT(37) => tmp_product_n_118,
      PCOUT(36) => tmp_product_n_119,
      PCOUT(35) => tmp_product_n_120,
      PCOUT(34) => tmp_product_n_121,
      PCOUT(33) => tmp_product_n_122,
      PCOUT(32) => tmp_product_n_123,
      PCOUT(31) => tmp_product_n_124,
      PCOUT(30) => tmp_product_n_125,
      PCOUT(29) => tmp_product_n_126,
      PCOUT(28) => tmp_product_n_127,
      PCOUT(27) => tmp_product_n_128,
      PCOUT(26) => tmp_product_n_129,
      PCOUT(25) => tmp_product_n_130,
      PCOUT(24) => tmp_product_n_131,
      PCOUT(23) => tmp_product_n_132,
      PCOUT(22) => tmp_product_n_133,
      PCOUT(21) => tmp_product_n_134,
      PCOUT(20) => tmp_product_n_135,
      PCOUT(19) => tmp_product_n_136,
      PCOUT(18) => tmp_product_n_137,
      PCOUT(17) => tmp_product_n_138,
      PCOUT(16) => tmp_product_n_139,
      PCOUT(15) => tmp_product_n_140,
      PCOUT(14) => tmp_product_n_141,
      PCOUT(13) => tmp_product_n_142,
      PCOUT(12) => tmp_product_n_143,
      PCOUT(11) => tmp_product_n_144,
      PCOUT(10) => tmp_product_n_145,
      PCOUT(9) => tmp_product_n_146,
      PCOUT(8) => tmp_product_n_147,
      PCOUT(7) => tmp_product_n_148,
      PCOUT(6) => tmp_product_n_149,
      PCOUT(5) => tmp_product_n_150,
      PCOUT(4) => tmp_product_n_151,
      PCOUT(3) => tmp_product_n_152,
      PCOUT(2) => tmp_product_n_153,
      PCOUT(1) => tmp_product_n_154,
      PCOUT(0) => tmp_product_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in_a_store_data_3_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \tmp_product_i_1__3_n_2\,
      B(15) => \tmp_product_i_2__3_n_2\,
      B(14) => \tmp_product_i_3__3_n_2\,
      B(13) => \tmp_product_i_4__3_n_2\,
      B(12) => \tmp_product_i_5__3_n_2\,
      B(11) => \tmp_product_i_6__3_n_2\,
      B(10) => \tmp_product_i_7__3_n_2\,
      B(9) => \tmp_product_i_8__3_n_2\,
      B(8) => \tmp_product_i_9__3_n_2\,
      B(7) => \tmp_product_i_10__3_n_2\,
      B(6) => \tmp_product_i_11__3_n_2\,
      B(5) => \tmp_product_i_12__3_n_2\,
      B(4) => \tmp_product_i_13__3_n_2\,
      B(3) => \tmp_product_i_14__3_n_2\,
      B(2) => \tmp_product_i_15__3_n_2\,
      B(1) => \tmp_product_i_16__3_n_2\,
      B(0) => \tmp_product_i_17__3_n_2\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \^ap_cs_fsm_reg[0]\,
      CEA2 => \^ap_cs_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_60\,
      P(46) => \tmp_product__0_n_61\,
      P(45) => \tmp_product__0_n_62\,
      P(44) => \tmp_product__0_n_63\,
      P(43) => \tmp_product__0_n_64\,
      P(42) => \tmp_product__0_n_65\,
      P(41) => \tmp_product__0_n_66\,
      P(40) => \tmp_product__0_n_67\,
      P(39) => \tmp_product__0_n_68\,
      P(38) => \tmp_product__0_n_69\,
      P(37) => \tmp_product__0_n_70\,
      P(36) => \tmp_product__0_n_71\,
      P(35) => \tmp_product__0_n_72\,
      P(34) => \tmp_product__0_n_73\,
      P(33) => \tmp_product__0_n_74\,
      P(32) => \tmp_product__0_n_75\,
      P(31) => \tmp_product__0_n_76\,
      P(30) => \tmp_product__0_n_77\,
      P(29) => \tmp_product__0_n_78\,
      P(28) => \tmp_product__0_n_79\,
      P(27) => \tmp_product__0_n_80\,
      P(26) => \tmp_product__0_n_81\,
      P(25) => \tmp_product__0_n_82\,
      P(24) => \tmp_product__0_n_83\,
      P(23) => \tmp_product__0_n_84\,
      P(22) => \tmp_product__0_n_85\,
      P(21) => \tmp_product__0_n_86\,
      P(20) => \tmp_product__0_n_87\,
      P(19) => \tmp_product__0_n_88\,
      P(18) => \tmp_product__0_n_89\,
      P(17) => \tmp_product__0_n_90\,
      P(16) => \tmp_product__0_n_91\,
      P(15) => \tmp_product__0_n_92\,
      P(14) => \tmp_product__0_n_93\,
      P(13) => \tmp_product__0_n_94\,
      P(12) => \tmp_product__0_n_95\,
      P(11) => \tmp_product__0_n_96\,
      P(10) => \tmp_product__0_n_97\,
      P(9) => \tmp_product__0_n_98\,
      P(8) => \tmp_product__0_n_99\,
      P(7) => \tmp_product__0_n_100\,
      P(6) => \tmp_product__0_n_101\,
      P(5) => \tmp_product__0_n_102\,
      P(4) => \tmp_product__0_n_103\,
      P(3) => \tmp_product__0_n_104\,
      P(2) => \tmp_product__0_n_105\,
      P(1) => \tmp_product__0_n_106\,
      P(0) => \tmp_product__0_n_107\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_108\,
      PCOUT(46) => \tmp_product__0_n_109\,
      PCOUT(45) => \tmp_product__0_n_110\,
      PCOUT(44) => \tmp_product__0_n_111\,
      PCOUT(43) => \tmp_product__0_n_112\,
      PCOUT(42) => \tmp_product__0_n_113\,
      PCOUT(41) => \tmp_product__0_n_114\,
      PCOUT(40) => \tmp_product__0_n_115\,
      PCOUT(39) => \tmp_product__0_n_116\,
      PCOUT(38) => \tmp_product__0_n_117\,
      PCOUT(37) => \tmp_product__0_n_118\,
      PCOUT(36) => \tmp_product__0_n_119\,
      PCOUT(35) => \tmp_product__0_n_120\,
      PCOUT(34) => \tmp_product__0_n_121\,
      PCOUT(33) => \tmp_product__0_n_122\,
      PCOUT(32) => \tmp_product__0_n_123\,
      PCOUT(31) => \tmp_product__0_n_124\,
      PCOUT(30) => \tmp_product__0_n_125\,
      PCOUT(29) => \tmp_product__0_n_126\,
      PCOUT(28) => \tmp_product__0_n_127\,
      PCOUT(27) => \tmp_product__0_n_128\,
      PCOUT(26) => \tmp_product__0_n_129\,
      PCOUT(25) => \tmp_product__0_n_130\,
      PCOUT(24) => \tmp_product__0_n_131\,
      PCOUT(23) => \tmp_product__0_n_132\,
      PCOUT(22) => \tmp_product__0_n_133\,
      PCOUT(21) => \tmp_product__0_n_134\,
      PCOUT(20) => \tmp_product__0_n_135\,
      PCOUT(19) => \tmp_product__0_n_136\,
      PCOUT(18) => \tmp_product__0_n_137\,
      PCOUT(17) => \tmp_product__0_n_138\,
      PCOUT(16) => \tmp_product__0_n_139\,
      PCOUT(15) => \tmp_product__0_n_140\,
      PCOUT(14) => \tmp_product__0_n_141\,
      PCOUT(13) => \tmp_product__0_n_142\,
      PCOUT(12) => \tmp_product__0_n_143\,
      PCOUT(11) => \tmp_product__0_n_144\,
      PCOUT(10) => \tmp_product__0_n_145\,
      PCOUT(9) => \tmp_product__0_n_146\,
      PCOUT(8) => \tmp_product__0_n_147\,
      PCOUT(7) => \tmp_product__0_n_148\,
      PCOUT(6) => \tmp_product__0_n_149\,
      PCOUT(5) => \tmp_product__0_n_150\,
      PCOUT(4) => \tmp_product__0_n_151\,
      PCOUT(3) => \tmp_product__0_n_152\,
      PCOUT(2) => \tmp_product__0_n_153\,
      PCOUT(1) => \tmp_product__0_n_154\,
      PCOUT(0) => \tmp_product__0_n_155\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
tmp_product_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F0000000"
    )
        port map (
      I0 => buff0_reg_0,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \tmp_product__0_0\(0),
      I5 => \tmp_product__0_0\(1),
      O => \^ap_cs_fsm_reg[0]\
    );
\tmp_product_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_27_n_2,
      I4 => buff0_reg_2(7),
      I5 => buff0_reg_3(7),
      O => \tmp_product_i_10__3_n_2\
    );
\tmp_product_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_28_n_2,
      I4 => buff0_reg_2(6),
      I5 => buff0_reg_3(6),
      O => \tmp_product_i_11__3_n_2\
    );
\tmp_product_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_29_n_2,
      I4 => buff0_reg_2(5),
      I5 => buff0_reg_3(5),
      O => \tmp_product_i_12__3_n_2\
    );
\tmp_product_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_30_n_2,
      I4 => buff0_reg_2(4),
      I5 => buff0_reg_3(4),
      O => \tmp_product_i_13__3_n_2\
    );
\tmp_product_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_31_n_2,
      I4 => buff0_reg_2(3),
      I5 => buff0_reg_3(3),
      O => \tmp_product_i_14__3_n_2\
    );
\tmp_product_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_32_n_2,
      I4 => buff0_reg_2(2),
      I5 => buff0_reg_3(2),
      O => \tmp_product_i_15__3_n_2\
    );
\tmp_product_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_33_n_2,
      I4 => buff0_reg_2(1),
      I5 => buff0_reg_3(1),
      O => \tmp_product_i_16__3_n_2\
    );
\tmp_product_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_34_n_2,
      I4 => buff0_reg_2(0),
      I5 => buff0_reg_3(0),
      O => \tmp_product_i_17__3_n_2\
    );
tmp_product_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(16),
      I2 => buff0_reg_5(16),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(16),
      O => tmp_product_i_18_n_2
    );
tmp_product_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(15),
      I2 => buff0_reg_5(15),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(15),
      O => tmp_product_i_19_n_2
    );
\tmp_product_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_18_n_2,
      I4 => buff0_reg_2(16),
      I5 => buff0_reg_3(16),
      O => \tmp_product_i_1__3_n_2\
    );
tmp_product_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => Q(1),
      I1 => result_TREADY_int_regslice,
      I2 => \tmp_product__0_0\(1),
      I3 => buff0_reg_1,
      O => \^ap_cs_fsm_reg[1]\
    );
tmp_product_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(14),
      I2 => buff0_reg_5(14),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(14),
      O => tmp_product_i_20_n_2
    );
tmp_product_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(13),
      I2 => buff0_reg_5(13),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(13),
      O => tmp_product_i_21_n_2
    );
tmp_product_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(12),
      I2 => buff0_reg_5(12),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(12),
      O => tmp_product_i_22_n_2
    );
tmp_product_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(11),
      I2 => buff0_reg_5(11),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(11),
      O => tmp_product_i_23_n_2
    );
tmp_product_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(10),
      I2 => buff0_reg_5(10),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(10),
      O => tmp_product_i_24_n_2
    );
tmp_product_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(9),
      I2 => buff0_reg_5(9),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(9),
      O => tmp_product_i_25_n_2
    );
tmp_product_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(8),
      I2 => buff0_reg_5(8),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(8),
      O => tmp_product_i_26_n_2
    );
tmp_product_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(7),
      I2 => buff0_reg_5(7),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(7),
      O => tmp_product_i_27_n_2
    );
tmp_product_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(6),
      I2 => buff0_reg_5(6),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(6),
      O => tmp_product_i_28_n_2
    );
tmp_product_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(5),
      I2 => buff0_reg_5(5),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(5),
      O => tmp_product_i_29_n_2
    );
\tmp_product_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_19_n_2,
      I4 => buff0_reg_2(15),
      I5 => buff0_reg_3(15),
      O => \tmp_product_i_2__3_n_2\
    );
tmp_product_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0F0E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(4),
      O => \^grp_fu_399_ce\
    );
tmp_product_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(4),
      I2 => buff0_reg_5(4),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(4),
      O => tmp_product_i_30_n_2
    );
tmp_product_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(3),
      I2 => buff0_reg_5(3),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(3),
      O => tmp_product_i_31_n_2
    );
tmp_product_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(2),
      I2 => buff0_reg_5(2),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(2),
      O => tmp_product_i_32_n_2
    );
tmp_product_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(1),
      I2 => buff0_reg_5(1),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(1),
      O => tmp_product_i_33_n_2
    );
tmp_product_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(0),
      I2 => buff0_reg_5(0),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(0),
      O => tmp_product_i_34_n_2
    );
\tmp_product_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_20_n_2,
      I4 => buff0_reg_2(14),
      I5 => buff0_reg_3(14),
      O => \tmp_product_i_3__3_n_2\
    );
\tmp_product_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_21_n_2,
      I4 => buff0_reg_2(13),
      I5 => buff0_reg_3(13),
      O => \tmp_product_i_4__3_n_2\
    );
\tmp_product_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_22_n_2,
      I4 => buff0_reg_2(12),
      I5 => buff0_reg_3(12),
      O => \tmp_product_i_5__3_n_2\
    );
\tmp_product_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_23_n_2,
      I4 => buff0_reg_2(11),
      I5 => buff0_reg_3(11),
      O => \tmp_product_i_6__3_n_2\
    );
\tmp_product_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_24_n_2,
      I4 => buff0_reg_2(10),
      I5 => buff0_reg_3(10),
      O => \tmp_product_i_7__3_n_2\
    );
\tmp_product_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_25_n_2,
      I4 => buff0_reg_2(9),
      I5 => buff0_reg_3(9),
      O => \tmp_product_i_8__3_n_2\
    );
\tmp_product_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_26_n_2,
      I4 => buff0_reg_2(8),
      I5 => buff0_reg_3(8),
      O => \tmp_product_i_9__3_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_13 is
  port (
    grp_fu_411_p11 : out STD_LOGIC;
    grp_fu_411_p113_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    \tmp_product__0_0\ : in STD_LOGIC;
    grp_fu_399_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_a_store_data_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    buff0_reg_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_13 : entity is "array_mult_mul_32s_32s_32_2_1";
end main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_13;

architecture STRUCTURE of main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_13 is
  signal \buff0_reg[16]__0_n_2\ : STD_LOGIC;
  signal buff0_reg_i_10_n_2 : STD_LOGIC;
  signal buff0_reg_i_11_n_2 : STD_LOGIC;
  signal buff0_reg_i_12_n_2 : STD_LOGIC;
  signal buff0_reg_i_13_n_2 : STD_LOGIC;
  signal buff0_reg_i_14_n_2 : STD_LOGIC;
  signal buff0_reg_i_15_n_2 : STD_LOGIC;
  signal \buff0_reg_i_16__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_17__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_18__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_19__3_n_2\ : STD_LOGIC;
  signal buff0_reg_i_1_n_2 : STD_LOGIC;
  signal \buff0_reg_i_20__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_21__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_22__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_23__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_24__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_25__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_26__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_27__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_28__3_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_29__3_n_2\ : STD_LOGIC;
  signal buff0_reg_i_2_n_2 : STD_LOGIC;
  signal \buff0_reg_i_30__3_n_2\ : STD_LOGIC;
  signal buff0_reg_i_3_n_2 : STD_LOGIC;
  signal buff0_reg_i_4_n_2 : STD_LOGIC;
  signal buff0_reg_i_5_n_2 : STD_LOGIC;
  signal buff0_reg_i_6_n_2 : STD_LOGIC;
  signal buff0_reg_i_7_n_2 : STD_LOGIC;
  signal buff0_reg_i_8_n_2 : STD_LOGIC;
  signal buff0_reg_i_9_n_2 : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \^grp_fu_411_p11\ : STD_LOGIC;
  signal \^grp_fu_411_p113_out\ : STD_LOGIC;
  signal \reg_431[19]_i_2_n_2\ : STD_LOGIC;
  signal \reg_431[19]_i_3_n_2\ : STD_LOGIC;
  signal \reg_431[19]_i_4_n_2\ : STD_LOGIC;
  signal \reg_431[23]_i_2_n_2\ : STD_LOGIC;
  signal \reg_431[23]_i_3_n_2\ : STD_LOGIC;
  signal \reg_431[23]_i_4_n_2\ : STD_LOGIC;
  signal \reg_431[23]_i_5_n_2\ : STD_LOGIC;
  signal \reg_431[27]_i_2_n_2\ : STD_LOGIC;
  signal \reg_431[27]_i_3_n_2\ : STD_LOGIC;
  signal \reg_431[27]_i_4_n_2\ : STD_LOGIC;
  signal \reg_431[27]_i_5_n_2\ : STD_LOGIC;
  signal \reg_431[31]_i_3_n_2\ : STD_LOGIC;
  signal \reg_431[31]_i_4_n_2\ : STD_LOGIC;
  signal \reg_431[31]_i_5_n_2\ : STD_LOGIC;
  signal \reg_431[31]_i_6_n_2\ : STD_LOGIC;
  signal \reg_431_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \reg_431_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \reg_431_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \reg_431_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \reg_431_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \reg_431_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \reg_431_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \reg_431_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \reg_431_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \reg_431_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \reg_431_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \reg_431_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \reg_431_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \reg_431_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \reg_431_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_i_10_n_2 : STD_LOGIC;
  signal tmp_product_i_11_n_2 : STD_LOGIC;
  signal tmp_product_i_12_n_2 : STD_LOGIC;
  signal tmp_product_i_13_n_2 : STD_LOGIC;
  signal tmp_product_i_14_n_2 : STD_LOGIC;
  signal tmp_product_i_15_n_2 : STD_LOGIC;
  signal tmp_product_i_16_n_2 : STD_LOGIC;
  signal tmp_product_i_17_n_2 : STD_LOGIC;
  signal \tmp_product_i_18__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_19__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_20__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_22__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_23__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_24__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_25__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_26__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_27__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_28__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_29__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_30__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_31__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_32__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_33__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_34__3_n_2\ : STD_LOGIC;
  signal tmp_product_i_35_n_2 : STD_LOGIC;
  signal tmp_product_i_36_n_2 : STD_LOGIC;
  signal tmp_product_i_37_n_2 : STD_LOGIC;
  signal tmp_product_i_38_n_2 : STD_LOGIC;
  signal tmp_product_i_4_n_2 : STD_LOGIC;
  signal tmp_product_i_5_n_2 : STD_LOGIC;
  signal tmp_product_i_6_n_2 : STD_LOGIC;
  signal tmp_product_i_7_n_2 : STD_LOGIC;
  signal tmp_product_i_8_n_2 : STD_LOGIC;
  signal tmp_product_i_9_n_2 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_reg_431_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \reg_431_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_431_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_431_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_431_reg[31]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
  grp_fu_411_p11 <= \^grp_fu_411_p11\;
  grp_fu_411_p113_out <= \^grp_fu_411_p113_out\;
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in_a_store_data_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => buff0_reg_i_1_n_2,
      B(16) => buff0_reg_i_1_n_2,
      B(15) => buff0_reg_i_1_n_2,
      B(14) => buff0_reg_i_1_n_2,
      B(13) => buff0_reg_i_2_n_2,
      B(12) => buff0_reg_i_3_n_2,
      B(11) => buff0_reg_i_4_n_2,
      B(10) => buff0_reg_i_5_n_2,
      B(9) => buff0_reg_i_6_n_2,
      B(8) => buff0_reg_i_7_n_2,
      B(7) => buff0_reg_i_8_n_2,
      B(6) => buff0_reg_i_9_n_2,
      B(5) => buff0_reg_i_10_n_2,
      B(4) => buff0_reg_i_11_n_2,
      B(3) => buff0_reg_i_12_n_2,
      B(2) => buff0_reg_i_13_n_2,
      B(1) => buff0_reg_i_14_n_2,
      B(0) => buff0_reg_i_15_n_2,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => \tmp_product__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => grp_fu_399_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_60,
      P(46) => buff0_reg_n_61,
      P(45) => buff0_reg_n_62,
      P(44) => buff0_reg_n_63,
      P(43) => buff0_reg_n_64,
      P(42) => buff0_reg_n_65,
      P(41) => buff0_reg_n_66,
      P(40) => buff0_reg_n_67,
      P(39) => buff0_reg_n_68,
      P(38) => buff0_reg_n_69,
      P(37) => buff0_reg_n_70,
      P(36) => buff0_reg_n_71,
      P(35) => buff0_reg_n_72,
      P(34) => buff0_reg_n_73,
      P(33) => buff0_reg_n_74,
      P(32) => buff0_reg_n_75,
      P(31) => buff0_reg_n_76,
      P(30) => buff0_reg_n_77,
      P(29) => buff0_reg_n_78,
      P(28) => buff0_reg_n_79,
      P(27) => buff0_reg_n_80,
      P(26) => buff0_reg_n_81,
      P(25) => buff0_reg_n_82,
      P(24) => buff0_reg_n_83,
      P(23) => buff0_reg_n_84,
      P(22) => buff0_reg_n_85,
      P(21) => buff0_reg_n_86,
      P(20) => buff0_reg_n_87,
      P(19) => buff0_reg_n_88,
      P(18) => buff0_reg_n_89,
      P(17) => buff0_reg_n_90,
      P(16) => buff0_reg_n_91,
      P(15) => buff0_reg_n_92,
      P(14) => buff0_reg_n_93,
      P(13) => buff0_reg_n_94,
      P(12) => buff0_reg_n_95,
      P(11) => buff0_reg_n_96,
      P(10) => buff0_reg_n_97,
      P(9) => buff0_reg_n_98,
      P(8) => buff0_reg_n_99,
      P(7) => buff0_reg_n_100,
      P(6) => buff0_reg_n_101,
      P(5) => buff0_reg_n_102,
      P(4) => buff0_reg_n_103,
      P(3) => buff0_reg_n_104,
      P(2) => buff0_reg_n_105,
      P(1) => buff0_reg_n_106,
      P(0) => buff0_reg_n_107,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_108\,
      PCIN(46) => \tmp_product__0_n_109\,
      PCIN(45) => \tmp_product__0_n_110\,
      PCIN(44) => \tmp_product__0_n_111\,
      PCIN(43) => \tmp_product__0_n_112\,
      PCIN(42) => \tmp_product__0_n_113\,
      PCIN(41) => \tmp_product__0_n_114\,
      PCIN(40) => \tmp_product__0_n_115\,
      PCIN(39) => \tmp_product__0_n_116\,
      PCIN(38) => \tmp_product__0_n_117\,
      PCIN(37) => \tmp_product__0_n_118\,
      PCIN(36) => \tmp_product__0_n_119\,
      PCIN(35) => \tmp_product__0_n_120\,
      PCIN(34) => \tmp_product__0_n_121\,
      PCIN(33) => \tmp_product__0_n_122\,
      PCIN(32) => \tmp_product__0_n_123\,
      PCIN(31) => \tmp_product__0_n_124\,
      PCIN(30) => \tmp_product__0_n_125\,
      PCIN(29) => \tmp_product__0_n_126\,
      PCIN(28) => \tmp_product__0_n_127\,
      PCIN(27) => \tmp_product__0_n_128\,
      PCIN(26) => \tmp_product__0_n_129\,
      PCIN(25) => \tmp_product__0_n_130\,
      PCIN(24) => \tmp_product__0_n_131\,
      PCIN(23) => \tmp_product__0_n_132\,
      PCIN(22) => \tmp_product__0_n_133\,
      PCIN(21) => \tmp_product__0_n_134\,
      PCIN(20) => \tmp_product__0_n_135\,
      PCIN(19) => \tmp_product__0_n_136\,
      PCIN(18) => \tmp_product__0_n_137\,
      PCIN(17) => \tmp_product__0_n_138\,
      PCIN(16) => \tmp_product__0_n_139\,
      PCIN(15) => \tmp_product__0_n_140\,
      PCIN(14) => \tmp_product__0_n_141\,
      PCIN(13) => \tmp_product__0_n_142\,
      PCIN(12) => \tmp_product__0_n_143\,
      PCIN(11) => \tmp_product__0_n_144\,
      PCIN(10) => \tmp_product__0_n_145\,
      PCIN(9) => \tmp_product__0_n_146\,
      PCIN(8) => \tmp_product__0_n_147\,
      PCIN(7) => \tmp_product__0_n_148\,
      PCIN(6) => \tmp_product__0_n_149\,
      PCIN(5) => \tmp_product__0_n_150\,
      PCIN(4) => \tmp_product__0_n_151\,
      PCIN(3) => \tmp_product__0_n_152\,
      PCIN(2) => \tmp_product__0_n_153\,
      PCIN(1) => \tmp_product__0_n_154\,
      PCIN(0) => \tmp_product__0_n_155\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_107\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_97\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_96\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_95\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_94\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_93\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_92\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_91\,
      Q => \buff0_reg[16]__0_n_2\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_106\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_105\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_104\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_103\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_102\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_101\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_100\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_99\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_98\,
      Q => D(9),
      R => '0'
    );
buff0_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_16__3_n_2\,
      I4 => buff0_reg_2(31),
      I5 => buff0_reg_3(31),
      O => buff0_reg_i_1_n_2
    );
buff0_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_25__3_n_2\,
      I4 => buff0_reg_2(22),
      I5 => buff0_reg_3(22),
      O => buff0_reg_i_10_n_2
    );
buff0_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_26__3_n_2\,
      I4 => buff0_reg_2(21),
      I5 => buff0_reg_3(21),
      O => buff0_reg_i_11_n_2
    );
buff0_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_27__3_n_2\,
      I4 => buff0_reg_2(20),
      I5 => buff0_reg_3(20),
      O => buff0_reg_i_12_n_2
    );
buff0_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_28__3_n_2\,
      I4 => buff0_reg_2(19),
      I5 => buff0_reg_3(19),
      O => buff0_reg_i_13_n_2
    );
buff0_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_29__3_n_2\,
      I4 => buff0_reg_2(18),
      I5 => buff0_reg_3(18),
      O => buff0_reg_i_14_n_2
    );
buff0_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_30__3_n_2\,
      I4 => buff0_reg_2(17),
      I5 => buff0_reg_3(17),
      O => buff0_reg_i_15_n_2
    );
\buff0_reg_i_16__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(31),
      I2 => buff0_reg_5(31),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(31),
      O => \buff0_reg_i_16__3_n_2\
    );
\buff0_reg_i_17__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(30),
      I2 => buff0_reg_5(30),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(30),
      O => \buff0_reg_i_17__3_n_2\
    );
\buff0_reg_i_18__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(29),
      I2 => buff0_reg_5(29),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(29),
      O => \buff0_reg_i_18__3_n_2\
    );
\buff0_reg_i_19__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(28),
      I2 => buff0_reg_5(28),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(28),
      O => \buff0_reg_i_19__3_n_2\
    );
buff0_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_17__3_n_2\,
      I4 => buff0_reg_2(30),
      I5 => buff0_reg_3(30),
      O => buff0_reg_i_2_n_2
    );
\buff0_reg_i_20__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(27),
      I2 => buff0_reg_5(27),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(27),
      O => \buff0_reg_i_20__3_n_2\
    );
\buff0_reg_i_21__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(26),
      I2 => buff0_reg_5(26),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(26),
      O => \buff0_reg_i_21__3_n_2\
    );
\buff0_reg_i_22__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(25),
      I2 => buff0_reg_5(25),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(25),
      O => \buff0_reg_i_22__3_n_2\
    );
\buff0_reg_i_23__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(24),
      I2 => buff0_reg_5(24),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(24),
      O => \buff0_reg_i_23__3_n_2\
    );
\buff0_reg_i_24__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(23),
      I2 => buff0_reg_5(23),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(23),
      O => \buff0_reg_i_24__3_n_2\
    );
\buff0_reg_i_25__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(22),
      I2 => buff0_reg_5(22),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(22),
      O => \buff0_reg_i_25__3_n_2\
    );
\buff0_reg_i_26__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(21),
      I2 => buff0_reg_5(21),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(21),
      O => \buff0_reg_i_26__3_n_2\
    );
\buff0_reg_i_27__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(20),
      I2 => buff0_reg_5(20),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(20),
      O => \buff0_reg_i_27__3_n_2\
    );
\buff0_reg_i_28__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(19),
      I2 => buff0_reg_5(19),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(19),
      O => \buff0_reg_i_28__3_n_2\
    );
\buff0_reg_i_29__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(18),
      I2 => buff0_reg_5(18),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(18),
      O => \buff0_reg_i_29__3_n_2\
    );
buff0_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_18__3_n_2\,
      I4 => buff0_reg_2(29),
      I5 => buff0_reg_3(29),
      O => buff0_reg_i_3_n_2
    );
\buff0_reg_i_30__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(17),
      I2 => buff0_reg_5(17),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(17),
      O => \buff0_reg_i_30__3_n_2\
    );
buff0_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_19__3_n_2\,
      I4 => buff0_reg_2(28),
      I5 => buff0_reg_3(28),
      O => buff0_reg_i_4_n_2
    );
buff0_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_20__3_n_2\,
      I4 => buff0_reg_2(27),
      I5 => buff0_reg_3(27),
      O => buff0_reg_i_5_n_2
    );
buff0_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_21__3_n_2\,
      I4 => buff0_reg_2(26),
      I5 => buff0_reg_3(26),
      O => buff0_reg_i_6_n_2
    );
buff0_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_22__3_n_2\,
      I4 => buff0_reg_2(25),
      I5 => buff0_reg_3(25),
      O => buff0_reg_i_7_n_2
    );
buff0_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_23__3_n_2\,
      I4 => buff0_reg_2(24),
      I5 => buff0_reg_3(24),
      O => buff0_reg_i_8_n_2
    );
buff0_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_24__3_n_2\,
      I4 => buff0_reg_2(23),
      I5 => buff0_reg_3(23),
      O => buff0_reg_i_9_n_2
    );
\reg_431[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \reg_431[19]_i_2_n_2\
    );
\reg_431[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_106,
      I1 => tmp_product_n_106,
      O => \reg_431[19]_i_3_n_2\
    );
\reg_431[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_107,
      I1 => tmp_product_n_107,
      O => \reg_431[19]_i_4_n_2\
    );
\reg_431[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \reg_431[23]_i_2_n_2\
    );
\reg_431[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \reg_431[23]_i_3_n_2\
    );
\reg_431[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \reg_431[23]_i_4_n_2\
    );
\reg_431[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \reg_431[23]_i_5_n_2\
    );
\reg_431[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \reg_431[27]_i_2_n_2\
    );
\reg_431[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \reg_431[27]_i_3_n_2\
    );
\reg_431[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \reg_431[27]_i_4_n_2\
    );
\reg_431[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \reg_431[27]_i_5_n_2\
    );
\reg_431[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \reg_431[31]_i_3_n_2\
    );
\reg_431[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \reg_431[31]_i_4_n_2\
    );
\reg_431[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \reg_431[31]_i_5_n_2\
    );
\reg_431[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \reg_431[31]_i_6_n_2\
    );
\reg_431_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_431_reg[19]_i_1_n_2\,
      CO(2) => \reg_431_reg[19]_i_1_n_3\,
      CO(1) => \reg_431_reg[19]_i_1_n_4\,
      CO(0) => \reg_431_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_105,
      DI(2) => buff0_reg_n_106,
      DI(1) => buff0_reg_n_107,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \reg_431[19]_i_2_n_2\,
      S(2) => \reg_431[19]_i_3_n_2\,
      S(1) => \reg_431[19]_i_4_n_2\,
      S(0) => \buff0_reg[16]__0_n_2\
    );
\reg_431_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_431_reg[19]_i_1_n_2\,
      CO(3) => \reg_431_reg[23]_i_1_n_2\,
      CO(2) => \reg_431_reg[23]_i_1_n_3\,
      CO(1) => \reg_431_reg[23]_i_1_n_4\,
      CO(0) => \reg_431_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_101,
      DI(2) => buff0_reg_n_102,
      DI(1) => buff0_reg_n_103,
      DI(0) => buff0_reg_n_104,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \reg_431[23]_i_2_n_2\,
      S(2) => \reg_431[23]_i_3_n_2\,
      S(1) => \reg_431[23]_i_4_n_2\,
      S(0) => \reg_431[23]_i_5_n_2\
    );
\reg_431_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_431_reg[23]_i_1_n_2\,
      CO(3) => \reg_431_reg[27]_i_1_n_2\,
      CO(2) => \reg_431_reg[27]_i_1_n_3\,
      CO(1) => \reg_431_reg[27]_i_1_n_4\,
      CO(0) => \reg_431_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_97,
      DI(2) => buff0_reg_n_98,
      DI(1) => buff0_reg_n_99,
      DI(0) => buff0_reg_n_100,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \reg_431[27]_i_2_n_2\,
      S(2) => \reg_431[27]_i_3_n_2\,
      S(1) => \reg_431[27]_i_4_n_2\,
      S(0) => \reg_431[27]_i_5_n_2\
    );
\reg_431_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_431_reg[27]_i_1_n_2\,
      CO(3) => \NLW_reg_431_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \reg_431_reg[31]_i_2_n_3\,
      CO(1) => \reg_431_reg[31]_i_2_n_4\,
      CO(0) => \reg_431_reg[31]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_94,
      DI(1) => buff0_reg_n_95,
      DI(0) => buff0_reg_n_96,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \reg_431[31]_i_3_n_2\,
      S(2) => \reg_431[31]_i_4_n_2\,
      S(1) => \reg_431[31]_i_5_n_2\,
      S(0) => \reg_431[31]_i_6_n_2\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => tmp_product_i_4_n_2,
      A(15) => tmp_product_i_5_n_2,
      A(14) => tmp_product_i_6_n_2,
      A(13) => tmp_product_i_7_n_2,
      A(12) => tmp_product_i_8_n_2,
      A(11) => tmp_product_i_9_n_2,
      A(10) => tmp_product_i_10_n_2,
      A(9) => tmp_product_i_11_n_2,
      A(8) => tmp_product_i_12_n_2,
      A(7) => tmp_product_i_13_n_2,
      A(6) => tmp_product_i_14_n_2,
      A(5) => tmp_product_i_15_n_2,
      A(4) => tmp_product_i_16_n_2,
      A(3) => tmp_product_i_17_n_2,
      A(2) => \tmp_product_i_18__3_n_2\,
      A(1) => \tmp_product_i_19__3_n_2\,
      A(0) => \tmp_product_i_20__3_n_2\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in_a_store_data_q0(31),
      B(16) => in_a_store_data_q0(31),
      B(15) => in_a_store_data_q0(31),
      B(14 downto 0) => in_a_store_data_q0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => \tmp_product__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => grp_fu_399_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_60,
      P(46) => tmp_product_n_61,
      P(45) => tmp_product_n_62,
      P(44) => tmp_product_n_63,
      P(43) => tmp_product_n_64,
      P(42) => tmp_product_n_65,
      P(41) => tmp_product_n_66,
      P(40) => tmp_product_n_67,
      P(39) => tmp_product_n_68,
      P(38) => tmp_product_n_69,
      P(37) => tmp_product_n_70,
      P(36) => tmp_product_n_71,
      P(35) => tmp_product_n_72,
      P(34) => tmp_product_n_73,
      P(33) => tmp_product_n_74,
      P(32) => tmp_product_n_75,
      P(31) => tmp_product_n_76,
      P(30) => tmp_product_n_77,
      P(29) => tmp_product_n_78,
      P(28) => tmp_product_n_79,
      P(27) => tmp_product_n_80,
      P(26) => tmp_product_n_81,
      P(25) => tmp_product_n_82,
      P(24) => tmp_product_n_83,
      P(23) => tmp_product_n_84,
      P(22) => tmp_product_n_85,
      P(21) => tmp_product_n_86,
      P(20) => tmp_product_n_87,
      P(19) => tmp_product_n_88,
      P(18) => tmp_product_n_89,
      P(17) => tmp_product_n_90,
      P(16) => tmp_product_n_91,
      P(15) => tmp_product_n_92,
      P(14) => tmp_product_n_93,
      P(13) => tmp_product_n_94,
      P(12) => tmp_product_n_95,
      P(11) => tmp_product_n_96,
      P(10) => tmp_product_n_97,
      P(9) => tmp_product_n_98,
      P(8) => tmp_product_n_99,
      P(7) => tmp_product_n_100,
      P(6) => tmp_product_n_101,
      P(5) => tmp_product_n_102,
      P(4) => tmp_product_n_103,
      P(3) => tmp_product_n_104,
      P(2) => tmp_product_n_105,
      P(1) => tmp_product_n_106,
      P(0) => tmp_product_n_107,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_108,
      PCOUT(46) => tmp_product_n_109,
      PCOUT(45) => tmp_product_n_110,
      PCOUT(44) => tmp_product_n_111,
      PCOUT(43) => tmp_product_n_112,
      PCOUT(42) => tmp_product_n_113,
      PCOUT(41) => tmp_product_n_114,
      PCOUT(40) => tmp_product_n_115,
      PCOUT(39) => tmp_product_n_116,
      PCOUT(38) => tmp_product_n_117,
      PCOUT(37) => tmp_product_n_118,
      PCOUT(36) => tmp_product_n_119,
      PCOUT(35) => tmp_product_n_120,
      PCOUT(34) => tmp_product_n_121,
      PCOUT(33) => tmp_product_n_122,
      PCOUT(32) => tmp_product_n_123,
      PCOUT(31) => tmp_product_n_124,
      PCOUT(30) => tmp_product_n_125,
      PCOUT(29) => tmp_product_n_126,
      PCOUT(28) => tmp_product_n_127,
      PCOUT(27) => tmp_product_n_128,
      PCOUT(26) => tmp_product_n_129,
      PCOUT(25) => tmp_product_n_130,
      PCOUT(24) => tmp_product_n_131,
      PCOUT(23) => tmp_product_n_132,
      PCOUT(22) => tmp_product_n_133,
      PCOUT(21) => tmp_product_n_134,
      PCOUT(20) => tmp_product_n_135,
      PCOUT(19) => tmp_product_n_136,
      PCOUT(18) => tmp_product_n_137,
      PCOUT(17) => tmp_product_n_138,
      PCOUT(16) => tmp_product_n_139,
      PCOUT(15) => tmp_product_n_140,
      PCOUT(14) => tmp_product_n_141,
      PCOUT(13) => tmp_product_n_142,
      PCOUT(12) => tmp_product_n_143,
      PCOUT(11) => tmp_product_n_144,
      PCOUT(10) => tmp_product_n_145,
      PCOUT(9) => tmp_product_n_146,
      PCOUT(8) => tmp_product_n_147,
      PCOUT(7) => tmp_product_n_148,
      PCOUT(6) => tmp_product_n_149,
      PCOUT(5) => tmp_product_n_150,
      PCOUT(4) => tmp_product_n_151,
      PCOUT(3) => tmp_product_n_152,
      PCOUT(2) => tmp_product_n_153,
      PCOUT(1) => tmp_product_n_154,
      PCOUT(0) => tmp_product_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in_a_store_data_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => tmp_product_i_4_n_2,
      B(15) => tmp_product_i_5_n_2,
      B(14) => tmp_product_i_6_n_2,
      B(13) => tmp_product_i_7_n_2,
      B(12) => tmp_product_i_8_n_2,
      B(11) => tmp_product_i_9_n_2,
      B(10) => tmp_product_i_10_n_2,
      B(9) => tmp_product_i_11_n_2,
      B(8) => tmp_product_i_12_n_2,
      B(7) => tmp_product_i_13_n_2,
      B(6) => tmp_product_i_14_n_2,
      B(5) => tmp_product_i_15_n_2,
      B(4) => tmp_product_i_16_n_2,
      B(3) => tmp_product_i_17_n_2,
      B(2) => \tmp_product_i_18__3_n_2\,
      B(1) => \tmp_product_i_19__3_n_2\,
      B(0) => \tmp_product_i_20__3_n_2\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => \tmp_product__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_60\,
      P(46) => \tmp_product__0_n_61\,
      P(45) => \tmp_product__0_n_62\,
      P(44) => \tmp_product__0_n_63\,
      P(43) => \tmp_product__0_n_64\,
      P(42) => \tmp_product__0_n_65\,
      P(41) => \tmp_product__0_n_66\,
      P(40) => \tmp_product__0_n_67\,
      P(39) => \tmp_product__0_n_68\,
      P(38) => \tmp_product__0_n_69\,
      P(37) => \tmp_product__0_n_70\,
      P(36) => \tmp_product__0_n_71\,
      P(35) => \tmp_product__0_n_72\,
      P(34) => \tmp_product__0_n_73\,
      P(33) => \tmp_product__0_n_74\,
      P(32) => \tmp_product__0_n_75\,
      P(31) => \tmp_product__0_n_76\,
      P(30) => \tmp_product__0_n_77\,
      P(29) => \tmp_product__0_n_78\,
      P(28) => \tmp_product__0_n_79\,
      P(27) => \tmp_product__0_n_80\,
      P(26) => \tmp_product__0_n_81\,
      P(25) => \tmp_product__0_n_82\,
      P(24) => \tmp_product__0_n_83\,
      P(23) => \tmp_product__0_n_84\,
      P(22) => \tmp_product__0_n_85\,
      P(21) => \tmp_product__0_n_86\,
      P(20) => \tmp_product__0_n_87\,
      P(19) => \tmp_product__0_n_88\,
      P(18) => \tmp_product__0_n_89\,
      P(17) => \tmp_product__0_n_90\,
      P(16) => \tmp_product__0_n_91\,
      P(15) => \tmp_product__0_n_92\,
      P(14) => \tmp_product__0_n_93\,
      P(13) => \tmp_product__0_n_94\,
      P(12) => \tmp_product__0_n_95\,
      P(11) => \tmp_product__0_n_96\,
      P(10) => \tmp_product__0_n_97\,
      P(9) => \tmp_product__0_n_98\,
      P(8) => \tmp_product__0_n_99\,
      P(7) => \tmp_product__0_n_100\,
      P(6) => \tmp_product__0_n_101\,
      P(5) => \tmp_product__0_n_102\,
      P(4) => \tmp_product__0_n_103\,
      P(3) => \tmp_product__0_n_104\,
      P(2) => \tmp_product__0_n_105\,
      P(1) => \tmp_product__0_n_106\,
      P(0) => \tmp_product__0_n_107\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_108\,
      PCOUT(46) => \tmp_product__0_n_109\,
      PCOUT(45) => \tmp_product__0_n_110\,
      PCOUT(44) => \tmp_product__0_n_111\,
      PCOUT(43) => \tmp_product__0_n_112\,
      PCOUT(42) => \tmp_product__0_n_113\,
      PCOUT(41) => \tmp_product__0_n_114\,
      PCOUT(40) => \tmp_product__0_n_115\,
      PCOUT(39) => \tmp_product__0_n_116\,
      PCOUT(38) => \tmp_product__0_n_117\,
      PCOUT(37) => \tmp_product__0_n_118\,
      PCOUT(36) => \tmp_product__0_n_119\,
      PCOUT(35) => \tmp_product__0_n_120\,
      PCOUT(34) => \tmp_product__0_n_121\,
      PCOUT(33) => \tmp_product__0_n_122\,
      PCOUT(32) => \tmp_product__0_n_123\,
      PCOUT(31) => \tmp_product__0_n_124\,
      PCOUT(30) => \tmp_product__0_n_125\,
      PCOUT(29) => \tmp_product__0_n_126\,
      PCOUT(28) => \tmp_product__0_n_127\,
      PCOUT(27) => \tmp_product__0_n_128\,
      PCOUT(26) => \tmp_product__0_n_129\,
      PCOUT(25) => \tmp_product__0_n_130\,
      PCOUT(24) => \tmp_product__0_n_131\,
      PCOUT(23) => \tmp_product__0_n_132\,
      PCOUT(22) => \tmp_product__0_n_133\,
      PCOUT(21) => \tmp_product__0_n_134\,
      PCOUT(20) => \tmp_product__0_n_135\,
      PCOUT(19) => \tmp_product__0_n_136\,
      PCOUT(18) => \tmp_product__0_n_137\,
      PCOUT(17) => \tmp_product__0_n_138\,
      PCOUT(16) => \tmp_product__0_n_139\,
      PCOUT(15) => \tmp_product__0_n_140\,
      PCOUT(14) => \tmp_product__0_n_141\,
      PCOUT(13) => \tmp_product__0_n_142\,
      PCOUT(12) => \tmp_product__0_n_143\,
      PCOUT(11) => \tmp_product__0_n_144\,
      PCOUT(10) => \tmp_product__0_n_145\,
      PCOUT(9) => \tmp_product__0_n_146\,
      PCOUT(8) => \tmp_product__0_n_147\,
      PCOUT(7) => \tmp_product__0_n_148\,
      PCOUT(6) => \tmp_product__0_n_149\,
      PCOUT(5) => \tmp_product__0_n_150\,
      PCOUT(4) => \tmp_product__0_n_151\,
      PCOUT(3) => \tmp_product__0_n_152\,
      PCOUT(2) => \tmp_product__0_n_153\,
      PCOUT(1) => \tmp_product__0_n_154\,
      PCOUT(0) => \tmp_product__0_n_155\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
tmp_product_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_28__3_n_2\,
      I4 => buff0_reg_2(10),
      I5 => buff0_reg_3(10),
      O => tmp_product_i_10_n_2
    );
tmp_product_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_29__3_n_2\,
      I4 => buff0_reg_2(9),
      I5 => buff0_reg_3(9),
      O => tmp_product_i_11_n_2
    );
tmp_product_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_30__3_n_2\,
      I4 => buff0_reg_2(8),
      I5 => buff0_reg_3(8),
      O => tmp_product_i_12_n_2
    );
tmp_product_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_31__3_n_2\,
      I4 => buff0_reg_2(7),
      I5 => buff0_reg_3(7),
      O => tmp_product_i_13_n_2
    );
tmp_product_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_32__3_n_2\,
      I4 => buff0_reg_2(6),
      I5 => buff0_reg_3(6),
      O => tmp_product_i_14_n_2
    );
tmp_product_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_33__3_n_2\,
      I4 => buff0_reg_2(5),
      I5 => buff0_reg_3(5),
      O => tmp_product_i_15_n_2
    );
tmp_product_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_34__3_n_2\,
      I4 => buff0_reg_2(4),
      I5 => buff0_reg_3(4),
      O => tmp_product_i_16_n_2
    );
tmp_product_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_35_n_2,
      I4 => buff0_reg_2(3),
      I5 => buff0_reg_3(3),
      O => tmp_product_i_17_n_2
    );
\tmp_product_i_18__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_36_n_2,
      I4 => buff0_reg_2(2),
      I5 => buff0_reg_3(2),
      O => \tmp_product_i_18__3_n_2\
    );
\tmp_product_i_19__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_37_n_2,
      I4 => buff0_reg_2(1),
      I5 => buff0_reg_3(1),
      O => \tmp_product_i_19__3_n_2\
    );
\tmp_product_i_20__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_38_n_2,
      I4 => buff0_reg_2(0),
      I5 => buff0_reg_3(0),
      O => \tmp_product_i_20__3_n_2\
    );
\tmp_product_i_22__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(16),
      I2 => buff0_reg_5(16),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(16),
      O => \tmp_product_i_22__3_n_2\
    );
\tmp_product_i_23__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(15),
      I2 => buff0_reg_5(15),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(15),
      O => \tmp_product_i_23__3_n_2\
    );
\tmp_product_i_24__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(14),
      I2 => buff0_reg_5(14),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(14),
      O => \tmp_product_i_24__3_n_2\
    );
\tmp_product_i_25__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(13),
      I2 => buff0_reg_5(13),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(13),
      O => \tmp_product_i_25__3_n_2\
    );
\tmp_product_i_26__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(12),
      I2 => buff0_reg_5(12),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(12),
      O => \tmp_product_i_26__3_n_2\
    );
\tmp_product_i_27__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(11),
      I2 => buff0_reg_5(11),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(11),
      O => \tmp_product_i_27__3_n_2\
    );
\tmp_product_i_28__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(10),
      I2 => buff0_reg_5(10),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(10),
      O => \tmp_product_i_28__3_n_2\
    );
\tmp_product_i_29__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(9),
      I2 => buff0_reg_5(9),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(9),
      O => \tmp_product_i_29__3_n_2\
    );
\tmp_product_i_30__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(8),
      I2 => buff0_reg_5(8),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(8),
      O => \tmp_product_i_30__3_n_2\
    );
\tmp_product_i_31__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(7),
      I2 => buff0_reg_5(7),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(7),
      O => \tmp_product_i_31__3_n_2\
    );
\tmp_product_i_32__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(6),
      I2 => buff0_reg_5(6),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(6),
      O => \tmp_product_i_32__3_n_2\
    );
\tmp_product_i_33__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(5),
      I2 => buff0_reg_5(5),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(5),
      O => \tmp_product_i_33__3_n_2\
    );
\tmp_product_i_34__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(4),
      I2 => buff0_reg_5(4),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(4),
      O => \tmp_product_i_34__3_n_2\
    );
tmp_product_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(3),
      I2 => buff0_reg_5(3),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(3),
      O => tmp_product_i_35_n_2
    );
tmp_product_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(2),
      I2 => buff0_reg_5(2),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(2),
      O => tmp_product_i_36_n_2
    );
tmp_product_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(1),
      I2 => buff0_reg_5(1),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(1),
      O => tmp_product_i_37_n_2
    );
tmp_product_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^grp_fu_411_p11\,
      I1 => buff0_reg_4(0),
      I2 => buff0_reg_5(0),
      I3 => \^grp_fu_411_p113_out\,
      I4 => buff0_reg_6(0),
      O => tmp_product_i_38_n_2
    );
tmp_product_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      O => \^grp_fu_411_p11\
    );
tmp_product_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_22__3_n_2\,
      I4 => buff0_reg_2(16),
      I5 => buff0_reg_3(16),
      O => tmp_product_i_4_n_2
    );
tmp_product_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I3 => Q(3),
      O => \^grp_fu_411_p113_out\
    );
tmp_product_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_23__3_n_2\,
      I4 => buff0_reg_2(15),
      I5 => buff0_reg_3(15),
      O => tmp_product_i_5_n_2
    );
tmp_product_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_24__3_n_2\,
      I4 => buff0_reg_2(14),
      I5 => buff0_reg_3(14),
      O => tmp_product_i_6_n_2
    );
tmp_product_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_25__3_n_2\,
      I4 => buff0_reg_2(13),
      I5 => buff0_reg_3(13),
      O => tmp_product_i_7_n_2
    );
tmp_product_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_26__3_n_2\,
      I4 => buff0_reg_2(12),
      I5 => buff0_reg_3(12),
      O => tmp_product_i_8_n_2
    );
tmp_product_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_27__3_n_2\,
      I4 => buff0_reg_2(11),
      I5 => buff0_reg_3(11),
      O => tmp_product_i_9_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    \tmp_product__0_0\ : in STD_LOGIC;
    grp_fu_399_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_a_store_data_1_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_fu_411_p11 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_fu_411_p113_out : in STD_LOGIC;
    buff0_reg_6 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_14 : entity is "array_mult_mul_32s_32s_32_2_1";
end main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_14;

architecture STRUCTURE of main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_14 is
  signal \buff0_reg[16]__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_10__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_11__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_12__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_13__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_14__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_15__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_16__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_17__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_18__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_19__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_1__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_20__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_21__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_22__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_23__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_24__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_25__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_26__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_27__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_28__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_29__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_30__2_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_4__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_5__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_6__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_7__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_8__0_n_2\ : STD_LOGIC;
  signal \buff0_reg_i_9__0_n_2\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \reg_435[19]_i_2_n_2\ : STD_LOGIC;
  signal \reg_435[19]_i_3_n_2\ : STD_LOGIC;
  signal \reg_435[19]_i_4_n_2\ : STD_LOGIC;
  signal \reg_435[23]_i_2_n_2\ : STD_LOGIC;
  signal \reg_435[23]_i_3_n_2\ : STD_LOGIC;
  signal \reg_435[23]_i_4_n_2\ : STD_LOGIC;
  signal \reg_435[23]_i_5_n_2\ : STD_LOGIC;
  signal \reg_435[27]_i_2_n_2\ : STD_LOGIC;
  signal \reg_435[27]_i_3_n_2\ : STD_LOGIC;
  signal \reg_435[27]_i_4_n_2\ : STD_LOGIC;
  signal \reg_435[27]_i_5_n_2\ : STD_LOGIC;
  signal \reg_435[31]_i_2_n_2\ : STD_LOGIC;
  signal \reg_435[31]_i_3_n_2\ : STD_LOGIC;
  signal \reg_435[31]_i_4_n_2\ : STD_LOGIC;
  signal \reg_435[31]_i_5_n_2\ : STD_LOGIC;
  signal \reg_435_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \reg_435_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \reg_435_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \reg_435_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \reg_435_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \reg_435_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \reg_435_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \reg_435_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \reg_435_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \reg_435_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \reg_435_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \reg_435_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \reg_435_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \reg_435_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \reg_435_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product_i_10__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_11__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_12__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_13__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_14__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_15__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_16__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_18__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_19__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_20__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_21__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_22__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_23__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_24__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_25__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_26__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_27__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_28__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_29__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_30__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_31__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_32__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_33__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_34__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_3__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_4__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_5__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_6__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_7__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_8__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_9__0_n_2\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_reg_435_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \reg_435_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_435_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_435_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_435_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in_a_store_data_1_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg_i_1__0_n_2\,
      B(16) => \buff0_reg_i_1__0_n_2\,
      B(15) => \buff0_reg_i_1__0_n_2\,
      B(14) => \buff0_reg_i_1__0_n_2\,
      B(13) => \buff0_reg_i_2__0_n_2\,
      B(12) => \buff0_reg_i_3__0_n_2\,
      B(11) => \buff0_reg_i_4__0_n_2\,
      B(10) => \buff0_reg_i_5__0_n_2\,
      B(9) => \buff0_reg_i_6__0_n_2\,
      B(8) => \buff0_reg_i_7__0_n_2\,
      B(7) => \buff0_reg_i_8__0_n_2\,
      B(6) => \buff0_reg_i_9__0_n_2\,
      B(5) => \buff0_reg_i_10__0_n_2\,
      B(4) => \buff0_reg_i_11__0_n_2\,
      B(3) => \buff0_reg_i_12__0_n_2\,
      B(2) => \buff0_reg_i_13__0_n_2\,
      B(1) => \buff0_reg_i_14__0_n_2\,
      B(0) => \buff0_reg_i_15__0_n_2\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => \tmp_product__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => grp_fu_399_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_60,
      P(46) => buff0_reg_n_61,
      P(45) => buff0_reg_n_62,
      P(44) => buff0_reg_n_63,
      P(43) => buff0_reg_n_64,
      P(42) => buff0_reg_n_65,
      P(41) => buff0_reg_n_66,
      P(40) => buff0_reg_n_67,
      P(39) => buff0_reg_n_68,
      P(38) => buff0_reg_n_69,
      P(37) => buff0_reg_n_70,
      P(36) => buff0_reg_n_71,
      P(35) => buff0_reg_n_72,
      P(34) => buff0_reg_n_73,
      P(33) => buff0_reg_n_74,
      P(32) => buff0_reg_n_75,
      P(31) => buff0_reg_n_76,
      P(30) => buff0_reg_n_77,
      P(29) => buff0_reg_n_78,
      P(28) => buff0_reg_n_79,
      P(27) => buff0_reg_n_80,
      P(26) => buff0_reg_n_81,
      P(25) => buff0_reg_n_82,
      P(24) => buff0_reg_n_83,
      P(23) => buff0_reg_n_84,
      P(22) => buff0_reg_n_85,
      P(21) => buff0_reg_n_86,
      P(20) => buff0_reg_n_87,
      P(19) => buff0_reg_n_88,
      P(18) => buff0_reg_n_89,
      P(17) => buff0_reg_n_90,
      P(16) => buff0_reg_n_91,
      P(15) => buff0_reg_n_92,
      P(14) => buff0_reg_n_93,
      P(13) => buff0_reg_n_94,
      P(12) => buff0_reg_n_95,
      P(11) => buff0_reg_n_96,
      P(10) => buff0_reg_n_97,
      P(9) => buff0_reg_n_98,
      P(8) => buff0_reg_n_99,
      P(7) => buff0_reg_n_100,
      P(6) => buff0_reg_n_101,
      P(5) => buff0_reg_n_102,
      P(4) => buff0_reg_n_103,
      P(3) => buff0_reg_n_104,
      P(2) => buff0_reg_n_105,
      P(1) => buff0_reg_n_106,
      P(0) => buff0_reg_n_107,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_108\,
      PCIN(46) => \tmp_product__0_n_109\,
      PCIN(45) => \tmp_product__0_n_110\,
      PCIN(44) => \tmp_product__0_n_111\,
      PCIN(43) => \tmp_product__0_n_112\,
      PCIN(42) => \tmp_product__0_n_113\,
      PCIN(41) => \tmp_product__0_n_114\,
      PCIN(40) => \tmp_product__0_n_115\,
      PCIN(39) => \tmp_product__0_n_116\,
      PCIN(38) => \tmp_product__0_n_117\,
      PCIN(37) => \tmp_product__0_n_118\,
      PCIN(36) => \tmp_product__0_n_119\,
      PCIN(35) => \tmp_product__0_n_120\,
      PCIN(34) => \tmp_product__0_n_121\,
      PCIN(33) => \tmp_product__0_n_122\,
      PCIN(32) => \tmp_product__0_n_123\,
      PCIN(31) => \tmp_product__0_n_124\,
      PCIN(30) => \tmp_product__0_n_125\,
      PCIN(29) => \tmp_product__0_n_126\,
      PCIN(28) => \tmp_product__0_n_127\,
      PCIN(27) => \tmp_product__0_n_128\,
      PCIN(26) => \tmp_product__0_n_129\,
      PCIN(25) => \tmp_product__0_n_130\,
      PCIN(24) => \tmp_product__0_n_131\,
      PCIN(23) => \tmp_product__0_n_132\,
      PCIN(22) => \tmp_product__0_n_133\,
      PCIN(21) => \tmp_product__0_n_134\,
      PCIN(20) => \tmp_product__0_n_135\,
      PCIN(19) => \tmp_product__0_n_136\,
      PCIN(18) => \tmp_product__0_n_137\,
      PCIN(17) => \tmp_product__0_n_138\,
      PCIN(16) => \tmp_product__0_n_139\,
      PCIN(15) => \tmp_product__0_n_140\,
      PCIN(14) => \tmp_product__0_n_141\,
      PCIN(13) => \tmp_product__0_n_142\,
      PCIN(12) => \tmp_product__0_n_143\,
      PCIN(11) => \tmp_product__0_n_144\,
      PCIN(10) => \tmp_product__0_n_145\,
      PCIN(9) => \tmp_product__0_n_146\,
      PCIN(8) => \tmp_product__0_n_147\,
      PCIN(7) => \tmp_product__0_n_148\,
      PCIN(6) => \tmp_product__0_n_149\,
      PCIN(5) => \tmp_product__0_n_150\,
      PCIN(4) => \tmp_product__0_n_151\,
      PCIN(3) => \tmp_product__0_n_152\,
      PCIN(2) => \tmp_product__0_n_153\,
      PCIN(1) => \tmp_product__0_n_154\,
      PCIN(0) => \tmp_product__0_n_155\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_107\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_97\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_96\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_95\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_94\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_93\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_92\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_91\,
      Q => \buff0_reg[16]__0_n_2\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_106\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_105\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_104\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_103\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_102\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_101\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_100\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_99\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_399_ce,
      D => \tmp_product__0_n_98\,
      Q => D(9),
      R => '0'
    );
\buff0_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_25__2_n_2\,
      I4 => buff0_reg_2(22),
      I5 => buff0_reg_3(22),
      O => \buff0_reg_i_10__0_n_2\
    );
\buff0_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_26__2_n_2\,
      I4 => buff0_reg_2(21),
      I5 => buff0_reg_3(21),
      O => \buff0_reg_i_11__0_n_2\
    );
\buff0_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_27__2_n_2\,
      I4 => buff0_reg_2(20),
      I5 => buff0_reg_3(20),
      O => \buff0_reg_i_12__0_n_2\
    );
\buff0_reg_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_28__2_n_2\,
      I4 => buff0_reg_2(19),
      I5 => buff0_reg_3(19),
      O => \buff0_reg_i_13__0_n_2\
    );
\buff0_reg_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_29__2_n_2\,
      I4 => buff0_reg_2(18),
      I5 => buff0_reg_3(18),
      O => \buff0_reg_i_14__0_n_2\
    );
\buff0_reg_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_30__2_n_2\,
      I4 => buff0_reg_2(17),
      I5 => buff0_reg_3(17),
      O => \buff0_reg_i_15__0_n_2\
    );
\buff0_reg_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(31),
      I2 => buff0_reg_5(31),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(31),
      O => \buff0_reg_i_16__2_n_2\
    );
\buff0_reg_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(30),
      I2 => buff0_reg_5(30),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(30),
      O => \buff0_reg_i_17__2_n_2\
    );
\buff0_reg_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(29),
      I2 => buff0_reg_5(29),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(29),
      O => \buff0_reg_i_18__2_n_2\
    );
\buff0_reg_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(28),
      I2 => buff0_reg_5(28),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(28),
      O => \buff0_reg_i_19__2_n_2\
    );
\buff0_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_16__2_n_2\,
      I4 => buff0_reg_2(31),
      I5 => buff0_reg_3(31),
      O => \buff0_reg_i_1__0_n_2\
    );
\buff0_reg_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(27),
      I2 => buff0_reg_5(27),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(27),
      O => \buff0_reg_i_20__2_n_2\
    );
\buff0_reg_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(26),
      I2 => buff0_reg_5(26),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(26),
      O => \buff0_reg_i_21__2_n_2\
    );
\buff0_reg_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(25),
      I2 => buff0_reg_5(25),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(25),
      O => \buff0_reg_i_22__2_n_2\
    );
\buff0_reg_i_23__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(24),
      I2 => buff0_reg_5(24),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(24),
      O => \buff0_reg_i_23__2_n_2\
    );
\buff0_reg_i_24__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(23),
      I2 => buff0_reg_5(23),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(23),
      O => \buff0_reg_i_24__2_n_2\
    );
\buff0_reg_i_25__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(22),
      I2 => buff0_reg_5(22),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(22),
      O => \buff0_reg_i_25__2_n_2\
    );
\buff0_reg_i_26__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(21),
      I2 => buff0_reg_5(21),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(21),
      O => \buff0_reg_i_26__2_n_2\
    );
\buff0_reg_i_27__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(20),
      I2 => buff0_reg_5(20),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(20),
      O => \buff0_reg_i_27__2_n_2\
    );
\buff0_reg_i_28__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(19),
      I2 => buff0_reg_5(19),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(19),
      O => \buff0_reg_i_28__2_n_2\
    );
\buff0_reg_i_29__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(18),
      I2 => buff0_reg_5(18),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(18),
      O => \buff0_reg_i_29__2_n_2\
    );
\buff0_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_17__2_n_2\,
      I4 => buff0_reg_2(30),
      I5 => buff0_reg_3(30),
      O => \buff0_reg_i_2__0_n_2\
    );
\buff0_reg_i_30__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(17),
      I2 => buff0_reg_5(17),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(17),
      O => \buff0_reg_i_30__2_n_2\
    );
\buff0_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_18__2_n_2\,
      I4 => buff0_reg_2(29),
      I5 => buff0_reg_3(29),
      O => \buff0_reg_i_3__0_n_2\
    );
\buff0_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_19__2_n_2\,
      I4 => buff0_reg_2(28),
      I5 => buff0_reg_3(28),
      O => \buff0_reg_i_4__0_n_2\
    );
\buff0_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_20__2_n_2\,
      I4 => buff0_reg_2(27),
      I5 => buff0_reg_3(27),
      O => \buff0_reg_i_5__0_n_2\
    );
\buff0_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_21__2_n_2\,
      I4 => buff0_reg_2(26),
      I5 => buff0_reg_3(26),
      O => \buff0_reg_i_6__0_n_2\
    );
\buff0_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_22__2_n_2\,
      I4 => buff0_reg_2(25),
      I5 => buff0_reg_3(25),
      O => \buff0_reg_i_7__0_n_2\
    );
\buff0_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_23__2_n_2\,
      I4 => buff0_reg_2(24),
      I5 => buff0_reg_3(24),
      O => \buff0_reg_i_8__0_n_2\
    );
\buff0_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \buff0_reg_i_24__2_n_2\,
      I4 => buff0_reg_2(23),
      I5 => buff0_reg_3(23),
      O => \buff0_reg_i_9__0_n_2\
    );
\reg_435[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \reg_435[19]_i_2_n_2\
    );
\reg_435[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_106,
      I1 => tmp_product_n_106,
      O => \reg_435[19]_i_3_n_2\
    );
\reg_435[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_107,
      I1 => tmp_product_n_107,
      O => \reg_435[19]_i_4_n_2\
    );
\reg_435[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \reg_435[23]_i_2_n_2\
    );
\reg_435[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \reg_435[23]_i_3_n_2\
    );
\reg_435[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \reg_435[23]_i_4_n_2\
    );
\reg_435[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \reg_435[23]_i_5_n_2\
    );
\reg_435[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \reg_435[27]_i_2_n_2\
    );
\reg_435[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \reg_435[27]_i_3_n_2\
    );
\reg_435[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \reg_435[27]_i_4_n_2\
    );
\reg_435[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \reg_435[27]_i_5_n_2\
    );
\reg_435[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \reg_435[31]_i_2_n_2\
    );
\reg_435[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \reg_435[31]_i_3_n_2\
    );
\reg_435[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \reg_435[31]_i_4_n_2\
    );
\reg_435[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \reg_435[31]_i_5_n_2\
    );
\reg_435_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_435_reg[19]_i_1_n_2\,
      CO(2) => \reg_435_reg[19]_i_1_n_3\,
      CO(1) => \reg_435_reg[19]_i_1_n_4\,
      CO(0) => \reg_435_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_105,
      DI(2) => buff0_reg_n_106,
      DI(1) => buff0_reg_n_107,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \reg_435[19]_i_2_n_2\,
      S(2) => \reg_435[19]_i_3_n_2\,
      S(1) => \reg_435[19]_i_4_n_2\,
      S(0) => \buff0_reg[16]__0_n_2\
    );
\reg_435_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_435_reg[19]_i_1_n_2\,
      CO(3) => \reg_435_reg[23]_i_1_n_2\,
      CO(2) => \reg_435_reg[23]_i_1_n_3\,
      CO(1) => \reg_435_reg[23]_i_1_n_4\,
      CO(0) => \reg_435_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_101,
      DI(2) => buff0_reg_n_102,
      DI(1) => buff0_reg_n_103,
      DI(0) => buff0_reg_n_104,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \reg_435[23]_i_2_n_2\,
      S(2) => \reg_435[23]_i_3_n_2\,
      S(1) => \reg_435[23]_i_4_n_2\,
      S(0) => \reg_435[23]_i_5_n_2\
    );
\reg_435_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_435_reg[23]_i_1_n_2\,
      CO(3) => \reg_435_reg[27]_i_1_n_2\,
      CO(2) => \reg_435_reg[27]_i_1_n_3\,
      CO(1) => \reg_435_reg[27]_i_1_n_4\,
      CO(0) => \reg_435_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_97,
      DI(2) => buff0_reg_n_98,
      DI(1) => buff0_reg_n_99,
      DI(0) => buff0_reg_n_100,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \reg_435[27]_i_2_n_2\,
      S(2) => \reg_435[27]_i_3_n_2\,
      S(1) => \reg_435[27]_i_4_n_2\,
      S(0) => \reg_435[27]_i_5_n_2\
    );
\reg_435_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_435_reg[27]_i_1_n_2\,
      CO(3) => \NLW_reg_435_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \reg_435_reg[31]_i_1_n_3\,
      CO(1) => \reg_435_reg[31]_i_1_n_4\,
      CO(0) => \reg_435_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_94,
      DI(1) => buff0_reg_n_95,
      DI(0) => buff0_reg_n_96,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \reg_435[31]_i_2_n_2\,
      S(2) => \reg_435[31]_i_3_n_2\,
      S(1) => \reg_435[31]_i_4_n_2\,
      S(0) => \reg_435[31]_i_5_n_2\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \tmp_product_i_1__0_n_2\,
      A(15) => \tmp_product_i_2__0_n_2\,
      A(14) => \tmp_product_i_3__0_n_2\,
      A(13) => \tmp_product_i_4__0_n_2\,
      A(12) => \tmp_product_i_5__0_n_2\,
      A(11) => \tmp_product_i_6__0_n_2\,
      A(10) => \tmp_product_i_7__0_n_2\,
      A(9) => \tmp_product_i_8__0_n_2\,
      A(8) => \tmp_product_i_9__0_n_2\,
      A(7) => \tmp_product_i_10__0_n_2\,
      A(6) => \tmp_product_i_11__0_n_2\,
      A(5) => \tmp_product_i_12__0_n_2\,
      A(4) => \tmp_product_i_13__0_n_2\,
      A(3) => \tmp_product_i_14__0_n_2\,
      A(2) => \tmp_product_i_15__0_n_2\,
      A(1) => \tmp_product_i_16__0_n_2\,
      A(0) => \tmp_product_i_17__0_n_2\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in_a_store_data_1_q0(31),
      B(16) => in_a_store_data_1_q0(31),
      B(15) => in_a_store_data_1_q0(31),
      B(14 downto 0) => in_a_store_data_1_q0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => \tmp_product__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => grp_fu_399_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_60,
      P(46) => tmp_product_n_61,
      P(45) => tmp_product_n_62,
      P(44) => tmp_product_n_63,
      P(43) => tmp_product_n_64,
      P(42) => tmp_product_n_65,
      P(41) => tmp_product_n_66,
      P(40) => tmp_product_n_67,
      P(39) => tmp_product_n_68,
      P(38) => tmp_product_n_69,
      P(37) => tmp_product_n_70,
      P(36) => tmp_product_n_71,
      P(35) => tmp_product_n_72,
      P(34) => tmp_product_n_73,
      P(33) => tmp_product_n_74,
      P(32) => tmp_product_n_75,
      P(31) => tmp_product_n_76,
      P(30) => tmp_product_n_77,
      P(29) => tmp_product_n_78,
      P(28) => tmp_product_n_79,
      P(27) => tmp_product_n_80,
      P(26) => tmp_product_n_81,
      P(25) => tmp_product_n_82,
      P(24) => tmp_product_n_83,
      P(23) => tmp_product_n_84,
      P(22) => tmp_product_n_85,
      P(21) => tmp_product_n_86,
      P(20) => tmp_product_n_87,
      P(19) => tmp_product_n_88,
      P(18) => tmp_product_n_89,
      P(17) => tmp_product_n_90,
      P(16) => tmp_product_n_91,
      P(15) => tmp_product_n_92,
      P(14) => tmp_product_n_93,
      P(13) => tmp_product_n_94,
      P(12) => tmp_product_n_95,
      P(11) => tmp_product_n_96,
      P(10) => tmp_product_n_97,
      P(9) => tmp_product_n_98,
      P(8) => tmp_product_n_99,
      P(7) => tmp_product_n_100,
      P(6) => tmp_product_n_101,
      P(5) => tmp_product_n_102,
      P(4) => tmp_product_n_103,
      P(3) => tmp_product_n_104,
      P(2) => tmp_product_n_105,
      P(1) => tmp_product_n_106,
      P(0) => tmp_product_n_107,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_108,
      PCOUT(46) => tmp_product_n_109,
      PCOUT(45) => tmp_product_n_110,
      PCOUT(44) => tmp_product_n_111,
      PCOUT(43) => tmp_product_n_112,
      PCOUT(42) => tmp_product_n_113,
      PCOUT(41) => tmp_product_n_114,
      PCOUT(40) => tmp_product_n_115,
      PCOUT(39) => tmp_product_n_116,
      PCOUT(38) => tmp_product_n_117,
      PCOUT(37) => tmp_product_n_118,
      PCOUT(36) => tmp_product_n_119,
      PCOUT(35) => tmp_product_n_120,
      PCOUT(34) => tmp_product_n_121,
      PCOUT(33) => tmp_product_n_122,
      PCOUT(32) => tmp_product_n_123,
      PCOUT(31) => tmp_product_n_124,
      PCOUT(30) => tmp_product_n_125,
      PCOUT(29) => tmp_product_n_126,
      PCOUT(28) => tmp_product_n_127,
      PCOUT(27) => tmp_product_n_128,
      PCOUT(26) => tmp_product_n_129,
      PCOUT(25) => tmp_product_n_130,
      PCOUT(24) => tmp_product_n_131,
      PCOUT(23) => tmp_product_n_132,
      PCOUT(22) => tmp_product_n_133,
      PCOUT(21) => tmp_product_n_134,
      PCOUT(20) => tmp_product_n_135,
      PCOUT(19) => tmp_product_n_136,
      PCOUT(18) => tmp_product_n_137,
      PCOUT(17) => tmp_product_n_138,
      PCOUT(16) => tmp_product_n_139,
      PCOUT(15) => tmp_product_n_140,
      PCOUT(14) => tmp_product_n_141,
      PCOUT(13) => tmp_product_n_142,
      PCOUT(12) => tmp_product_n_143,
      PCOUT(11) => tmp_product_n_144,
      PCOUT(10) => tmp_product_n_145,
      PCOUT(9) => tmp_product_n_146,
      PCOUT(8) => tmp_product_n_147,
      PCOUT(7) => tmp_product_n_148,
      PCOUT(6) => tmp_product_n_149,
      PCOUT(5) => tmp_product_n_150,
      PCOUT(4) => tmp_product_n_151,
      PCOUT(3) => tmp_product_n_152,
      PCOUT(2) => tmp_product_n_153,
      PCOUT(1) => tmp_product_n_154,
      PCOUT(0) => tmp_product_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in_a_store_data_1_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \tmp_product_i_1__0_n_2\,
      B(15) => \tmp_product_i_2__0_n_2\,
      B(14) => \tmp_product_i_3__0_n_2\,
      B(13) => \tmp_product_i_4__0_n_2\,
      B(12) => \tmp_product_i_5__0_n_2\,
      B(11) => \tmp_product_i_6__0_n_2\,
      B(10) => \tmp_product_i_7__0_n_2\,
      B(9) => \tmp_product_i_8__0_n_2\,
      B(8) => \tmp_product_i_9__0_n_2\,
      B(7) => \tmp_product_i_10__0_n_2\,
      B(6) => \tmp_product_i_11__0_n_2\,
      B(5) => \tmp_product_i_12__0_n_2\,
      B(4) => \tmp_product_i_13__0_n_2\,
      B(3) => \tmp_product_i_14__0_n_2\,
      B(2) => \tmp_product_i_15__0_n_2\,
      B(1) => \tmp_product_i_16__0_n_2\,
      B(0) => \tmp_product_i_17__0_n_2\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => \tmp_product__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_60\,
      P(46) => \tmp_product__0_n_61\,
      P(45) => \tmp_product__0_n_62\,
      P(44) => \tmp_product__0_n_63\,
      P(43) => \tmp_product__0_n_64\,
      P(42) => \tmp_product__0_n_65\,
      P(41) => \tmp_product__0_n_66\,
      P(40) => \tmp_product__0_n_67\,
      P(39) => \tmp_product__0_n_68\,
      P(38) => \tmp_product__0_n_69\,
      P(37) => \tmp_product__0_n_70\,
      P(36) => \tmp_product__0_n_71\,
      P(35) => \tmp_product__0_n_72\,
      P(34) => \tmp_product__0_n_73\,
      P(33) => \tmp_product__0_n_74\,
      P(32) => \tmp_product__0_n_75\,
      P(31) => \tmp_product__0_n_76\,
      P(30) => \tmp_product__0_n_77\,
      P(29) => \tmp_product__0_n_78\,
      P(28) => \tmp_product__0_n_79\,
      P(27) => \tmp_product__0_n_80\,
      P(26) => \tmp_product__0_n_81\,
      P(25) => \tmp_product__0_n_82\,
      P(24) => \tmp_product__0_n_83\,
      P(23) => \tmp_product__0_n_84\,
      P(22) => \tmp_product__0_n_85\,
      P(21) => \tmp_product__0_n_86\,
      P(20) => \tmp_product__0_n_87\,
      P(19) => \tmp_product__0_n_88\,
      P(18) => \tmp_product__0_n_89\,
      P(17) => \tmp_product__0_n_90\,
      P(16) => \tmp_product__0_n_91\,
      P(15) => \tmp_product__0_n_92\,
      P(14) => \tmp_product__0_n_93\,
      P(13) => \tmp_product__0_n_94\,
      P(12) => \tmp_product__0_n_95\,
      P(11) => \tmp_product__0_n_96\,
      P(10) => \tmp_product__0_n_97\,
      P(9) => \tmp_product__0_n_98\,
      P(8) => \tmp_product__0_n_99\,
      P(7) => \tmp_product__0_n_100\,
      P(6) => \tmp_product__0_n_101\,
      P(5) => \tmp_product__0_n_102\,
      P(4) => \tmp_product__0_n_103\,
      P(3) => \tmp_product__0_n_104\,
      P(2) => \tmp_product__0_n_105\,
      P(1) => \tmp_product__0_n_106\,
      P(0) => \tmp_product__0_n_107\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_108\,
      PCOUT(46) => \tmp_product__0_n_109\,
      PCOUT(45) => \tmp_product__0_n_110\,
      PCOUT(44) => \tmp_product__0_n_111\,
      PCOUT(43) => \tmp_product__0_n_112\,
      PCOUT(42) => \tmp_product__0_n_113\,
      PCOUT(41) => \tmp_product__0_n_114\,
      PCOUT(40) => \tmp_product__0_n_115\,
      PCOUT(39) => \tmp_product__0_n_116\,
      PCOUT(38) => \tmp_product__0_n_117\,
      PCOUT(37) => \tmp_product__0_n_118\,
      PCOUT(36) => \tmp_product__0_n_119\,
      PCOUT(35) => \tmp_product__0_n_120\,
      PCOUT(34) => \tmp_product__0_n_121\,
      PCOUT(33) => \tmp_product__0_n_122\,
      PCOUT(32) => \tmp_product__0_n_123\,
      PCOUT(31) => \tmp_product__0_n_124\,
      PCOUT(30) => \tmp_product__0_n_125\,
      PCOUT(29) => \tmp_product__0_n_126\,
      PCOUT(28) => \tmp_product__0_n_127\,
      PCOUT(27) => \tmp_product__0_n_128\,
      PCOUT(26) => \tmp_product__0_n_129\,
      PCOUT(25) => \tmp_product__0_n_130\,
      PCOUT(24) => \tmp_product__0_n_131\,
      PCOUT(23) => \tmp_product__0_n_132\,
      PCOUT(22) => \tmp_product__0_n_133\,
      PCOUT(21) => \tmp_product__0_n_134\,
      PCOUT(20) => \tmp_product__0_n_135\,
      PCOUT(19) => \tmp_product__0_n_136\,
      PCOUT(18) => \tmp_product__0_n_137\,
      PCOUT(17) => \tmp_product__0_n_138\,
      PCOUT(16) => \tmp_product__0_n_139\,
      PCOUT(15) => \tmp_product__0_n_140\,
      PCOUT(14) => \tmp_product__0_n_141\,
      PCOUT(13) => \tmp_product__0_n_142\,
      PCOUT(12) => \tmp_product__0_n_143\,
      PCOUT(11) => \tmp_product__0_n_144\,
      PCOUT(10) => \tmp_product__0_n_145\,
      PCOUT(9) => \tmp_product__0_n_146\,
      PCOUT(8) => \tmp_product__0_n_147\,
      PCOUT(7) => \tmp_product__0_n_148\,
      PCOUT(6) => \tmp_product__0_n_149\,
      PCOUT(5) => \tmp_product__0_n_150\,
      PCOUT(4) => \tmp_product__0_n_151\,
      PCOUT(3) => \tmp_product__0_n_152\,
      PCOUT(2) => \tmp_product__0_n_153\,
      PCOUT(1) => \tmp_product__0_n_154\,
      PCOUT(0) => \tmp_product__0_n_155\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
\tmp_product_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_27__2_n_2\,
      I4 => buff0_reg_2(7),
      I5 => buff0_reg_3(7),
      O => \tmp_product_i_10__0_n_2\
    );
\tmp_product_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_28__2_n_2\,
      I4 => buff0_reg_2(6),
      I5 => buff0_reg_3(6),
      O => \tmp_product_i_11__0_n_2\
    );
\tmp_product_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_29__2_n_2\,
      I4 => buff0_reg_2(5),
      I5 => buff0_reg_3(5),
      O => \tmp_product_i_12__0_n_2\
    );
\tmp_product_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_30__2_n_2\,
      I4 => buff0_reg_2(4),
      I5 => buff0_reg_3(4),
      O => \tmp_product_i_13__0_n_2\
    );
\tmp_product_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_31__2_n_2\,
      I4 => buff0_reg_2(3),
      I5 => buff0_reg_3(3),
      O => \tmp_product_i_14__0_n_2\
    );
\tmp_product_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_32__2_n_2\,
      I4 => buff0_reg_2(2),
      I5 => buff0_reg_3(2),
      O => \tmp_product_i_15__0_n_2\
    );
\tmp_product_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_33__2_n_2\,
      I4 => buff0_reg_2(1),
      I5 => buff0_reg_3(1),
      O => \tmp_product_i_16__0_n_2\
    );
\tmp_product_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_34__2_n_2\,
      I4 => buff0_reg_2(0),
      I5 => buff0_reg_3(0),
      O => \tmp_product_i_17__0_n_2\
    );
\tmp_product_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(16),
      I2 => buff0_reg_5(16),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(16),
      O => \tmp_product_i_18__2_n_2\
    );
\tmp_product_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(15),
      I2 => buff0_reg_5(15),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(15),
      O => \tmp_product_i_19__2_n_2\
    );
\tmp_product_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_18__2_n_2\,
      I4 => buff0_reg_2(16),
      I5 => buff0_reg_3(16),
      O => \tmp_product_i_1__0_n_2\
    );
\tmp_product_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(14),
      I2 => buff0_reg_5(14),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(14),
      O => \tmp_product_i_20__2_n_2\
    );
\tmp_product_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(13),
      I2 => buff0_reg_5(13),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(13),
      O => \tmp_product_i_21__2_n_2\
    );
\tmp_product_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(12),
      I2 => buff0_reg_5(12),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(12),
      O => \tmp_product_i_22__2_n_2\
    );
\tmp_product_i_23__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(11),
      I2 => buff0_reg_5(11),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(11),
      O => \tmp_product_i_23__2_n_2\
    );
\tmp_product_i_24__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(10),
      I2 => buff0_reg_5(10),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(10),
      O => \tmp_product_i_24__2_n_2\
    );
\tmp_product_i_25__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(9),
      I2 => buff0_reg_5(9),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(9),
      O => \tmp_product_i_25__2_n_2\
    );
\tmp_product_i_26__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(8),
      I2 => buff0_reg_5(8),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(8),
      O => \tmp_product_i_26__2_n_2\
    );
\tmp_product_i_27__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(7),
      I2 => buff0_reg_5(7),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(7),
      O => \tmp_product_i_27__2_n_2\
    );
\tmp_product_i_28__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(6),
      I2 => buff0_reg_5(6),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(6),
      O => \tmp_product_i_28__2_n_2\
    );
\tmp_product_i_29__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(5),
      I2 => buff0_reg_5(5),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(5),
      O => \tmp_product_i_29__2_n_2\
    );
\tmp_product_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_19__2_n_2\,
      I4 => buff0_reg_2(15),
      I5 => buff0_reg_3(15),
      O => \tmp_product_i_2__0_n_2\
    );
\tmp_product_i_30__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(4),
      I2 => buff0_reg_5(4),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(4),
      O => \tmp_product_i_30__2_n_2\
    );
\tmp_product_i_31__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(3),
      I2 => buff0_reg_5(3),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(3),
      O => \tmp_product_i_31__2_n_2\
    );
\tmp_product_i_32__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(2),
      I2 => buff0_reg_5(2),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(2),
      O => \tmp_product_i_32__2_n_2\
    );
\tmp_product_i_33__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(1),
      I2 => buff0_reg_5(1),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(1),
      O => \tmp_product_i_33__2_n_2\
    );
\tmp_product_i_34__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => grp_fu_411_p11,
      I1 => buff0_reg_4(0),
      I2 => buff0_reg_5(0),
      I3 => grp_fu_411_p113_out,
      I4 => buff0_reg_6(0),
      O => \tmp_product_i_34__2_n_2\
    );
\tmp_product_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_20__2_n_2\,
      I4 => buff0_reg_2(14),
      I5 => buff0_reg_3(14),
      O => \tmp_product_i_3__0_n_2\
    );
\tmp_product_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_21__2_n_2\,
      I4 => buff0_reg_2(13),
      I5 => buff0_reg_3(13),
      O => \tmp_product_i_4__0_n_2\
    );
\tmp_product_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_22__2_n_2\,
      I4 => buff0_reg_2(12),
      I5 => buff0_reg_3(12),
      O => \tmp_product_i_5__0_n_2\
    );
\tmp_product_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_23__2_n_2\,
      I4 => buff0_reg_2(11),
      I5 => buff0_reg_3(11),
      O => \tmp_product_i_6__0_n_2\
    );
\tmp_product_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_24__2_n_2\,
      I4 => buff0_reg_2(10),
      I5 => buff0_reg_3(10),
      O => \tmp_product_i_7__0_n_2\
    );
\tmp_product_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_25__2_n_2\,
      I4 => buff0_reg_2(9),
      I5 => buff0_reg_3(9),
      O => \tmp_product_i_8__0_n_2\
    );
\tmp_product_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8DF8877205700"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \tmp_product_i_26__2_n_2\,
      I4 => buff0_reg_2(8),
      I5 => buff0_reg_3(8),
      O => \tmp_product_i_9__0_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_regslice_both is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg : in STD_LOGIC;
    icmp_ln26_fu_230_p210_in : in STD_LOGIC;
    in_a_TVALID : in STD_LOGIC;
    in_a_TREADY_int_regslice : in STD_LOGIC;
    in_a_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_regslice_both : entity is "array_mult_regslice_both";
end main_array_mult_0_0_array_mult_regslice_both;

architecture STRUCTURE of main_array_mult_0_0_array_mult_regslice_both is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ack_in_t_i_2_n_2 : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__6\ : label is "soft_lutpair38";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of ack_in_t_i_2 : label is "soft_lutpair38";
begin
  Q(0) <= \^q\(0);
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
\FSM_sequential_state[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => in_a_TVALID,
      I1 => in_a_TREADY_int_regslice,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0C388"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => in_a_TVALID,
      I2 => in_a_TREADY_int_regslice,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SS(0)
    );
ack_in_t_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5D1F5F1"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \^ack_in_t_reg_0\,
      I3 => in_a_TREADY_int_regslice,
      I4 => in_a_TVALID,
      O => ack_in_t_i_2_n_2
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_2_n_2,
      Q => \^ack_in_t_reg_0\,
      R => SS(0)
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(0),
      O => p_0_in(0)
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(10),
      O => p_0_in(10)
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(11),
      O => p_0_in(11)
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(12),
      O => p_0_in(12)
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(13),
      O => p_0_in(13)
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(14),
      O => p_0_in(14)
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(15),
      O => p_0_in(15)
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(16),
      O => p_0_in(16)
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(17),
      O => p_0_in(17)
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(18),
      O => p_0_in(18)
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(19),
      O => p_0_in(19)
    );
\data_p1[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(1),
      O => p_0_in(1)
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(20),
      O => p_0_in(20)
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(21),
      O => p_0_in(21)
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(22),
      O => p_0_in(22)
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(23),
      O => p_0_in(23)
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(24),
      O => p_0_in(24)
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(25),
      O => p_0_in(25)
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(26),
      O => p_0_in(26)
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(27),
      O => p_0_in(27)
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(28),
      O => p_0_in(28)
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(29),
      O => p_0_in(29)
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(2),
      O => p_0_in(2)
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(30),
      O => p_0_in(30)
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7140"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => in_a_TREADY_int_regslice,
      I3 => in_a_TVALID,
      O => load_p1
    );
\data_p1[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(31),
      O => p_0_in(31)
    );
\data_p1[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(3),
      O => p_0_in(3)
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(4),
      O => p_0_in(4)
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(5),
      O => p_0_in(5)
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(6),
      O => p_0_in(6)
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(7),
      O => p_0_in(7)
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(8),
      O => p_0_in(8)
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => in_a_TDATA(9),
      O => p_0_in(9)
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(0),
      Q => \data_p1_reg[31]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(10),
      Q => \data_p1_reg[31]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(11),
      Q => \data_p1_reg[31]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(12),
      Q => \data_p1_reg[31]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(13),
      Q => \data_p1_reg[31]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(14),
      Q => \data_p1_reg[31]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(15),
      Q => \data_p1_reg[31]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(16),
      Q => \data_p1_reg[31]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(17),
      Q => \data_p1_reg[31]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(18),
      Q => \data_p1_reg[31]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(19),
      Q => \data_p1_reg[31]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(1),
      Q => \data_p1_reg[31]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(20),
      Q => \data_p1_reg[31]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(21),
      Q => \data_p1_reg[31]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(22),
      Q => \data_p1_reg[31]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(23),
      Q => \data_p1_reg[31]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(24),
      Q => \data_p1_reg[31]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(25),
      Q => \data_p1_reg[31]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(26),
      Q => \data_p1_reg[31]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(27),
      Q => \data_p1_reg[31]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(28),
      Q => \data_p1_reg[31]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(29),
      Q => \data_p1_reg[31]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(2),
      Q => \data_p1_reg[31]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(30),
      Q => \data_p1_reg[31]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(31),
      Q => \data_p1_reg[31]_0\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(3),
      Q => \data_p1_reg[31]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(4),
      Q => \data_p1_reg[31]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(5),
      Q => \data_p1_reg[31]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(6),
      Q => \data_p1_reg[31]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(7),
      Q => \data_p1_reg[31]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(8),
      Q => \data_p1_reg[31]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(9),
      Q => \data_p1_reg[31]_0\(9),
      R => '0'
    );
\data_p2[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_a_TVALID,
      I1 => \^ack_in_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(0),
      Q => \data_p2_reg_n_2_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(10),
      Q => \data_p2_reg_n_2_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(11),
      Q => \data_p2_reg_n_2_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(12),
      Q => \data_p2_reg_n_2_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(13),
      Q => \data_p2_reg_n_2_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(14),
      Q => \data_p2_reg_n_2_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(15),
      Q => \data_p2_reg_n_2_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(16),
      Q => \data_p2_reg_n_2_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(17),
      Q => \data_p2_reg_n_2_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(18),
      Q => \data_p2_reg_n_2_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(19),
      Q => \data_p2_reg_n_2_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(1),
      Q => \data_p2_reg_n_2_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(20),
      Q => \data_p2_reg_n_2_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(21),
      Q => \data_p2_reg_n_2_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(22),
      Q => \data_p2_reg_n_2_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(23),
      Q => \data_p2_reg_n_2_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(24),
      Q => \data_p2_reg_n_2_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(25),
      Q => \data_p2_reg_n_2_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(26),
      Q => \data_p2_reg_n_2_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(27),
      Q => \data_p2_reg_n_2_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(28),
      Q => \data_p2_reg_n_2_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(29),
      Q => \data_p2_reg_n_2_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(2),
      Q => \data_p2_reg_n_2_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(30),
      Q => \data_p2_reg_n_2_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(31),
      Q => \data_p2_reg_n_2_[31]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(3),
      Q => \data_p2_reg_n_2_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(4),
      Q => \data_p2_reg_n_2_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(5),
      Q => \data_p2_reg_n_2_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(6),
      Q => \data_p2_reg_n_2_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(7),
      Q => \data_p2_reg_n_2_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(8),
      Q => \data_p2_reg_n_2_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TDATA(9),
      Q => \data_p2_reg_n_2_[9]\,
      R => '0'
    );
\i_fu_92[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I1 => \^q\(0),
      I2 => icmp_ln26_fu_230_p210_in,
      O => E(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFC000"
    )
        port map (
      I0 => in_a_TREADY_int_regslice,
      I1 => in_a_TVALID,
      I2 => \^ack_in_t_reg_0\,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1__0_n_2\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2F"
    )
        port map (
      I0 => state(1),
      I1 => in_a_TVALID,
      I2 => \^q\(0),
      I3 => in_a_TREADY_int_regslice,
      O => \state[1]_i_1__0_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_2\,
      Q => \^q\(0),
      R => SS(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_2\,
      Q => state(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_regslice_both_6 is
  port (
    result_TREADY_int_regslice : out STD_LOGIC;
    result_TVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    ack_in_t_reg_0 : out STD_LOGIC;
    result_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID : in STD_LOGIC;
    result_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_start : in STD_LOGIC;
    \data_p2_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_regslice_both_6 : entity is "array_mult_regslice_both";
end main_array_mult_0_0_array_mult_regslice_both_6;

architecture STRUCTURE of main_array_mult_0_0_array_mult_regslice_both_6 is
  signal \ack_in_t_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[31]_i_2_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^result_tready_int_regslice\ : STD_LOGIC;
  signal \^result_tvalid\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_2\ : STD_LOGIC;
  signal \state[1]_i_1_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1__2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair42";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_CS_fsm[30]_i_2\ : label is "soft_lutpair43";
begin
  result_TREADY_int_regslice <= \^result_tready_int_regslice\;
  result_TVALID <= \^result_tvalid\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I1 => result_TREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E0C0230"
    )
        port map (
      I0 => \^result_tready_int_regslice\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I4 => result_TREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SS(0)
    );
\ack_in_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3B1F3F1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \^result_tready_int_regslice\,
      I3 => result_TREADY,
      I4 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      O => \ack_in_t_i_1__0_n_2\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__0_n_2\,
      Q => \^result_tready_int_regslice\,
      R => SS(0)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80AFFFFA80AA80A"
    )
        port map (
      I0 => Q(2),
      I1 => result_TREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => ap_start,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A80A"
    )
        port map (
      I0 => Q(2),
      I1 => result_TREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => ap_done
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(0),
      O => \data_p1[0]_i_1__1_n_2\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(10),
      O => \data_p1[10]_i_1_n_2\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(11),
      O => \data_p1[11]_i_1_n_2\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(12),
      O => \data_p1[12]_i_1_n_2\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(13),
      O => \data_p1[13]_i_1_n_2\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(14),
      O => \data_p1[14]_i_1_n_2\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(15),
      O => \data_p1[15]_i_1_n_2\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(16),
      O => \data_p1[16]_i_1_n_2\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(17),
      O => \data_p1[17]_i_1_n_2\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(18),
      O => \data_p1[18]_i_1_n_2\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(19),
      O => \data_p1[19]_i_1_n_2\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(1),
      O => \data_p1[1]_i_1__1_n_2\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(20),
      O => \data_p1[20]_i_1_n_2\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(21),
      O => \data_p1[21]_i_1_n_2\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(22),
      O => \data_p1[22]_i_1_n_2\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(23),
      O => \data_p1[23]_i_1_n_2\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(24),
      O => \data_p1[24]_i_1_n_2\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(25),
      O => \data_p1[25]_i_1_n_2\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(26),
      O => \data_p1[26]_i_1_n_2\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(27),
      O => \data_p1[27]_i_1_n_2\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(28),
      O => \data_p1[28]_i_1_n_2\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(29),
      O => \data_p1[29]_i_1_n_2\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(2),
      O => \data_p1[2]_i_1__1_n_2\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(30),
      O => \data_p1[30]_i_1_n_2\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I1 => result_TREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(31),
      O => \data_p1[31]_i_2_n_2\
    );
\data_p1[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(3),
      O => \data_p1[3]_i_1__3_n_2\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(4),
      O => \data_p1[4]_i_1_n_2\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(5),
      O => \data_p1[5]_i_1_n_2\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(6),
      O => \data_p1[6]_i_1_n_2\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(7),
      O => \data_p1[7]_i_1_n_2\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(8),
      O => \data_p1[8]_i_1_n_2\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(9),
      O => \data_p1[9]_i_1_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_2\,
      Q => result_TDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_2\,
      Q => result_TDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_2\,
      Q => result_TDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_2\,
      Q => result_TDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_2\,
      Q => result_TDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_2\,
      Q => result_TDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_2\,
      Q => result_TDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_2\,
      Q => result_TDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_2\,
      Q => result_TDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_2\,
      Q => result_TDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_2\,
      Q => result_TDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_2\,
      Q => result_TDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_2\,
      Q => result_TDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_2\,
      Q => result_TDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_2\,
      Q => result_TDATA(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_2\,
      Q => result_TDATA(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_2\,
      Q => result_TDATA(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_2\,
      Q => result_TDATA(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_2\,
      Q => result_TDATA(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_2\,
      Q => result_TDATA(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_2\,
      Q => result_TDATA(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_2\,
      Q => result_TDATA(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_2\,
      Q => result_TDATA(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_2\,
      Q => result_TDATA(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2_n_2\,
      Q => result_TDATA(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__3_n_2\,
      Q => result_TDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_2\,
      Q => result_TDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_2\,
      Q => result_TDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_2\,
      Q => result_TDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_2\,
      Q => result_TDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_2\,
      Q => result_TDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_2\,
      Q => result_TDATA(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(0),
      Q => \data_p2_reg_n_2_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(10),
      Q => \data_p2_reg_n_2_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(11),
      Q => \data_p2_reg_n_2_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(12),
      Q => \data_p2_reg_n_2_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(13),
      Q => \data_p2_reg_n_2_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(14),
      Q => \data_p2_reg_n_2_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(15),
      Q => \data_p2_reg_n_2_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(16),
      Q => \data_p2_reg_n_2_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(17),
      Q => \data_p2_reg_n_2_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(18),
      Q => \data_p2_reg_n_2_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(19),
      Q => \data_p2_reg_n_2_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(1),
      Q => \data_p2_reg_n_2_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(20),
      Q => \data_p2_reg_n_2_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(21),
      Q => \data_p2_reg_n_2_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(22),
      Q => \data_p2_reg_n_2_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(23),
      Q => \data_p2_reg_n_2_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(24),
      Q => \data_p2_reg_n_2_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(25),
      Q => \data_p2_reg_n_2_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(26),
      Q => \data_p2_reg_n_2_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(27),
      Q => \data_p2_reg_n_2_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(28),
      Q => \data_p2_reg_n_2_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(29),
      Q => \data_p2_reg_n_2_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(2),
      Q => \data_p2_reg_n_2_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(30),
      Q => \data_p2_reg_n_2_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(31),
      Q => \data_p2_reg_n_2_[31]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(3),
      Q => \data_p2_reg_n_2_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(4),
      Q => \data_p2_reg_n_2_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(5),
      Q => \data_p2_reg_n_2_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(6),
      Q => \data_p2_reg_n_2_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(7),
      Q => \data_p2_reg_n_2_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(8),
      Q => \data_p2_reg_n_2_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(9),
      Q => \data_p2_reg_n_2_[9]\,
      R => '0'
    );
\reg_471[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^result_tready_int_regslice\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1,
      O => ack_in_t_reg_0
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFC000"
    )
        port map (
      I0 => result_TREADY,
      I1 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I2 => \^result_tready_int_regslice\,
      I3 => state(1),
      I4 => \^result_tvalid\,
      O => \state[0]_i_1_n_2\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2F"
    )
        port map (
      I0 => state(1),
      I1 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I2 => \^result_tvalid\,
      I3 => result_TREADY,
      O => \state[1]_i_1_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_2\,
      Q => \^result_tvalid\,
      R => SS(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_2\,
      Q => state(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_array_mult_0_0_array_mult_regslice_both__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    in_a_TVALID : in STD_LOGIC;
    in_a_TREADY_int_regslice : in STD_LOGIC;
    in_a_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_array_mult_0_0_array_mult_regslice_both__parameterized0\ : entity is "array_mult_regslice_both";
end \main_array_mult_0_0_array_mult_regslice_both__parameterized0\;

architecture STRUCTURE of \main_array_mult_0_0_array_mult_regslice_both__parameterized0\ is
  signal \ack_in_t_i_1__4_n_2\ : STD_LOGIC;
  signal ack_in_t_reg_n_2 : STD_LOGIC;
  signal \data_p1[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_2__1_n_2\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__5\ : label is "soft_lutpair39";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__4\ : label is "soft_lutpair39";
begin
\FSM_sequential_state[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0320"
    )
        port map (
      I0 => in_a_TVALID,
      I1 => in_a_TREADY_int_regslice,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0C388"
    )
        port map (
      I0 => ack_in_t_reg_n_2,
      I1 => in_a_TVALID,
      I2 => in_a_TREADY_int_regslice,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SS(0)
    );
\ack_in_t_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCD5DD"
    )
        port map (
      I0 => \state__0\(1),
      I1 => ack_in_t_reg_n_2,
      I2 => in_a_TREADY_int_regslice,
      I3 => in_a_TVALID,
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__4_n_2\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__4_n_2\,
      Q => ack_in_t_reg_n_2,
      R => SS(0)
    );
\data_p1[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => in_a_TKEEP(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1__3_n_2\
    );
\data_p1[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => in_a_TKEEP(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1__3_n_2\
    );
\data_p1[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => in_a_TKEEP(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1__3_n_2\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7140"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => in_a_TREADY_int_regslice,
      I3 => in_a_TVALID,
      O => load_p1
    );
\data_p1[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => in_a_TKEEP(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_2__1_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__3_n_2\,
      Q => Q(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__3_n_2\,
      Q => Q(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__3_n_2\,
      Q => Q(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_2__1_n_2\,
      Q => Q(3),
      R => '0'
    );
\data_p2[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_a_TVALID,
      I1 => ack_in_t_reg_n_2,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TKEEP(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TKEEP(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TKEEP(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TKEEP(3),
      Q => data_p2(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_array_mult_0_0_array_mult_regslice_both__parameterized0_5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    in_a_TVALID : in STD_LOGIC;
    in_a_TREADY_int_regslice : in STD_LOGIC;
    in_a_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_array_mult_0_0_array_mult_regslice_both__parameterized0_5\ : entity is "array_mult_regslice_both";
end \main_array_mult_0_0_array_mult_regslice_both__parameterized0_5\;

architecture STRUCTURE of \main_array_mult_0_0_array_mult_regslice_both__parameterized0_5\ is
  signal \ack_in_t_i_1__5_n_2\ : STD_LOGIC;
  signal ack_in_t_reg_n_2 : STD_LOGIC;
  signal \data_p1[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__4_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__4_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_2__2_n_2\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair41";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__5\ : label is "soft_lutpair41";
begin
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0320"
    )
        port map (
      I0 => in_a_TVALID,
      I1 => in_a_TREADY_int_regslice,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0C388"
    )
        port map (
      I0 => ack_in_t_reg_n_2,
      I1 => in_a_TVALID,
      I2 => in_a_TREADY_int_regslice,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SS(0)
    );
\ack_in_t_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCD5DD"
    )
        port map (
      I0 => \state__0\(1),
      I1 => ack_in_t_reg_n_2,
      I2 => in_a_TREADY_int_regslice,
      I3 => in_a_TVALID,
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__5_n_2\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__5_n_2\,
      Q => ack_in_t_reg_n_2,
      R => SS(0)
    );
\data_p1[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => in_a_TSTRB(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1__4_n_2\
    );
\data_p1[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => in_a_TSTRB(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1__4_n_2\
    );
\data_p1[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => in_a_TSTRB(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1__4_n_2\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7140"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => in_a_TREADY_int_regslice,
      I3 => in_a_TVALID,
      O => load_p1
    );
\data_p1[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => in_a_TSTRB(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_2__2_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__4_n_2\,
      Q => Q(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__4_n_2\,
      Q => Q(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__4_n_2\,
      Q => Q(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_2__2_n_2\,
      Q => Q(3),
      R => '0'
    );
\data_p2[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_a_TVALID,
      I1 => ack_in_t_reg_n_2,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TSTRB(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TSTRB(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TSTRB(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => in_a_TSTRB(3),
      Q => data_p2(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_array_mult_0_0_array_mult_regslice_both__parameterized0_7\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    result_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID : in STD_LOGIC;
    result_TREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_array_mult_0_0_array_mult_regslice_both__parameterized0_7\ : entity is "array_mult_regslice_both";
end \main_array_mult_0_0_array_mult_regslice_both__parameterized0_7\;

architecture STRUCTURE of \main_array_mult_0_0_array_mult_regslice_both__parameterized0_7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ack_in_t_i_1__3_n_2\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair44";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__3\ : label is "soft_lutpair44";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0320"
    )
        port map (
      I0 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I1 => result_TREADY,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0C388"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I2 => result_TREADY,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \^q\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \^q\(1),
      R => SS(0)
    );
\ack_in_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCD5DD"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^ack_in_t_reg_0\,
      I2 => result_TREADY,
      I3 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I4 => \^q\(0),
      O => \ack_in_t_i_1__3_n_2\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__3_n_2\,
      Q => \^ack_in_t_reg_0\,
      R => SS(0)
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A02"
    )
        port map (
      I0 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => result_TREADY,
      O => load_p1
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[3]_0\(0),
      Q => result_TKEEP(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[3]_0\(1),
      Q => result_TKEEP(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[3]_0\(2),
      Q => result_TKEEP(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[3]_0\(3),
      Q => result_TKEEP(3),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \data_p2_reg[3]_0\(0),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \data_p2_reg[3]_0\(1),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \data_p2_reg[3]_0\(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \data_p2_reg[3]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_array_mult_0_0_array_mult_regslice_both__parameterized0_9\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    result_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID : in STD_LOGIC;
    result_TREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_array_mult_0_0_array_mult_regslice_both__parameterized0_9\ : entity is "array_mult_regslice_both";
end \main_array_mult_0_0_array_mult_regslice_both__parameterized0_9\;

architecture STRUCTURE of \main_array_mult_0_0_array_mult_regslice_both__parameterized0_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ack_in_t_i_1__2_n_2\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair46";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__2\ : label is "soft_lutpair46";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0320"
    )
        port map (
      I0 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I1 => result_TREADY,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0C388"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I2 => result_TREADY,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \^q\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \^q\(1),
      R => SS(0)
    );
\ack_in_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCD5DD"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^ack_in_t_reg_0\,
      I2 => result_TREADY,
      I3 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I4 => \^q\(0),
      O => \ack_in_t_i_1__2_n_2\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__2_n_2\,
      Q => \^ack_in_t_reg_0\,
      R => SS(0)
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A02"
    )
        port map (
      I0 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => result_TREADY,
      O => load_p1
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[3]_0\(0),
      Q => result_TSTRB(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[3]_0\(1),
      Q => result_TSTRB(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[3]_0\(2),
      Q => result_TSTRB(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[3]_0\(3),
      Q => result_TSTRB(3),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \data_p2_reg[3]_0\(0),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \data_p2_reg[3]_0\(1),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \data_p2_reg[3]_0\(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \data_p2_reg[3]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_array_mult_0_0_array_mult_regslice_both__parameterized1\ is
  port (
    \data_p1_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_a_TVALID : in STD_LOGIC;
    in_a_TREADY_int_regslice : in STD_LOGIC;
    in_a_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_array_mult_0_0_array_mult_regslice_both__parameterized1\ : entity is "array_mult_regslice_both";
end \main_array_mult_0_0_array_mult_regslice_both__parameterized1\;

architecture STRUCTURE of \main_array_mult_0_0_array_mult_regslice_both__parameterized1\ is
  signal \ack_in_t_i_1__6_n_2\ : STD_LOGIC;
  signal ack_in_t_reg_n_2 : STD_LOGIC;
  signal \data_p1[0]_i_1__6_n_2\ : STD_LOGIC;
  signal \data_p1[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \^data_p1_reg[0]_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair40";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__6\ : label is "soft_lutpair40";
begin
  \data_p1_reg[0]_0\ <= \^data_p1_reg[0]_0\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0320"
    )
        port map (
      I0 => in_a_TVALID,
      I1 => in_a_TREADY_int_regslice,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0C388"
    )
        port map (
      I0 => ack_in_t_reg_n_2,
      I1 => in_a_TVALID,
      I2 => in_a_TREADY_int_regslice,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SS(0)
    );
\ack_in_t_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCD5DD"
    )
        port map (
      I0 => \state__0\(1),
      I1 => ack_in_t_reg_n_2,
      I2 => in_a_TREADY_int_regslice,
      I3 => in_a_TVALID,
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__6_n_2\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__6_n_2\,
      Q => ack_in_t_reg_n_2,
      R => SS(0)
    );
\data_p1[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFEEFFF2A022000"
    )
        port map (
      I0 => \data_p1[0]_i_2__0_n_2\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_a_TREADY_int_regslice,
      I4 => in_a_TVALID,
      I5 => \^data_p1_reg[0]_0\,
      O => \data_p1[0]_i_1__6_n_2\
    );
\data_p1[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => in_a_TLAST(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2,
      O => \data_p1[0]_i_2__0_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__6_n_2\,
      Q => \^data_p1_reg[0]_0\,
      R => '0'
    );
\data_p2[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => in_a_TLAST(0),
      I1 => in_a_TVALID,
      I2 => ack_in_t_reg_n_2,
      I3 => data_p2,
      O => \data_p2[0]_i_1__2_n_2\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__2_n_2\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_array_mult_0_0_array_mult_regslice_both__parameterized1_8\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC;
    result_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID : in STD_LOGIC;
    result_TREADY : in STD_LOGIC;
    mult_acc_last_reg_794 : in STD_LOGIC;
    result_TVALID2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_array_mult_0_0_array_mult_regslice_both__parameterized1_8\ : entity is "array_mult_regslice_both";
end \main_array_mult_0_0_array_mult_regslice_both__parameterized1_8\;

architecture STRUCTURE of \main_array_mult_0_0_array_mult_regslice_both__parameterized1_8\ is
  signal \ack_in_t_i_1__1_n_2\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__5_n_2\ : STD_LOGIC;
  signal \data_p1[0]_i_2_n_2\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^result_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair45";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__1\ : label is "soft_lutpair45";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2 <= \^data_p2\;
  result_TLAST(0) <= \^result_tlast\(0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0320"
    )
        port map (
      I0 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I1 => result_TREADY,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0C388"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I2 => result_TREADY,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SS(0)
    );
\ack_in_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCD5DD"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \^ack_in_t_reg_0\,
      I2 => result_TREADY,
      I3 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__1_n_2\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__1_n_2\,
      Q => \^ack_in_t_reg_0\,
      R => SS(0)
    );
\data_p1[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABBFFFB0A880008"
    )
        port map (
      I0 => \data_p1[0]_i_2_n_2\,
      I1 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => result_TREADY,
      I5 => \^result_tlast\(0),
      O => \data_p1[0]_i_1__5_n_2\
    );
\data_p1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888088"
    )
        port map (
      I0 => mult_acc_last_reg_794,
      I1 => result_TVALID2,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \^data_p2\,
      O => \data_p1[0]_i_2_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__5_n_2\,
      Q => \^result_tlast\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_DATA_IN_B_s_axi is
  port (
    s_axi_DATA_IN_B_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_DATA_IN_B_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_DATA_IN_B_WREADY : out STD_LOGIC;
    s_axi_DATA_IN_B_RVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_DATA_IN_B_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_DATA_IN_B_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_DATA_IN_B_WVALID : in STD_LOGIC;
    s_axi_DATA_IN_B_ARVALID : in STD_LOGIC;
    s_axi_DATA_IN_B_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_DATA_IN_B_RREADY : in STD_LOGIC;
    s_axi_DATA_IN_B_AWVALID : in STD_LOGIC;
    s_axi_DATA_IN_B_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_DATA_IN_B_BREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_DATA_IN_B_s_axi : entity is "array_mult_DATA_IN_B_s_axi";
end main_array_mult_0_0_array_mult_DATA_IN_B_s_axi;

architecture STRUCTURE of main_array_mult_0_0_array_mult_DATA_IN_B_s_axi is
  signal \FSM_onehot_rstate[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate_reg_n_2_[2]\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_2_[2]\ : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal int_in_b_n_72 : STD_LOGIC;
  signal int_in_b_read : STD_LOGIC;
  signal int_in_b_read0 : STD_LOGIC;
  signal int_in_b_write_i_1_n_2 : STD_LOGIC;
  signal int_in_b_write_reg_n_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^s_axi_data_in_b_bvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1__0\ : label is "soft_lutpair13";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of int_in_b_read_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of s_axi_DATA_IN_B_WREADY_INST_0 : label is "soft_lutpair14";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  s_axi_DATA_IN_B_BVALID <= \^s_axi_data_in_b_bvalid\;
\FSM_onehot_rstate[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF5D5D"
    )
        port map (
      I0 => \FSM_onehot_rstate_reg_n_2_[2]\,
      I1 => s_axi_DATA_IN_B_RREADY,
      I2 => int_in_b_read,
      I3 => s_axi_DATA_IN_B_ARVALID,
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[1]_i_1__0_n_2\
    );
\FSM_onehot_rstate[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => \FSM_onehot_rstate_reg_n_2_[2]\,
      I1 => int_in_b_read,
      I2 => s_axi_DATA_IN_B_RREADY,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => s_axi_DATA_IN_B_ARVALID,
      O => \FSM_onehot_rstate[2]_i_1__0_n_2\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1__0_n_2\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => SS(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1__0_n_2\,
      Q => \FSM_onehot_rstate_reg_n_2_[2]\,
      R => SS(0)
    );
\FSM_onehot_wstate[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FFD1D1"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg_n_2_[2]\,
      I1 => \^s_axi_data_in_b_bvalid\,
      I2 => s_axi_DATA_IN_B_BREADY,
      I3 => s_axi_DATA_IN_B_AWVALID,
      I4 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[1]_i_1__0_n_2\
    );
\FSM_onehot_wstate[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80AA80AA80AA"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg_n_2_[2]\,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_DATA_IN_B_ARVALID,
      I3 => s_axi_DATA_IN_B_WVALID,
      I4 => \^fsm_onehot_wstate_reg[1]_0\,
      I5 => s_axi_DATA_IN_B_AWVALID,
      O => \FSM_onehot_wstate[2]_i_1__0_n_2\
    );
\FSM_onehot_wstate[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF444444444444"
    )
        port map (
      I0 => s_axi_DATA_IN_B_BREADY,
      I1 => \^s_axi_data_in_b_bvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_DATA_IN_B_ARVALID,
      I4 => s_axi_DATA_IN_B_WVALID,
      I5 => \FSM_onehot_wstate_reg_n_2_[2]\,
      O => \FSM_onehot_wstate[3]_i_1__0_n_2\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1__0_n_2\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => SS(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1__0_n_2\,
      Q => \FSM_onehot_wstate_reg_n_2_[2]\,
      R => SS(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1__0_n_2\,
      Q => \^s_axi_data_in_b_bvalid\,
      R => SS(0)
    );
int_in_b: entity work.main_array_mult_0_0_array_mult_DATA_IN_B_s_axi_ram
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(24 downto 0) => Q(24 downto 0),
      \ap_CS_fsm_reg[19]\ => \ap_CS_fsm_reg[19]\,
      \ap_CS_fsm_reg[22]\ => \ap_CS_fsm_reg[22]\,
      \ap_CS_fsm_reg[25]\ => \ap_CS_fsm_reg[25]\,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      int_in_b_read => int_in_b_read,
      mem_reg_0 => int_in_b_write_reg_n_2,
      mem_reg_1 => \^fsm_onehot_rstate_reg[1]_0\,
      mem_reg_2(4 downto 0) => p_0_in(4 downto 0),
      mem_reg_3 => \FSM_onehot_wstate_reg_n_2_[2]\,
      s_axi_DATA_IN_B_ARADDR(4 downto 0) => s_axi_DATA_IN_B_ARADDR(4 downto 0),
      s_axi_DATA_IN_B_ARVALID => s_axi_DATA_IN_B_ARVALID,
      s_axi_DATA_IN_B_ARVALID_0 => int_in_b_n_72,
      s_axi_DATA_IN_B_RDATA(31 downto 0) => s_axi_DATA_IN_B_RDATA(31 downto 0),
      s_axi_DATA_IN_B_WDATA(31 downto 0) => s_axi_DATA_IN_B_WDATA(31 downto 0),
      s_axi_DATA_IN_B_WSTRB(3 downto 0) => s_axi_DATA_IN_B_WSTRB(3 downto 0),
      s_axi_DATA_IN_B_WVALID => s_axi_DATA_IN_B_WVALID
    );
int_in_b_read_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_DATA_IN_B_ARADDR(5),
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_DATA_IN_B_ARVALID,
      O => int_in_b_read0
    );
int_in_b_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_in_b_read0,
      Q => int_in_b_read,
      R => SS(0)
    );
int_in_b_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => s_axi_DATA_IN_B_AWADDR(5),
      I1 => aw_hs,
      I2 => int_in_b_n_72,
      I3 => s_axi_DATA_IN_B_WVALID,
      I4 => \FSM_onehot_wstate_reg_n_2_[2]\,
      I5 => int_in_b_write_reg_n_2,
      O => int_in_b_write_i_1_n_2
    );
int_in_b_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_in_b_write_i_1_n_2,
      Q => int_in_b_write_reg_n_2,
      R => SS(0)
    );
s_axi_DATA_IN_B_RVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_rstate_reg_n_2_[2]\,
      I1 => int_in_b_read,
      O => s_axi_DATA_IN_B_RVALID
    );
s_axi_DATA_IN_B_WREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_DATA_IN_B_ARVALID,
      I2 => \FSM_onehot_wstate_reg_n_2_[2]\,
      O => s_axi_DATA_IN_B_WREADY
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_DATA_IN_B_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => aw_hs
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_DATA_IN_B_AWADDR(0),
      Q => p_0_in(0),
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_DATA_IN_B_AWADDR(1),
      Q => p_0_in(1),
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_DATA_IN_B_AWADDR(2),
      Q => p_0_in(2),
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_DATA_IN_B_AWADDR(3),
      Q => p_0_in(3),
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_DATA_IN_B_AWADDR(4),
      Q => p_0_in(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_array_mult_Pipeline_ROWS_LOOP is
  port (
    in_a_store_data_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    in_a_store_data_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ack_in_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID : out STD_LOGIC;
    ack_in_t_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in_t_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_a_store_keep_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_reg_693_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \ap_CS_fsm_reg[28]\ : out STD_LOGIC;
    \mult_acc_last_reg_794_reg[0]_0\ : out STD_LOGIC;
    mult_acc_last_reg_794 : out STD_LOGIC;
    result_TVALID2 : out STD_LOGIC;
    in_a_store_last_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    result_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    \data_p1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    result_TREADY_int_regslice : in STD_LOGIC;
    \data_p2_reg[3]\ : in STD_LOGIC;
    \data_p2_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_init_int : in STD_LOGIC;
    ap_loop_init : in STD_LOGIC;
    in_a_TREADY_int_regslice : in STD_LOGIC;
    \data_p2_reg[0]\ : in STD_LOGIC;
    data_p2 : in STD_LOGIC;
    buff0_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_7 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_8 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_a_store_data_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_a_store_data_1_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_a_store_data_4_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_a_store_data_2_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_a_store_data_3_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mult_acc_keep_reg_769_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mult_acc_strb_reg_774_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_a_store_last_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \reg_471_reg[0]_0\ : in STD_LOGIC;
    buff0_reg_9 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_11 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_12 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_14 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_15 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_16 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_18 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_19 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_21 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_22 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_23 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_array_mult_Pipeline_ROWS_LOOP : entity is "array_mult_array_mult_Pipeline_ROWS_LOOP";
end main_array_mult_0_0_array_mult_array_mult_Pipeline_ROWS_LOOP;

architecture STRUCTURE of main_array_mult_0_0_array_mult_array_mult_Pipeline_ROWS_LOOP is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_2 : STD_LOGIC;
  signal ap_ready_int : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_1\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_2\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_3\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \data_p2[11]_i_2_n_2\ : STD_LOGIC;
  signal \data_p2[11]_i_3_n_2\ : STD_LOGIC;
  signal \data_p2[11]_i_4_n_2\ : STD_LOGIC;
  signal \data_p2[11]_i_5_n_2\ : STD_LOGIC;
  signal \data_p2[11]_i_6_n_2\ : STD_LOGIC;
  signal \data_p2[11]_i_7_n_2\ : STD_LOGIC;
  signal \data_p2[11]_i_8_n_2\ : STD_LOGIC;
  signal \data_p2[11]_i_9_n_2\ : STD_LOGIC;
  signal \data_p2[15]_i_2_n_2\ : STD_LOGIC;
  signal \data_p2[15]_i_3_n_2\ : STD_LOGIC;
  signal \data_p2[15]_i_4_n_2\ : STD_LOGIC;
  signal \data_p2[15]_i_5_n_2\ : STD_LOGIC;
  signal \data_p2[15]_i_6_n_2\ : STD_LOGIC;
  signal \data_p2[15]_i_7_n_2\ : STD_LOGIC;
  signal \data_p2[15]_i_8_n_2\ : STD_LOGIC;
  signal \data_p2[15]_i_9_n_2\ : STD_LOGIC;
  signal \data_p2[19]_i_2_n_2\ : STD_LOGIC;
  signal \data_p2[19]_i_3_n_2\ : STD_LOGIC;
  signal \data_p2[19]_i_4_n_2\ : STD_LOGIC;
  signal \data_p2[19]_i_5_n_2\ : STD_LOGIC;
  signal \data_p2[19]_i_6_n_2\ : STD_LOGIC;
  signal \data_p2[19]_i_7_n_2\ : STD_LOGIC;
  signal \data_p2[19]_i_8_n_2\ : STD_LOGIC;
  signal \data_p2[19]_i_9_n_2\ : STD_LOGIC;
  signal \data_p2[23]_i_2_n_2\ : STD_LOGIC;
  signal \data_p2[23]_i_3_n_2\ : STD_LOGIC;
  signal \data_p2[23]_i_4_n_2\ : STD_LOGIC;
  signal \data_p2[23]_i_5_n_2\ : STD_LOGIC;
  signal \data_p2[23]_i_6_n_2\ : STD_LOGIC;
  signal \data_p2[23]_i_7_n_2\ : STD_LOGIC;
  signal \data_p2[23]_i_8_n_2\ : STD_LOGIC;
  signal \data_p2[23]_i_9_n_2\ : STD_LOGIC;
  signal \data_p2[27]_i_2_n_2\ : STD_LOGIC;
  signal \data_p2[27]_i_3_n_2\ : STD_LOGIC;
  signal \data_p2[27]_i_4_n_2\ : STD_LOGIC;
  signal \data_p2[27]_i_5_n_2\ : STD_LOGIC;
  signal \data_p2[27]_i_6_n_2\ : STD_LOGIC;
  signal \data_p2[27]_i_7_n_2\ : STD_LOGIC;
  signal \data_p2[27]_i_8_n_2\ : STD_LOGIC;
  signal \data_p2[27]_i_9_n_2\ : STD_LOGIC;
  signal \data_p2[31]_i_3_n_2\ : STD_LOGIC;
  signal \data_p2[31]_i_4_n_2\ : STD_LOGIC;
  signal \data_p2[31]_i_5_n_2\ : STD_LOGIC;
  signal \data_p2[31]_i_6_n_2\ : STD_LOGIC;
  signal \data_p2[31]_i_7_n_2\ : STD_LOGIC;
  signal \data_p2[31]_i_8_n_2\ : STD_LOGIC;
  signal \data_p2[31]_i_9_n_2\ : STD_LOGIC;
  signal \data_p2[3]_i_2__1_n_2\ : STD_LOGIC;
  signal \data_p2[3]_i_3_n_2\ : STD_LOGIC;
  signal \data_p2[3]_i_4_n_2\ : STD_LOGIC;
  signal \data_p2[3]_i_5_n_2\ : STD_LOGIC;
  signal \data_p2[3]_i_6_n_2\ : STD_LOGIC;
  signal \data_p2[3]_i_7_n_2\ : STD_LOGIC;
  signal \data_p2[3]_i_8_n_2\ : STD_LOGIC;
  signal \data_p2[7]_i_2_n_2\ : STD_LOGIC;
  signal \data_p2[7]_i_3_n_2\ : STD_LOGIC;
  signal \data_p2[7]_i_4_n_2\ : STD_LOGIC;
  signal \data_p2[7]_i_5_n_2\ : STD_LOGIC;
  signal \data_p2[7]_i_6_n_2\ : STD_LOGIC;
  signal \data_p2[7]_i_7_n_2\ : STD_LOGIC;
  signal \data_p2[7]_i_8_n_2\ : STD_LOGIC;
  signal \data_p2[7]_i_9_n_2\ : STD_LOGIC;
  signal \data_p2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \data_p2_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \data_p2_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \data_p2_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \data_p2_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \data_p2_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \data_p2_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \data_p2_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \data_p2_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \data_p2_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \data_p2_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \data_p2_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \data_p2_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \data_p2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \data_p2_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \data_p2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \data_p2_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_in_a_store_keep_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^grp_array_mult_pipeline_rows_loop_fu_400_result_tvalid\ : STD_LOGIC;
  signal grp_fu_399_ce : STD_LOGIC;
  signal grp_fu_411_p11 : STD_LOGIC;
  signal grp_fu_411_p113_out : STD_LOGIC;
  signal grp_fu_453_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_1_fu_124 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_1_fu_12406_out : STD_LOGIC;
  signal \i_1_fu_124[0]_i_2_n_2\ : STD_LOGIC;
  signal \^i_reg_693_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \icmp_ln30_reg_700_reg_n_2_[0]\ : STD_LOGIC;
  signal \^in_a_store_data_ce0\ : STD_LOGIC;
  signal \^in_a_store_keep_address0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mul_32s_32s_32_2_1_U13_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_32 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_33 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_32 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_33 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_3 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_32 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_33 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_34 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_35 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_36 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_37 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_5 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_32 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_33 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_34 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_35 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_32 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_33 : STD_LOGIC;
  signal mul_ln40_23_reg_784 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln40_23_reg_7840 : STD_LOGIC;
  signal mul_ln40_24_reg_789 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mult_acc_keep_reg_769 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mult_acc_keep_reg_769[3]_i_1_n_2\ : STD_LOGIC;
  signal mult_acc_keep_reg_769_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mult_acc_last_reg_794\ : STD_LOGIC;
  signal mult_acc_strb_reg_774 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mult_acc_strb_reg_774_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_4_in : STD_LOGIC;
  signal p_shl_fu_520_p3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal reg_419 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_4190 : STD_LOGIC;
  signal reg_423 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_427 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_431 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_4310 : STD_LOGIC;
  signal reg_435 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_439 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_4390 : STD_LOGIC;
  signal reg_443 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_471 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_4710 : STD_LOGIC;
  signal \reg_471[11]_i_2_n_2\ : STD_LOGIC;
  signal \reg_471[11]_i_3_n_2\ : STD_LOGIC;
  signal \reg_471[11]_i_4_n_2\ : STD_LOGIC;
  signal \reg_471[11]_i_5_n_2\ : STD_LOGIC;
  signal \reg_471[11]_i_6_n_2\ : STD_LOGIC;
  signal \reg_471[11]_i_7_n_2\ : STD_LOGIC;
  signal \reg_471[11]_i_8_n_2\ : STD_LOGIC;
  signal \reg_471[11]_i_9_n_2\ : STD_LOGIC;
  signal \reg_471[15]_i_2_n_2\ : STD_LOGIC;
  signal \reg_471[15]_i_3_n_2\ : STD_LOGIC;
  signal \reg_471[15]_i_4_n_2\ : STD_LOGIC;
  signal \reg_471[15]_i_5_n_2\ : STD_LOGIC;
  signal \reg_471[15]_i_6_n_2\ : STD_LOGIC;
  signal \reg_471[15]_i_7_n_2\ : STD_LOGIC;
  signal \reg_471[15]_i_8_n_2\ : STD_LOGIC;
  signal \reg_471[15]_i_9_n_2\ : STD_LOGIC;
  signal \reg_471[19]_i_2_n_2\ : STD_LOGIC;
  signal \reg_471[19]_i_3_n_2\ : STD_LOGIC;
  signal \reg_471[19]_i_4_n_2\ : STD_LOGIC;
  signal \reg_471[19]_i_5_n_2\ : STD_LOGIC;
  signal \reg_471[19]_i_6_n_2\ : STD_LOGIC;
  signal \reg_471[19]_i_7_n_2\ : STD_LOGIC;
  signal \reg_471[19]_i_8_n_2\ : STD_LOGIC;
  signal \reg_471[19]_i_9_n_2\ : STD_LOGIC;
  signal \reg_471[23]_i_2_n_2\ : STD_LOGIC;
  signal \reg_471[23]_i_3_n_2\ : STD_LOGIC;
  signal \reg_471[23]_i_4_n_2\ : STD_LOGIC;
  signal \reg_471[23]_i_5_n_2\ : STD_LOGIC;
  signal \reg_471[23]_i_6_n_2\ : STD_LOGIC;
  signal \reg_471[23]_i_7_n_2\ : STD_LOGIC;
  signal \reg_471[23]_i_8_n_2\ : STD_LOGIC;
  signal \reg_471[23]_i_9_n_2\ : STD_LOGIC;
  signal \reg_471[27]_i_2_n_2\ : STD_LOGIC;
  signal \reg_471[27]_i_3_n_2\ : STD_LOGIC;
  signal \reg_471[27]_i_4_n_2\ : STD_LOGIC;
  signal \reg_471[27]_i_5_n_2\ : STD_LOGIC;
  signal \reg_471[27]_i_6_n_2\ : STD_LOGIC;
  signal \reg_471[27]_i_7_n_2\ : STD_LOGIC;
  signal \reg_471[27]_i_8_n_2\ : STD_LOGIC;
  signal \reg_471[27]_i_9_n_2\ : STD_LOGIC;
  signal \reg_471[31]_i_10_n_2\ : STD_LOGIC;
  signal \reg_471[31]_i_11_n_2\ : STD_LOGIC;
  signal \reg_471[31]_i_5_n_2\ : STD_LOGIC;
  signal \reg_471[31]_i_6_n_2\ : STD_LOGIC;
  signal \reg_471[31]_i_7_n_2\ : STD_LOGIC;
  signal \reg_471[31]_i_8_n_2\ : STD_LOGIC;
  signal \reg_471[31]_i_9_n_2\ : STD_LOGIC;
  signal \reg_471[3]_i_2_n_2\ : STD_LOGIC;
  signal \reg_471[3]_i_3_n_2\ : STD_LOGIC;
  signal \reg_471[3]_i_4_n_2\ : STD_LOGIC;
  signal \reg_471[3]_i_5_n_2\ : STD_LOGIC;
  signal \reg_471[3]_i_6_n_2\ : STD_LOGIC;
  signal \reg_471[3]_i_7_n_2\ : STD_LOGIC;
  signal \reg_471[3]_i_8_n_2\ : STD_LOGIC;
  signal \reg_471[7]_i_2_n_2\ : STD_LOGIC;
  signal \reg_471[7]_i_3_n_2\ : STD_LOGIC;
  signal \reg_471[7]_i_4_n_2\ : STD_LOGIC;
  signal \reg_471[7]_i_5_n_2\ : STD_LOGIC;
  signal \reg_471[7]_i_6_n_2\ : STD_LOGIC;
  signal \reg_471[7]_i_7_n_2\ : STD_LOGIC;
  signal \reg_471[7]_i_8_n_2\ : STD_LOGIC;
  signal \reg_471[7]_i_9_n_2\ : STD_LOGIC;
  signal \reg_471_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \reg_471_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \reg_471_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \reg_471_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \reg_471_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \reg_471_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \reg_471_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \reg_471_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \reg_471_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \reg_471_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \reg_471_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \reg_471_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \reg_471_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \reg_471_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \reg_471_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \reg_471_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \reg_471_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \reg_471_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \reg_471_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \reg_471_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \reg_471_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \reg_471_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \reg_471_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \reg_471_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \reg_471_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \reg_471_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \reg_471_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \reg_471_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \reg_471_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \reg_471_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \reg_471_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal result_TDATA15_out : STD_LOGIC;
  signal result_TKEEP1 : STD_LOGIC;
  signal \^result_tvalid2\ : STD_LOGIC;
  signal \tmp_product_i_21__3_n_2\ : STD_LOGIC;
  signal \NLW_data_p2_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_471_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair16";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \data_p1[3]_i_3\ : label is "soft_lutpair16";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_p2[11]_i_2\ : label is "lutpair32";
  attribute HLUTNM of \data_p2[11]_i_5\ : label is "lutpair31";
  attribute HLUTNM of \data_p2[11]_i_6\ : label is "lutpair33";
  attribute HLUTNM of \data_p2[11]_i_7\ : label is "lutpair32";
  attribute HLUTNM of \data_p2[15]_i_2\ : label is "lutpair36";
  attribute HLUTNM of \data_p2[15]_i_3\ : label is "lutpair35";
  attribute HLUTNM of \data_p2[15]_i_4\ : label is "lutpair34";
  attribute HLUTNM of \data_p2[15]_i_5\ : label is "lutpair33";
  attribute HLUTNM of \data_p2[15]_i_6\ : label is "lutpair37";
  attribute HLUTNM of \data_p2[15]_i_7\ : label is "lutpair36";
  attribute HLUTNM of \data_p2[15]_i_8\ : label is "lutpair35";
  attribute HLUTNM of \data_p2[15]_i_9\ : label is "lutpair34";
  attribute HLUTNM of \data_p2[19]_i_2\ : label is "lutpair40";
  attribute HLUTNM of \data_p2[19]_i_3\ : label is "lutpair39";
  attribute HLUTNM of \data_p2[19]_i_4\ : label is "lutpair38";
  attribute HLUTNM of \data_p2[19]_i_5\ : label is "lutpair37";
  attribute HLUTNM of \data_p2[19]_i_6\ : label is "lutpair41";
  attribute HLUTNM of \data_p2[19]_i_7\ : label is "lutpair40";
  attribute HLUTNM of \data_p2[19]_i_8\ : label is "lutpair39";
  attribute HLUTNM of \data_p2[19]_i_9\ : label is "lutpair38";
  attribute HLUTNM of \data_p2[23]_i_2\ : label is "lutpair44";
  attribute HLUTNM of \data_p2[23]_i_3\ : label is "lutpair43";
  attribute HLUTNM of \data_p2[23]_i_4\ : label is "lutpair42";
  attribute HLUTNM of \data_p2[23]_i_5\ : label is "lutpair41";
  attribute HLUTNM of \data_p2[23]_i_6\ : label is "lutpair45";
  attribute HLUTNM of \data_p2[23]_i_7\ : label is "lutpair44";
  attribute HLUTNM of \data_p2[23]_i_8\ : label is "lutpair43";
  attribute HLUTNM of \data_p2[23]_i_9\ : label is "lutpair42";
  attribute HLUTNM of \data_p2[27]_i_2\ : label is "lutpair48";
  attribute HLUTNM of \data_p2[27]_i_3\ : label is "lutpair47";
  attribute HLUTNM of \data_p2[27]_i_4\ : label is "lutpair46";
  attribute HLUTNM of \data_p2[27]_i_5\ : label is "lutpair45";
  attribute HLUTNM of \data_p2[27]_i_6\ : label is "lutpair49";
  attribute HLUTNM of \data_p2[27]_i_7\ : label is "lutpair48";
  attribute HLUTNM of \data_p2[27]_i_8\ : label is "lutpair47";
  attribute HLUTNM of \data_p2[27]_i_9\ : label is "lutpair46";
  attribute SOFT_HLUTNM of \data_p2[31]_i_1\ : label is "soft_lutpair17";
  attribute HLUTNM of \data_p2[31]_i_3\ : label is "lutpair51";
  attribute HLUTNM of \data_p2[31]_i_4\ : label is "lutpair50";
  attribute HLUTNM of \data_p2[31]_i_5\ : label is "lutpair49";
  attribute HLUTNM of \data_p2[31]_i_8\ : label is "lutpair51";
  attribute HLUTNM of \data_p2[31]_i_9\ : label is "lutpair50";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1__0\ : label is "soft_lutpair19";
  attribute HLUTNM of \data_p2[7]_i_2\ : label is "lutpair30";
  attribute HLUTNM of \data_p2[7]_i_6\ : label is "lutpair31";
  attribute HLUTNM of \data_p2[7]_i_7\ : label is "lutpair30";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \data_p2_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \data_p2_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \data_p2_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \data_p2_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \data_p2_reg[19]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \data_p2_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \data_p2_reg[23]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \data_p2_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \data_p2_reg[27]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \data_p2_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \data_p2_reg[31]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \data_p2_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \data_p2_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \data_p2_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \data_p2_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \data_p2_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \i_1_fu_124[0]_i_2\ : label is "soft_lutpair17";
  attribute HLUTNM of \reg_471[11]_i_2\ : label is "lutpair10";
  attribute HLUTNM of \reg_471[11]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \reg_471[11]_i_4\ : label is "lutpair8";
  attribute HLUTNM of \reg_471[11]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \reg_471[11]_i_6\ : label is "lutpair11";
  attribute HLUTNM of \reg_471[11]_i_7\ : label is "lutpair10";
  attribute HLUTNM of \reg_471[11]_i_8\ : label is "lutpair9";
  attribute HLUTNM of \reg_471[11]_i_9\ : label is "lutpair8";
  attribute HLUTNM of \reg_471[15]_i_2\ : label is "lutpair14";
  attribute HLUTNM of \reg_471[15]_i_3\ : label is "lutpair13";
  attribute HLUTNM of \reg_471[15]_i_4\ : label is "lutpair12";
  attribute HLUTNM of \reg_471[15]_i_5\ : label is "lutpair11";
  attribute HLUTNM of \reg_471[15]_i_6\ : label is "lutpair15";
  attribute HLUTNM of \reg_471[15]_i_7\ : label is "lutpair14";
  attribute HLUTNM of \reg_471[15]_i_8\ : label is "lutpair13";
  attribute HLUTNM of \reg_471[15]_i_9\ : label is "lutpair12";
  attribute HLUTNM of \reg_471[19]_i_2\ : label is "lutpair18";
  attribute HLUTNM of \reg_471[19]_i_3\ : label is "lutpair17";
  attribute HLUTNM of \reg_471[19]_i_4\ : label is "lutpair16";
  attribute HLUTNM of \reg_471[19]_i_5\ : label is "lutpair15";
  attribute HLUTNM of \reg_471[19]_i_6\ : label is "lutpair19";
  attribute HLUTNM of \reg_471[19]_i_7\ : label is "lutpair18";
  attribute HLUTNM of \reg_471[19]_i_8\ : label is "lutpair17";
  attribute HLUTNM of \reg_471[19]_i_9\ : label is "lutpair16";
  attribute HLUTNM of \reg_471[23]_i_2\ : label is "lutpair22";
  attribute HLUTNM of \reg_471[23]_i_3\ : label is "lutpair21";
  attribute HLUTNM of \reg_471[23]_i_4\ : label is "lutpair20";
  attribute HLUTNM of \reg_471[23]_i_5\ : label is "lutpair19";
  attribute HLUTNM of \reg_471[23]_i_6\ : label is "lutpair23";
  attribute HLUTNM of \reg_471[23]_i_7\ : label is "lutpair22";
  attribute HLUTNM of \reg_471[23]_i_8\ : label is "lutpair21";
  attribute HLUTNM of \reg_471[23]_i_9\ : label is "lutpair20";
  attribute HLUTNM of \reg_471[27]_i_2\ : label is "lutpair26";
  attribute HLUTNM of \reg_471[27]_i_3\ : label is "lutpair25";
  attribute HLUTNM of \reg_471[27]_i_4\ : label is "lutpair24";
  attribute HLUTNM of \reg_471[27]_i_5\ : label is "lutpair23";
  attribute HLUTNM of \reg_471[27]_i_6\ : label is "lutpair27";
  attribute HLUTNM of \reg_471[27]_i_7\ : label is "lutpair26";
  attribute HLUTNM of \reg_471[27]_i_8\ : label is "lutpair25";
  attribute HLUTNM of \reg_471[27]_i_9\ : label is "lutpair24";
  attribute HLUTNM of \reg_471[31]_i_10\ : label is "lutpair29";
  attribute HLUTNM of \reg_471[31]_i_11\ : label is "lutpair28";
  attribute HLUTNM of \reg_471[31]_i_5\ : label is "lutpair29";
  attribute HLUTNM of \reg_471[31]_i_6\ : label is "lutpair28";
  attribute HLUTNM of \reg_471[31]_i_7\ : label is "lutpair27";
  attribute HLUTNM of \reg_471[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \reg_471[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \reg_471[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \reg_471[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \reg_471[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \reg_471[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \reg_471[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \reg_471[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \reg_471[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \reg_471[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \reg_471[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \reg_471[7]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \reg_471[7]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \reg_471[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \reg_471[7]_i_9\ : label is "lutpair4";
  attribute ADDER_THRESHOLD of \reg_471_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_471_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_471_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_471_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_471_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_471_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_471_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_471_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \zext_ln40_1_reg_749[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \zext_ln40_1_reg_749[4]_i_1\ : label is "soft_lutpair18";
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID <= \^grp_array_mult_pipeline_rows_loop_fu_400_result_tvalid\;
  \i_reg_693_reg[1]_0\(1 downto 0) <= \^i_reg_693_reg[1]_0\(1 downto 0);
  in_a_store_data_ce0 <= \^in_a_store_data_ce0\;
  in_a_store_keep_address0(2 downto 0) <= \^in_a_store_keep_address0\(2 downto 0);
  mult_acc_last_reg_794 <= \^mult_acc_last_reg_794\;
  result_TVALID2 <= \^result_tvalid2\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCF04C4C4C4"
    )
        port map (
      I0 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => Q(2),
      I4 => result_TREADY_int_regslice,
      I5 => ap_CS_fsm_pp0_stage4,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8F8F8F8C8080808"
    )
        port map (
      I0 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => Q(2),
      I4 => result_TREADY_int_regslice,
      I5 => \^ap_cs_fsm_reg[1]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEA222"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => Q(2),
      I3 => result_TREADY_int_regslice,
      I4 => ap_CS_fsm_pp0_stage2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8080000"
    )
        port map (
      I0 => \icmp_ln30_reg_700_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      I3 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage4,
      I5 => mul_32s_32s_32_2_1_U15_n_5,
      O => ap_done_reg1
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEA222"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => Q(2),
      I3 => result_TREADY_int_regslice,
      I4 => ap_CS_fsm_pp0_stage3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEA222"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => Q(2),
      I3 => result_TREADY_int_regslice,
      I4 => ap_CS_fsm_pp0_stage4,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage3,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage4,
      R => SS(0)
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => SS(0)
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808880888C888088"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => ap_rst_n,
      I2 => mul_32s_32s_32_2_1_U15_n_5,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \icmp_ln30_reg_700_reg_n_2_[0]\,
      O => ap_enable_reg_pp0_iter1_i_1_n_2
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_2,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => mult_acc_strb_reg_774_pp0_iter1_reg(0),
      I1 => result_TKEEP1,
      I2 => mult_acc_strb_reg_774(0),
      I3 => \data_p1_reg[0]\(1),
      I4 => \data_p1_reg[0]\(0),
      I5 => \data_p1_reg[3]\(0),
      O => \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_0\(0)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => mult_acc_keep_reg_769_pp0_iter1_reg(0),
      I1 => result_TKEEP1,
      I2 => mult_acc_keep_reg_769(0),
      I3 => \data_p1_reg[0]_0\(1),
      I4 => \data_p1_reg[0]_0\(0),
      I5 => \data_p1_reg[3]_0\(0),
      O => \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_0\(0)
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => mult_acc_strb_reg_774_pp0_iter1_reg(1),
      I1 => result_TKEEP1,
      I2 => mult_acc_strb_reg_774(1),
      I3 => \data_p1_reg[0]\(1),
      I4 => \data_p1_reg[0]\(0),
      I5 => \data_p1_reg[3]\(1),
      O => \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_0\(1)
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => mult_acc_keep_reg_769_pp0_iter1_reg(1),
      I1 => result_TKEEP1,
      I2 => mult_acc_keep_reg_769(1),
      I3 => \data_p1_reg[0]_0\(1),
      I4 => \data_p1_reg[0]_0\(0),
      I5 => \data_p1_reg[3]_0\(1),
      O => \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_0\(1)
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => mult_acc_strb_reg_774_pp0_iter1_reg(2),
      I1 => result_TKEEP1,
      I2 => mult_acc_strb_reg_774(2),
      I3 => \data_p1_reg[0]\(1),
      I4 => \data_p1_reg[0]\(0),
      I5 => \data_p1_reg[3]\(2),
      O => \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_0\(2)
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => mult_acc_keep_reg_769_pp0_iter1_reg(2),
      I1 => result_TKEEP1,
      I2 => mult_acc_keep_reg_769(2),
      I3 => \data_p1_reg[0]_0\(1),
      I4 => \data_p1_reg[0]_0\(0),
      I5 => \data_p1_reg[3]_0\(2),
      O => \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_0\(2)
    );
\data_p1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FE00"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => \^ap_cs_fsm_reg[1]_0\(0),
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \reg_471_reg[0]_0\,
      I4 => ap_CS_fsm_pp0_stage4,
      I5 => ap_CS_fsm_pp0_stage3,
      O => \^grp_array_mult_pipeline_rows_loop_fu_400_result_tvalid\
    );
\data_p1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => mult_acc_strb_reg_774_pp0_iter1_reg(3),
      I1 => result_TKEEP1,
      I2 => mult_acc_strb_reg_774(3),
      I3 => \data_p1_reg[0]\(1),
      I4 => \data_p1_reg[0]\(0),
      I5 => \data_p1_reg[3]\(3),
      O => \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_0\(3)
    );
\data_p1[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => mult_acc_keep_reg_769_pp0_iter1_reg(3),
      I1 => result_TKEEP1,
      I2 => mult_acc_keep_reg_769(3),
      I3 => \data_p1_reg[0]_0\(1),
      I4 => \data_p1_reg[0]_0\(0),
      I5 => \data_p1_reg[3]_0\(3),
      O => \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_0\(3)
    );
\data_p1[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0008000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => result_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => ap_CS_fsm_pp0_stage3,
      O => result_TKEEP1
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFFFBF00A00080"
    )
        port map (
      I0 => mult_acc_strb_reg_774_pp0_iter1_reg(0),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => mul_32s_32s_32_2_1_U15_n_5,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => mult_acc_strb_reg_774(0),
      O => \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_1\(0)
    );
\data_p2[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFFFBF00A00080"
    )
        port map (
      I0 => mult_acc_keep_reg_769_pp0_iter1_reg(0),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => mul_32s_32s_32_2_1_U15_n_5,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => mult_acc_keep_reg_769(0),
      O => \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_1\(0)
    );
\data_p2[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^mult_acc_last_reg_794\,
      I1 => \^result_tvalid2\,
      I2 => \^grp_array_mult_pipeline_rows_loop_fu_400_result_tvalid\,
      I3 => \data_p2_reg[0]\,
      I4 => data_p2,
      O => \mult_acc_last_reg_794_reg[0]_0\
    );
\data_p2[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => Q(2),
      I2 => result_TREADY_int_regslice,
      I3 => ap_CS_fsm_pp0_stage4,
      O => \^result_tvalid2\
    );
\data_p2[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(10),
      I1 => \^result_tvalid2\,
      I2 => reg_439(10),
      I3 => result_TDATA15_out,
      I4 => reg_431(10),
      O => p_0_in(10)
    );
\data_p2[11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(10),
      I1 => \^result_tvalid2\,
      I2 => reg_443(10),
      I3 => result_TDATA15_out,
      I4 => reg_435(10),
      O => p_1_in(10)
    );
\data_p2[11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(9),
      I1 => \^result_tvalid2\,
      I2 => reg_439(9),
      I3 => result_TDATA15_out,
      I4 => reg_431(9),
      O => p_0_in(9)
    );
\data_p2[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(9),
      I1 => \^result_tvalid2\,
      I2 => reg_443(9),
      I3 => result_TDATA15_out,
      I4 => reg_435(9),
      O => p_1_in(9)
    );
\data_p2[11]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(8),
      I1 => \^result_tvalid2\,
      I2 => reg_439(8),
      I3 => result_TDATA15_out,
      I4 => reg_431(8),
      O => p_0_in(8)
    );
\data_p2[11]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(8),
      I1 => \^result_tvalid2\,
      I2 => reg_443(8),
      I3 => result_TDATA15_out,
      I4 => reg_435(8),
      O => p_1_in(8)
    );
\data_p2[11]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(7),
      I1 => \^result_tvalid2\,
      I2 => reg_439(7),
      I3 => result_TDATA15_out,
      I4 => reg_431(7),
      O => p_0_in(7)
    );
\data_p2[11]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(7),
      I1 => \^result_tvalid2\,
      I2 => reg_443(7),
      I3 => result_TDATA15_out,
      I4 => reg_435(7),
      O => p_1_in(7)
    );
\data_p2[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => p_1_in(10),
      I2 => reg_471(10),
      O => \data_p2[11]_i_2_n_2\
    );
\data_p2[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => p_1_in(9),
      I2 => reg_471(9),
      O => \data_p2[11]_i_3_n_2\
    );
\data_p2[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_1_in(8),
      I2 => reg_471(8),
      O => \data_p2[11]_i_4_n_2\
    );
\data_p2[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_1_in(7),
      I2 => reg_471(7),
      O => \data_p2[11]_i_5_n_2\
    );
\data_p2[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(11),
      I1 => p_1_in(11),
      I2 => reg_471(11),
      I3 => \data_p2[11]_i_2_n_2\,
      O => \data_p2[11]_i_6_n_2\
    );
\data_p2[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(10),
      I1 => p_1_in(10),
      I2 => reg_471(10),
      I3 => \data_p2[11]_i_3_n_2\,
      O => \data_p2[11]_i_7_n_2\
    );
\data_p2[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(9),
      I1 => p_1_in(9),
      I2 => reg_471(9),
      I3 => \data_p2[11]_i_4_n_2\,
      O => \data_p2[11]_i_8_n_2\
    );
\data_p2[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_1_in(8),
      I2 => reg_471(8),
      I3 => \data_p2[11]_i_5_n_2\,
      O => \data_p2[11]_i_9_n_2\
    );
\data_p2[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(14),
      I1 => \^result_tvalid2\,
      I2 => reg_439(14),
      I3 => result_TDATA15_out,
      I4 => reg_431(14),
      O => p_0_in(14)
    );
\data_p2[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(14),
      I1 => \^result_tvalid2\,
      I2 => reg_443(14),
      I3 => result_TDATA15_out,
      I4 => reg_435(14),
      O => p_1_in(14)
    );
\data_p2[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(13),
      I1 => \^result_tvalid2\,
      I2 => reg_439(13),
      I3 => result_TDATA15_out,
      I4 => reg_431(13),
      O => p_0_in(13)
    );
\data_p2[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(13),
      I1 => \^result_tvalid2\,
      I2 => reg_443(13),
      I3 => result_TDATA15_out,
      I4 => reg_435(13),
      O => p_1_in(13)
    );
\data_p2[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(12),
      I1 => \^result_tvalid2\,
      I2 => reg_439(12),
      I3 => result_TDATA15_out,
      I4 => reg_431(12),
      O => p_0_in(12)
    );
\data_p2[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(12),
      I1 => \^result_tvalid2\,
      I2 => reg_443(12),
      I3 => result_TDATA15_out,
      I4 => reg_435(12),
      O => p_1_in(12)
    );
\data_p2[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(11),
      I1 => \^result_tvalid2\,
      I2 => reg_439(11),
      I3 => result_TDATA15_out,
      I4 => reg_431(11),
      O => p_0_in(11)
    );
\data_p2[15]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(11),
      I1 => \^result_tvalid2\,
      I2 => reg_443(11),
      I3 => result_TDATA15_out,
      I4 => reg_435(11),
      O => p_1_in(11)
    );
\data_p2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_1_in(14),
      I2 => reg_471(14),
      O => \data_p2[15]_i_2_n_2\
    );
\data_p2[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_1_in(13),
      I2 => reg_471(13),
      O => \data_p2[15]_i_3_n_2\
    );
\data_p2[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_1_in(12),
      I2 => reg_471(12),
      O => \data_p2[15]_i_4_n_2\
    );
\data_p2[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => p_1_in(11),
      I2 => reg_471(11),
      O => \data_p2[15]_i_5_n_2\
    );
\data_p2[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(15),
      I1 => p_1_in(15),
      I2 => reg_471(15),
      I3 => \data_p2[15]_i_2_n_2\,
      O => \data_p2[15]_i_6_n_2\
    );
\data_p2[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_1_in(14),
      I2 => reg_471(14),
      I3 => \data_p2[15]_i_3_n_2\,
      O => \data_p2[15]_i_7_n_2\
    );
\data_p2[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_1_in(13),
      I2 => reg_471(13),
      I3 => \data_p2[15]_i_4_n_2\,
      O => \data_p2[15]_i_8_n_2\
    );
\data_p2[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_1_in(12),
      I2 => reg_471(12),
      I3 => \data_p2[15]_i_5_n_2\,
      O => \data_p2[15]_i_9_n_2\
    );
\data_p2[19]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(18),
      I1 => \^result_tvalid2\,
      I2 => reg_439(18),
      I3 => result_TDATA15_out,
      I4 => reg_431(18),
      O => p_0_in(18)
    );
\data_p2[19]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(18),
      I1 => \^result_tvalid2\,
      I2 => reg_443(18),
      I3 => result_TDATA15_out,
      I4 => reg_435(18),
      O => p_1_in(18)
    );
\data_p2[19]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(17),
      I1 => \^result_tvalid2\,
      I2 => reg_439(17),
      I3 => result_TDATA15_out,
      I4 => reg_431(17),
      O => p_0_in(17)
    );
\data_p2[19]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(17),
      I1 => \^result_tvalid2\,
      I2 => reg_443(17),
      I3 => result_TDATA15_out,
      I4 => reg_435(17),
      O => p_1_in(17)
    );
\data_p2[19]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(16),
      I1 => \^result_tvalid2\,
      I2 => reg_439(16),
      I3 => result_TDATA15_out,
      I4 => reg_431(16),
      O => p_0_in(16)
    );
\data_p2[19]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(16),
      I1 => \^result_tvalid2\,
      I2 => reg_443(16),
      I3 => result_TDATA15_out,
      I4 => reg_435(16),
      O => p_1_in(16)
    );
\data_p2[19]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(15),
      I1 => \^result_tvalid2\,
      I2 => reg_439(15),
      I3 => result_TDATA15_out,
      I4 => reg_431(15),
      O => p_0_in(15)
    );
\data_p2[19]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(15),
      I1 => \^result_tvalid2\,
      I2 => reg_443(15),
      I3 => result_TDATA15_out,
      I4 => reg_435(15),
      O => p_1_in(15)
    );
\data_p2[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_1_in(18),
      I2 => reg_471(18),
      O => \data_p2[19]_i_2_n_2\
    );
\data_p2[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => p_1_in(17),
      I2 => reg_471(17),
      O => \data_p2[19]_i_3_n_2\
    );
\data_p2[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => p_1_in(16),
      I2 => reg_471(16),
      O => \data_p2[19]_i_4_n_2\
    );
\data_p2[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => p_1_in(15),
      I2 => reg_471(15),
      O => \data_p2[19]_i_5_n_2\
    );
\data_p2[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(19),
      I1 => p_1_in(19),
      I2 => reg_471(19),
      I3 => \data_p2[19]_i_2_n_2\,
      O => \data_p2[19]_i_6_n_2\
    );
\data_p2[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_1_in(18),
      I2 => reg_471(18),
      I3 => \data_p2[19]_i_3_n_2\,
      O => \data_p2[19]_i_7_n_2\
    );
\data_p2[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(17),
      I1 => p_1_in(17),
      I2 => reg_471(17),
      I3 => \data_p2[19]_i_4_n_2\,
      O => \data_p2[19]_i_8_n_2\
    );
\data_p2[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(16),
      I1 => p_1_in(16),
      I2 => reg_471(16),
      I3 => \data_p2[19]_i_5_n_2\,
      O => \data_p2[19]_i_9_n_2\
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFFFBF00A00080"
    )
        port map (
      I0 => mult_acc_strb_reg_774_pp0_iter1_reg(1),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => mul_32s_32s_32_2_1_U15_n_5,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => mult_acc_strb_reg_774(1),
      O => \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_1\(1)
    );
\data_p2[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFFFBF00A00080"
    )
        port map (
      I0 => mult_acc_keep_reg_769_pp0_iter1_reg(1),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => mul_32s_32s_32_2_1_U15_n_5,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => mult_acc_keep_reg_769(1),
      O => \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_1\(1)
    );
\data_p2[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(22),
      I1 => \^result_tvalid2\,
      I2 => reg_439(22),
      I3 => result_TDATA15_out,
      I4 => reg_431(22),
      O => p_0_in(22)
    );
\data_p2[23]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(22),
      I1 => \^result_tvalid2\,
      I2 => reg_443(22),
      I3 => result_TDATA15_out,
      I4 => reg_435(22),
      O => p_1_in(22)
    );
\data_p2[23]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(21),
      I1 => \^result_tvalid2\,
      I2 => reg_439(21),
      I3 => result_TDATA15_out,
      I4 => reg_431(21),
      O => p_0_in(21)
    );
\data_p2[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(21),
      I1 => \^result_tvalid2\,
      I2 => reg_443(21),
      I3 => result_TDATA15_out,
      I4 => reg_435(21),
      O => p_1_in(21)
    );
\data_p2[23]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(20),
      I1 => \^result_tvalid2\,
      I2 => reg_439(20),
      I3 => result_TDATA15_out,
      I4 => reg_431(20),
      O => p_0_in(20)
    );
\data_p2[23]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(20),
      I1 => \^result_tvalid2\,
      I2 => reg_443(20),
      I3 => result_TDATA15_out,
      I4 => reg_435(20),
      O => p_1_in(20)
    );
\data_p2[23]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(19),
      I1 => \^result_tvalid2\,
      I2 => reg_439(19),
      I3 => result_TDATA15_out,
      I4 => reg_431(19),
      O => p_0_in(19)
    );
\data_p2[23]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(19),
      I1 => \^result_tvalid2\,
      I2 => reg_443(19),
      I3 => result_TDATA15_out,
      I4 => reg_435(19),
      O => p_1_in(19)
    );
\data_p2[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(22),
      I1 => p_1_in(22),
      I2 => reg_471(22),
      O => \data_p2[23]_i_2_n_2\
    );
\data_p2[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(21),
      I1 => p_1_in(21),
      I2 => reg_471(21),
      O => \data_p2[23]_i_3_n_2\
    );
\data_p2[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(20),
      I1 => p_1_in(20),
      I2 => reg_471(20),
      O => \data_p2[23]_i_4_n_2\
    );
\data_p2[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => p_1_in(19),
      I2 => reg_471(19),
      O => \data_p2[23]_i_5_n_2\
    );
\data_p2[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(23),
      I1 => p_1_in(23),
      I2 => reg_471(23),
      I3 => \data_p2[23]_i_2_n_2\,
      O => \data_p2[23]_i_6_n_2\
    );
\data_p2[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(22),
      I1 => p_1_in(22),
      I2 => reg_471(22),
      I3 => \data_p2[23]_i_3_n_2\,
      O => \data_p2[23]_i_7_n_2\
    );
\data_p2[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(21),
      I1 => p_1_in(21),
      I2 => reg_471(21),
      I3 => \data_p2[23]_i_4_n_2\,
      O => \data_p2[23]_i_8_n_2\
    );
\data_p2[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(20),
      I1 => p_1_in(20),
      I2 => reg_471(20),
      I3 => \data_p2[23]_i_5_n_2\,
      O => \data_p2[23]_i_9_n_2\
    );
\data_p2[27]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(26),
      I1 => \^result_tvalid2\,
      I2 => reg_439(26),
      I3 => result_TDATA15_out,
      I4 => reg_431(26),
      O => p_0_in(26)
    );
\data_p2[27]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(26),
      I1 => \^result_tvalid2\,
      I2 => reg_443(26),
      I3 => result_TDATA15_out,
      I4 => reg_435(26),
      O => p_1_in(26)
    );
\data_p2[27]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(25),
      I1 => \^result_tvalid2\,
      I2 => reg_439(25),
      I3 => result_TDATA15_out,
      I4 => reg_431(25),
      O => p_0_in(25)
    );
\data_p2[27]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(25),
      I1 => \^result_tvalid2\,
      I2 => reg_443(25),
      I3 => result_TDATA15_out,
      I4 => reg_435(25),
      O => p_1_in(25)
    );
\data_p2[27]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(24),
      I1 => \^result_tvalid2\,
      I2 => reg_439(24),
      I3 => result_TDATA15_out,
      I4 => reg_431(24),
      O => p_0_in(24)
    );
\data_p2[27]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(24),
      I1 => \^result_tvalid2\,
      I2 => reg_443(24),
      I3 => result_TDATA15_out,
      I4 => reg_435(24),
      O => p_1_in(24)
    );
\data_p2[27]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(23),
      I1 => \^result_tvalid2\,
      I2 => reg_439(23),
      I3 => result_TDATA15_out,
      I4 => reg_431(23),
      O => p_0_in(23)
    );
\data_p2[27]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(23),
      I1 => \^result_tvalid2\,
      I2 => reg_443(23),
      I3 => result_TDATA15_out,
      I4 => reg_435(23),
      O => p_1_in(23)
    );
\data_p2[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(26),
      I1 => p_1_in(26),
      I2 => reg_471(26),
      O => \data_p2[27]_i_2_n_2\
    );
\data_p2[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(25),
      I1 => p_1_in(25),
      I2 => reg_471(25),
      O => \data_p2[27]_i_3_n_2\
    );
\data_p2[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_1_in(24),
      I2 => reg_471(24),
      O => \data_p2[27]_i_4_n_2\
    );
\data_p2[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(23),
      I1 => p_1_in(23),
      I2 => reg_471(23),
      O => \data_p2[27]_i_5_n_2\
    );
\data_p2[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(27),
      I1 => p_1_in(27),
      I2 => reg_471(27),
      I3 => \data_p2[27]_i_2_n_2\,
      O => \data_p2[27]_i_6_n_2\
    );
\data_p2[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(26),
      I1 => p_1_in(26),
      I2 => reg_471(26),
      I3 => \data_p2[27]_i_3_n_2\,
      O => \data_p2[27]_i_7_n_2\
    );
\data_p2[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(25),
      I1 => p_1_in(25),
      I2 => reg_471(25),
      I3 => \data_p2[27]_i_4_n_2\,
      O => \data_p2[27]_i_8_n_2\
    );
\data_p2[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_1_in(24),
      I2 => reg_471(24),
      I3 => \data_p2[27]_i_5_n_2\,
      O => \data_p2[27]_i_9_n_2\
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFFFBF00A00080"
    )
        port map (
      I0 => mult_acc_strb_reg_774_pp0_iter1_reg(2),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => mul_32s_32s_32_2_1_U15_n_5,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => mult_acc_strb_reg_774(2),
      O => \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_1\(2)
    );
\data_p2[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFFFBF00A00080"
    )
        port map (
      I0 => mult_acc_keep_reg_769_pp0_iter1_reg(2),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => mul_32s_32s_32_2_1_U15_n_5,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => mult_acc_keep_reg_769(2),
      O => \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_1\(2)
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_array_mult_pipeline_rows_loop_fu_400_result_tvalid\,
      I1 => result_TREADY_int_regslice,
      O => ack_in_t_reg(0)
    );
\data_p2[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(29),
      I1 => \^result_tvalid2\,
      I2 => reg_439(29),
      I3 => result_TDATA15_out,
      I4 => reg_431(29),
      O => p_0_in(29)
    );
\data_p2[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(29),
      I1 => \^result_tvalid2\,
      I2 => reg_443(29),
      I3 => result_TDATA15_out,
      I4 => reg_435(29),
      O => p_1_in(29)
    );
\data_p2[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(28),
      I1 => \^result_tvalid2\,
      I2 => reg_439(28),
      I3 => result_TDATA15_out,
      I4 => reg_431(28),
      O => p_0_in(28)
    );
\data_p2[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(28),
      I1 => \^result_tvalid2\,
      I2 => reg_443(28),
      I3 => result_TDATA15_out,
      I4 => reg_435(28),
      O => p_1_in(28)
    );
\data_p2[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(27),
      I1 => \^result_tvalid2\,
      I2 => reg_439(27),
      I3 => result_TDATA15_out,
      I4 => reg_431(27),
      O => p_0_in(27)
    );
\data_p2[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(27),
      I1 => \^result_tvalid2\,
      I2 => reg_443(27),
      I3 => result_TDATA15_out,
      I4 => reg_435(27),
      O => p_1_in(27)
    );
\data_p2[31]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(30),
      I1 => \^result_tvalid2\,
      I2 => reg_443(30),
      I3 => result_TDATA15_out,
      I4 => reg_435(30),
      O => p_1_in(30)
    );
\data_p2[31]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(30),
      I1 => \^result_tvalid2\,
      I2 => reg_439(30),
      I3 => result_TDATA15_out,
      I4 => reg_431(30),
      O => p_0_in(30)
    );
\data_p2[31]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(31),
      I1 => \^result_tvalid2\,
      I2 => reg_443(31),
      I3 => result_TDATA15_out,
      I4 => reg_435(31),
      O => p_1_in(31)
    );
\data_p2[31]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(31),
      I1 => \^result_tvalid2\,
      I2 => reg_439(31),
      I3 => result_TDATA15_out,
      I4 => reg_431(31),
      O => p_0_in(31)
    );
\data_p2[31]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \^ap_cs_fsm_reg[1]_0\(0),
      I2 => result_TREADY_int_regslice,
      I3 => Q(2),
      I4 => \^ap_enable_reg_pp0_iter1\,
      O => result_TDATA15_out
    );
\data_p2[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(29),
      I1 => p_1_in(29),
      I2 => reg_471(29),
      O => \data_p2[31]_i_3_n_2\
    );
\data_p2[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(28),
      I1 => p_1_in(28),
      I2 => reg_471(28),
      O => \data_p2[31]_i_4_n_2\
    );
\data_p2[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(27),
      I1 => p_1_in(27),
      I2 => reg_471(27),
      O => \data_p2[31]_i_5_n_2\
    );
\data_p2[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => reg_471(30),
      I1 => p_1_in(30),
      I2 => p_0_in(30),
      I3 => p_1_in(31),
      I4 => p_0_in(31),
      I5 => reg_471(31),
      O => \data_p2[31]_i_6_n_2\
    );
\data_p2[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_p2[31]_i_3_n_2\,
      I1 => p_1_in(30),
      I2 => p_0_in(30),
      I3 => reg_471(30),
      O => \data_p2[31]_i_7_n_2\
    );
\data_p2[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(29),
      I1 => p_1_in(29),
      I2 => reg_471(29),
      I3 => \data_p2[31]_i_4_n_2\,
      O => \data_p2[31]_i_8_n_2\
    );
\data_p2[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(28),
      I1 => p_1_in(28),
      I2 => reg_471(28),
      I3 => \data_p2[31]_i_5_n_2\,
      O => \data_p2[31]_i_9_n_2\
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_array_mult_pipeline_rows_loop_fu_400_result_tvalid\,
      I1 => \data_p2_reg[3]\,
      O => ack_in_t_reg_0(0)
    );
\data_p2[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(2),
      I1 => \^result_tvalid2\,
      I2 => reg_443(2),
      I3 => result_TDATA15_out,
      I4 => reg_435(2),
      O => p_1_in(2)
    );
\data_p2[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(1),
      I1 => \^result_tvalid2\,
      I2 => reg_439(1),
      I3 => result_TDATA15_out,
      I4 => reg_431(1),
      O => p_0_in(1)
    );
\data_p2[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(1),
      I1 => \^result_tvalid2\,
      I2 => reg_443(1),
      I3 => result_TDATA15_out,
      I4 => reg_435(1),
      O => p_1_in(1)
    );
\data_p2[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(0),
      I1 => \^result_tvalid2\,
      I2 => reg_439(0),
      I3 => result_TDATA15_out,
      I4 => reg_431(0),
      O => p_0_in(0)
    );
\data_p2[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(0),
      I1 => \^result_tvalid2\,
      I2 => reg_443(0),
      I3 => result_TDATA15_out,
      I4 => reg_435(0),
      O => p_1_in(0)
    );
\data_p2[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_array_mult_pipeline_rows_loop_fu_400_result_tvalid\,
      I1 => \data_p2_reg[3]_0\,
      O => ack_in_t_reg_1(0)
    );
\data_p2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFFFBF00A00080"
    )
        port map (
      I0 => mult_acc_strb_reg_774_pp0_iter1_reg(3),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => mul_32s_32s_32_2_1_U15_n_5,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => mult_acc_strb_reg_774(3),
      O => \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_1\(3)
    );
\data_p2[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFFFBF00A00080"
    )
        port map (
      I0 => mult_acc_keep_reg_769_pp0_iter1_reg(3),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => mul_32s_32s_32_2_1_U15_n_5,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => mult_acc_keep_reg_769(3),
      O => \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_1\(3)
    );
\data_p2[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_1_in(2),
      I2 => reg_471(2),
      O => \data_p2[3]_i_2__1_n_2\
    );
\data_p2[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_1_in(1),
      I2 => reg_471(1),
      O => \data_p2[3]_i_3_n_2\
    );
\data_p2[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_1_in(0),
      I2 => reg_471(0),
      O => \data_p2[3]_i_4_n_2\
    );
\data_p2[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_1_in(3),
      I2 => reg_471(3),
      I3 => \data_p2[3]_i_2__1_n_2\,
      O => \data_p2[3]_i_5_n_2\
    );
\data_p2[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_1_in(2),
      I2 => reg_471(2),
      I3 => \data_p2[3]_i_3_n_2\,
      O => \data_p2[3]_i_6_n_2\
    );
\data_p2[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_1_in(1),
      I2 => reg_471(1),
      I3 => \data_p2[3]_i_4_n_2\,
      O => \data_p2[3]_i_7_n_2\
    );
\data_p2[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_1_in(0),
      I2 => reg_471(0),
      O => \data_p2[3]_i_8_n_2\
    );
\data_p2[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(2),
      I1 => \^result_tvalid2\,
      I2 => reg_439(2),
      I3 => result_TDATA15_out,
      I4 => reg_431(2),
      O => p_0_in(2)
    );
\data_p2[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(6),
      I1 => \^result_tvalid2\,
      I2 => reg_439(6),
      I3 => result_TDATA15_out,
      I4 => reg_431(6),
      O => p_0_in(6)
    );
\data_p2[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(6),
      I1 => \^result_tvalid2\,
      I2 => reg_443(6),
      I3 => result_TDATA15_out,
      I4 => reg_435(6),
      O => p_1_in(6)
    );
\data_p2[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(5),
      I1 => \^result_tvalid2\,
      I2 => reg_439(5),
      I3 => result_TDATA15_out,
      I4 => reg_431(5),
      O => p_0_in(5)
    );
\data_p2[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(5),
      I1 => \^result_tvalid2\,
      I2 => reg_443(5),
      I3 => result_TDATA15_out,
      I4 => reg_435(5),
      O => p_1_in(5)
    );
\data_p2[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(4),
      I1 => \^result_tvalid2\,
      I2 => reg_439(4),
      I3 => result_TDATA15_out,
      I4 => reg_431(4),
      O => p_0_in(4)
    );
\data_p2[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(4),
      I1 => \^result_tvalid2\,
      I2 => reg_443(4),
      I3 => result_TDATA15_out,
      I4 => reg_435(4),
      O => p_1_in(4)
    );
\data_p2[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_23_reg_784(3),
      I1 => \^result_tvalid2\,
      I2 => reg_439(3),
      I3 => result_TDATA15_out,
      I4 => reg_431(3),
      O => p_0_in(3)
    );
\data_p2[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_ln40_24_reg_789(3),
      I1 => \^result_tvalid2\,
      I2 => reg_443(3),
      I3 => result_TDATA15_out,
      I4 => reg_435(3),
      O => p_1_in(3)
    );
\data_p2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_1_in(6),
      I2 => reg_471(6),
      O => \data_p2[7]_i_2_n_2\
    );
\data_p2[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_1_in(5),
      I2 => reg_471(5),
      O => \data_p2[7]_i_3_n_2\
    );
\data_p2[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_1_in(4),
      I2 => reg_471(4),
      O => \data_p2[7]_i_4_n_2\
    );
\data_p2[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_1_in(3),
      I2 => reg_471(3),
      O => \data_p2[7]_i_5_n_2\
    );
\data_p2[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_1_in(7),
      I2 => reg_471(7),
      I3 => \data_p2[7]_i_2_n_2\,
      O => \data_p2[7]_i_6_n_2\
    );
\data_p2[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_1_in(6),
      I2 => reg_471(6),
      I3 => \data_p2[7]_i_3_n_2\,
      O => \data_p2[7]_i_7_n_2\
    );
\data_p2[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_1_in(5),
      I2 => reg_471(5),
      I3 => \data_p2[7]_i_4_n_2\,
      O => \data_p2[7]_i_8_n_2\
    );
\data_p2[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_1_in(4),
      I2 => reg_471(4),
      I3 => \data_p2[7]_i_5_n_2\,
      O => \data_p2[7]_i_9_n_2\
    );
\data_p2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_p2_reg[7]_i_1_n_2\,
      CO(3) => \data_p2_reg[11]_i_1_n_2\,
      CO(2) => \data_p2_reg[11]_i_1_n_3\,
      CO(1) => \data_p2_reg[11]_i_1_n_4\,
      CO(0) => \data_p2_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \data_p2[11]_i_2_n_2\,
      DI(2) => \data_p2[11]_i_3_n_2\,
      DI(1) => \data_p2[11]_i_4_n_2\,
      DI(0) => \data_p2[11]_i_5_n_2\,
      O(3 downto 0) => result_TDATA(11 downto 8),
      S(3) => \data_p2[11]_i_6_n_2\,
      S(2) => \data_p2[11]_i_7_n_2\,
      S(1) => \data_p2[11]_i_8_n_2\,
      S(0) => \data_p2[11]_i_9_n_2\
    );
\data_p2_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_p2_reg[11]_i_1_n_2\,
      CO(3) => \data_p2_reg[15]_i_1_n_2\,
      CO(2) => \data_p2_reg[15]_i_1_n_3\,
      CO(1) => \data_p2_reg[15]_i_1_n_4\,
      CO(0) => \data_p2_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \data_p2[15]_i_2_n_2\,
      DI(2) => \data_p2[15]_i_3_n_2\,
      DI(1) => \data_p2[15]_i_4_n_2\,
      DI(0) => \data_p2[15]_i_5_n_2\,
      O(3 downto 0) => result_TDATA(15 downto 12),
      S(3) => \data_p2[15]_i_6_n_2\,
      S(2) => \data_p2[15]_i_7_n_2\,
      S(1) => \data_p2[15]_i_8_n_2\,
      S(0) => \data_p2[15]_i_9_n_2\
    );
\data_p2_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_p2_reg[15]_i_1_n_2\,
      CO(3) => \data_p2_reg[19]_i_1_n_2\,
      CO(2) => \data_p2_reg[19]_i_1_n_3\,
      CO(1) => \data_p2_reg[19]_i_1_n_4\,
      CO(0) => \data_p2_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \data_p2[19]_i_2_n_2\,
      DI(2) => \data_p2[19]_i_3_n_2\,
      DI(1) => \data_p2[19]_i_4_n_2\,
      DI(0) => \data_p2[19]_i_5_n_2\,
      O(3 downto 0) => result_TDATA(19 downto 16),
      S(3) => \data_p2[19]_i_6_n_2\,
      S(2) => \data_p2[19]_i_7_n_2\,
      S(1) => \data_p2[19]_i_8_n_2\,
      S(0) => \data_p2[19]_i_9_n_2\
    );
\data_p2_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_p2_reg[19]_i_1_n_2\,
      CO(3) => \data_p2_reg[23]_i_1_n_2\,
      CO(2) => \data_p2_reg[23]_i_1_n_3\,
      CO(1) => \data_p2_reg[23]_i_1_n_4\,
      CO(0) => \data_p2_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \data_p2[23]_i_2_n_2\,
      DI(2) => \data_p2[23]_i_3_n_2\,
      DI(1) => \data_p2[23]_i_4_n_2\,
      DI(0) => \data_p2[23]_i_5_n_2\,
      O(3 downto 0) => result_TDATA(23 downto 20),
      S(3) => \data_p2[23]_i_6_n_2\,
      S(2) => \data_p2[23]_i_7_n_2\,
      S(1) => \data_p2[23]_i_8_n_2\,
      S(0) => \data_p2[23]_i_9_n_2\
    );
\data_p2_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_p2_reg[23]_i_1_n_2\,
      CO(3) => \data_p2_reg[27]_i_1_n_2\,
      CO(2) => \data_p2_reg[27]_i_1_n_3\,
      CO(1) => \data_p2_reg[27]_i_1_n_4\,
      CO(0) => \data_p2_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \data_p2[27]_i_2_n_2\,
      DI(2) => \data_p2[27]_i_3_n_2\,
      DI(1) => \data_p2[27]_i_4_n_2\,
      DI(0) => \data_p2[27]_i_5_n_2\,
      O(3 downto 0) => result_TDATA(27 downto 24),
      S(3) => \data_p2[27]_i_6_n_2\,
      S(2) => \data_p2[27]_i_7_n_2\,
      S(1) => \data_p2[27]_i_8_n_2\,
      S(0) => \data_p2[27]_i_9_n_2\
    );
\data_p2_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_p2_reg[27]_i_1_n_2\,
      CO(3) => \NLW_data_p2_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \data_p2_reg[31]_i_2_n_3\,
      CO(1) => \data_p2_reg[31]_i_2_n_4\,
      CO(0) => \data_p2_reg[31]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_p2[31]_i_3_n_2\,
      DI(1) => \data_p2[31]_i_4_n_2\,
      DI(0) => \data_p2[31]_i_5_n_2\,
      O(3 downto 0) => result_TDATA(31 downto 28),
      S(3) => \data_p2[31]_i_6_n_2\,
      S(2) => \data_p2[31]_i_7_n_2\,
      S(1) => \data_p2[31]_i_8_n_2\,
      S(0) => \data_p2[31]_i_9_n_2\
    );
\data_p2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_p2_reg[3]_i_1_n_2\,
      CO(2) => \data_p2_reg[3]_i_1_n_3\,
      CO(1) => \data_p2_reg[3]_i_1_n_4\,
      CO(0) => \data_p2_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \data_p2[3]_i_2__1_n_2\,
      DI(2) => \data_p2[3]_i_3_n_2\,
      DI(1) => \data_p2[3]_i_4_n_2\,
      DI(0) => '0',
      O(3 downto 0) => result_TDATA(3 downto 0),
      S(3) => \data_p2[3]_i_5_n_2\,
      S(2) => \data_p2[3]_i_6_n_2\,
      S(1) => \data_p2[3]_i_7_n_2\,
      S(0) => \data_p2[3]_i_8_n_2\
    );
\data_p2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_p2_reg[3]_i_1_n_2\,
      CO(3) => \data_p2_reg[7]_i_1_n_2\,
      CO(2) => \data_p2_reg[7]_i_1_n_3\,
      CO(1) => \data_p2_reg[7]_i_1_n_4\,
      CO(0) => \data_p2_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \data_p2[7]_i_2_n_2\,
      DI(2) => \data_p2[7]_i_3_n_2\,
      DI(1) => \data_p2[7]_i_4_n_2\,
      DI(0) => \data_p2[7]_i_5_n_2\,
      O(3 downto 0) => result_TDATA(7 downto 4),
      S(3) => \data_p2[7]_i_6_n_2\,
      S(2) => \data_p2[7]_i_7_n_2\,
      S(1) => \data_p2[7]_i_8_n_2\,
      S(0) => \data_p2[7]_i_9_n_2\
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_array_mult_0_0_array_mult_flow_control_loop_pipe_sequential_init_10
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage4,
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[30]\(2 downto 0) => Q(3 downto 1),
      \ap_CS_fsm_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_done_cache_reg_0 => \^ap_enable_reg_pp0_iter1\,
      ap_done_cache_reg_1 => \icmp_ln30_reg_700_reg_n_2_[0]\,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_rst_n => ap_rst_n,
      grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      i_1_fu_124(2 downto 0) => i_1_fu_124(2 downto 0),
      i_1_fu_12406_out => i_1_fu_12406_out,
      \i_1_fu_124_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_10,
      \i_1_fu_124_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_13,
      \i_1_fu_124_reg[0]_1\ => \i_1_fu_124[0]_i_2_n_2\,
      \i_1_fu_124_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_9,
      \i_1_fu_124_reg[1]_0\ => flow_control_loop_pipe_sequential_init_U_n_12,
      \i_1_fu_124_reg[1]_1\(1 downto 0) => \^i_reg_693_reg[1]_0\(1 downto 0),
      \i_1_fu_124_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      \i_1_fu_124_reg[2]_0\ => flow_control_loop_pipe_sequential_init_U_n_11,
      \i_reg_693_reg[2]\ => mul_32s_32s_32_2_1_U15_n_5,
      \icmp_ln30_reg_700_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_14,
      in_a_store_data_address0(2 downto 0) => in_a_store_data_address0(2 downto 0),
      p_shl_fu_520_p3(0) => p_shl_fu_520_p3(4),
      result_TREADY_int_regslice => result_TREADY_int_regslice,
      tmp_product(2 downto 0) => tmp_product(2 downto 0)
    );
grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFAAAAFFFFAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \icmp_ln30_reg_700_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_2_[0]\,
      I4 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I5 => flow_control_loop_pipe_sequential_init_U_n_7,
      O => \ap_CS_fsm_reg[28]\
    );
\i_1_fu_124[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => result_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \^ap_enable_reg_pp0_iter1\,
      O => \i_1_fu_124[0]_i_2_n_2\
    );
\i_1_fu_124[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222000"
    )
        port map (
      I0 => mul_32s_32s_32_2_1_U15_n_3,
      I1 => \icmp_ln30_reg_700_reg_n_2_[0]\,
      I2 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => i_1_fu_12406_out
    );
\i_1_fu_124_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => i_1_fu_124(0),
      R => '0'
    );
\i_1_fu_124_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => i_1_fu_124(1),
      R => '0'
    );
\i_1_fu_124_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => i_1_fu_124(2),
      R => '0'
    );
\i_reg_693_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \^i_reg_693_reg[1]_0\(0),
      R => '0'
    );
\i_reg_693_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \^i_reg_693_reg[1]_0\(1),
      R => '0'
    );
\i_reg_693_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => p_shl_fu_520_p3(4),
      R => '0'
    );
\icmp_ln30_reg_700_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \icmp_ln30_reg_700_reg_n_2_[0]\,
      R => '0'
    );
mul_32s_32s_32_2_1_U13: entity work.main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1
     port map (
      D(31 downto 16) => \buff0_reg__1\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U13_n_18,
      D(14) => mul_32s_32s_32_2_1_U13_n_19,
      D(13) => mul_32s_32s_32_2_1_U13_n_20,
      D(12) => mul_32s_32s_32_2_1_U13_n_21,
      D(11) => mul_32s_32s_32_2_1_U13_n_22,
      D(10) => mul_32s_32s_32_2_1_U13_n_23,
      D(9) => mul_32s_32s_32_2_1_U13_n_24,
      D(8) => mul_32s_32s_32_2_1_U13_n_25,
      D(7) => mul_32s_32s_32_2_1_U13_n_26,
      D(6) => mul_32s_32s_32_2_1_U13_n_27,
      D(5) => mul_32s_32s_32_2_1_U13_n_28,
      D(4) => mul_32s_32s_32_2_1_U13_n_29,
      D(3) => mul_32s_32s_32_2_1_U13_n_30,
      D(2) => mul_32s_32s_32_2_1_U13_n_31,
      D(1) => mul_32s_32s_32_2_1_U13_n_32,
      D(0) => mul_32s_32s_32_2_1_U13_n_33,
      Q(1) => \^ap_cs_fsm_reg[1]_0\(0),
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      ap_clk => ap_clk,
      buff0_reg_0 => \^in_a_store_data_ce0\,
      buff0_reg_1 => \^ap_enable_reg_pp0_iter1\,
      buff0_reg_2(31 downto 0) => buff0_reg_5(31 downto 0),
      buff0_reg_3(31 downto 0) => buff0_reg_6(31 downto 0),
      buff0_reg_4(31 downto 0) => buff0_reg_12(31 downto 0),
      buff0_reg_5(31 downto 0) => buff0_reg_13(31 downto 0),
      buff0_reg_6(31 downto 0) => buff0_reg_14(31 downto 0),
      grp_fu_399_ce => grp_fu_399_ce,
      grp_fu_411_p11 => grp_fu_411_p11,
      grp_fu_411_p113_out => grp_fu_411_p113_out,
      in_a_store_data_2_q0(31 downto 0) => in_a_store_data_2_q0(31 downto 0),
      \tmp_product__0_0\ => mul_32s_32s_32_2_1_U15_n_3
    );
mul_32s_32s_32_2_1_U14: entity work.main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_11
     port map (
      D(31 downto 16) => \buff0_reg__1_0\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U14_n_18,
      D(14) => mul_32s_32s_32_2_1_U14_n_19,
      D(13) => mul_32s_32s_32_2_1_U14_n_20,
      D(12) => mul_32s_32s_32_2_1_U14_n_21,
      D(11) => mul_32s_32s_32_2_1_U14_n_22,
      D(10) => mul_32s_32s_32_2_1_U14_n_23,
      D(9) => mul_32s_32s_32_2_1_U14_n_24,
      D(8) => mul_32s_32s_32_2_1_U14_n_25,
      D(7) => mul_32s_32s_32_2_1_U14_n_26,
      D(6) => mul_32s_32s_32_2_1_U14_n_27,
      D(5) => mul_32s_32s_32_2_1_U14_n_28,
      D(4) => mul_32s_32s_32_2_1_U14_n_29,
      D(3) => mul_32s_32s_32_2_1_U14_n_30,
      D(2) => mul_32s_32s_32_2_1_U14_n_31,
      D(1) => mul_32s_32s_32_2_1_U14_n_32,
      D(0) => mul_32s_32s_32_2_1_U14_n_33,
      Q(1) => \^ap_cs_fsm_reg[1]_0\(0),
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      ap_clk => ap_clk,
      buff0_reg_0 => \^in_a_store_data_ce0\,
      buff0_reg_1 => \^ap_enable_reg_pp0_iter1\,
      buff0_reg_2(31 downto 0) => buff0_reg_3(31 downto 0),
      buff0_reg_3(31 downto 0) => buff0_reg_4(31 downto 0),
      buff0_reg_4(31 downto 0) => buff0_reg_15(31 downto 0),
      buff0_reg_5(31 downto 0) => buff0_reg_16(31 downto 0),
      buff0_reg_6(31 downto 0) => buff0_reg_17(31 downto 0),
      grp_fu_399_ce => grp_fu_399_ce,
      grp_fu_411_p11 => grp_fu_411_p11,
      grp_fu_411_p113_out => grp_fu_411_p113_out,
      in_a_store_data_4_q0(31 downto 0) => in_a_store_data_4_q0(31 downto 0),
      \tmp_product__0_0\ => mul_32s_32s_32_2_1_U15_n_3
    );
mul_32s_32s_32_2_1_U15: entity work.main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_12
     port map (
      D(31 downto 16) => \buff0_reg__1_1\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U15_n_22,
      D(14) => mul_32s_32s_32_2_1_U15_n_23,
      D(13) => mul_32s_32s_32_2_1_U15_n_24,
      D(12) => mul_32s_32s_32_2_1_U15_n_25,
      D(11) => mul_32s_32s_32_2_1_U15_n_26,
      D(10) => mul_32s_32s_32_2_1_U15_n_27,
      D(9) => mul_32s_32s_32_2_1_U15_n_28,
      D(8) => mul_32s_32s_32_2_1_U15_n_29,
      D(7) => mul_32s_32s_32_2_1_U15_n_30,
      D(6) => mul_32s_32s_32_2_1_U15_n_31,
      D(5) => mul_32s_32s_32_2_1_U15_n_32,
      D(4) => mul_32s_32s_32_2_1_U15_n_33,
      D(3) => mul_32s_32s_32_2_1_U15_n_34,
      D(2) => mul_32s_32s_32_2_1_U15_n_35,
      D(1) => mul_32s_32s_32_2_1_U15_n_36,
      D(0) => mul_32s_32s_32_2_1_U15_n_37,
      Q(4) => ap_CS_fsm_pp0_stage4,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => \^ap_cs_fsm_reg[1]_0\(0),
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      \ap_CS_fsm_reg[0]\ => \^in_a_store_data_ce0\,
      \ap_CS_fsm_reg[1]\ => mul_32s_32s_32_2_1_U15_n_3,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      ap_enable_reg_pp0_iter1_reg => mul_32s_32s_32_2_1_U15_n_5,
      buff0_reg_0 => \tmp_product_i_21__3_n_2\,
      buff0_reg_1 => \^ap_enable_reg_pp0_iter1\,
      buff0_reg_2(31 downto 0) => buff0_reg_7(31 downto 0),
      buff0_reg_3(31 downto 0) => buff0_reg_8(31 downto 0),
      buff0_reg_4(31 downto 0) => buff0_reg_9(31 downto 0),
      buff0_reg_5(31 downto 0) => buff0_reg_10(31 downto 0),
      buff0_reg_6(31 downto 0) => buff0_reg_11(31 downto 0),
      grp_fu_399_ce => grp_fu_399_ce,
      grp_fu_411_p11 => grp_fu_411_p11,
      grp_fu_411_p113_out => grp_fu_411_p113_out,
      in_a_store_data_3_q0(31 downto 0) => in_a_store_data_3_q0(31 downto 0),
      result_TREADY_int_regslice => result_TREADY_int_regslice,
      \tmp_product__0_0\(1) => Q(2),
      \tmp_product__0_0\(0) => Q(0)
    );
mul_32s_32s_32_2_1_U16: entity work.main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_13
     port map (
      D(31 downto 16) => \buff0_reg__1_2\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U16_n_20,
      D(14) => mul_32s_32s_32_2_1_U16_n_21,
      D(13) => mul_32s_32s_32_2_1_U16_n_22,
      D(12) => mul_32s_32s_32_2_1_U16_n_23,
      D(11) => mul_32s_32s_32_2_1_U16_n_24,
      D(10) => mul_32s_32s_32_2_1_U16_n_25,
      D(9) => mul_32s_32s_32_2_1_U16_n_26,
      D(8) => mul_32s_32s_32_2_1_U16_n_27,
      D(7) => mul_32s_32s_32_2_1_U16_n_28,
      D(6) => mul_32s_32s_32_2_1_U16_n_29,
      D(5) => mul_32s_32s_32_2_1_U16_n_30,
      D(4) => mul_32s_32s_32_2_1_U16_n_31,
      D(3) => mul_32s_32s_32_2_1_U16_n_32,
      D(2) => mul_32s_32s_32_2_1_U16_n_33,
      D(1) => mul_32s_32s_32_2_1_U16_n_34,
      D(0) => mul_32s_32s_32_2_1_U16_n_35,
      Q(3) => ap_CS_fsm_pp0_stage4,
      Q(2) => ap_CS_fsm_pp0_stage3,
      Q(1) => \^ap_cs_fsm_reg[1]_0\(0),
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      buff0_reg_0 => \^in_a_store_data_ce0\,
      buff0_reg_1 => \^ap_enable_reg_pp0_iter1\,
      buff0_reg_2(31 downto 0) => buff0_reg(31 downto 0),
      buff0_reg_3(31 downto 0) => buff0_reg_0(31 downto 0),
      buff0_reg_4(31 downto 0) => buff0_reg_21(31 downto 0),
      buff0_reg_5(31 downto 0) => buff0_reg_22(31 downto 0),
      buff0_reg_6(31 downto 0) => buff0_reg_23(31 downto 0),
      grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      grp_fu_399_ce => grp_fu_399_ce,
      grp_fu_411_p11 => grp_fu_411_p11,
      grp_fu_411_p113_out => grp_fu_411_p113_out,
      in_a_store_data_q0(31 downto 0) => in_a_store_data_q0(31 downto 0),
      \tmp_product__0_0\ => mul_32s_32s_32_2_1_U15_n_3
    );
mul_32s_32s_32_2_1_U17: entity work.main_array_mult_0_0_array_mult_mul_32s_32s_32_2_1_14
     port map (
      D(31 downto 16) => \buff0_reg__1_3\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U17_n_18,
      D(14) => mul_32s_32s_32_2_1_U17_n_19,
      D(13) => mul_32s_32s_32_2_1_U17_n_20,
      D(12) => mul_32s_32s_32_2_1_U17_n_21,
      D(11) => mul_32s_32s_32_2_1_U17_n_22,
      D(10) => mul_32s_32s_32_2_1_U17_n_23,
      D(9) => mul_32s_32s_32_2_1_U17_n_24,
      D(8) => mul_32s_32s_32_2_1_U17_n_25,
      D(7) => mul_32s_32s_32_2_1_U17_n_26,
      D(6) => mul_32s_32s_32_2_1_U17_n_27,
      D(5) => mul_32s_32s_32_2_1_U17_n_28,
      D(4) => mul_32s_32s_32_2_1_U17_n_29,
      D(3) => mul_32s_32s_32_2_1_U17_n_30,
      D(2) => mul_32s_32s_32_2_1_U17_n_31,
      D(1) => mul_32s_32s_32_2_1_U17_n_32,
      D(0) => mul_32s_32s_32_2_1_U17_n_33,
      Q(1) => \^ap_cs_fsm_reg[1]_0\(0),
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      ap_clk => ap_clk,
      buff0_reg_0 => \^in_a_store_data_ce0\,
      buff0_reg_1 => \^ap_enable_reg_pp0_iter1\,
      buff0_reg_2(31 downto 0) => buff0_reg_1(31 downto 0),
      buff0_reg_3(31 downto 0) => buff0_reg_2(31 downto 0),
      buff0_reg_4(31 downto 0) => buff0_reg_18(31 downto 0),
      buff0_reg_5(31 downto 0) => buff0_reg_19(31 downto 0),
      buff0_reg_6(31 downto 0) => buff0_reg_20(31 downto 0),
      grp_fu_399_ce => grp_fu_399_ce,
      grp_fu_411_p11 => grp_fu_411_p11,
      grp_fu_411_p113_out => grp_fu_411_p113_out,
      in_a_store_data_1_q0(31 downto 0) => in_a_store_data_1_q0(31 downto 0),
      \tmp_product__0_0\ => mul_32s_32s_32_2_1_U15_n_3
    );
\mul_ln40_23_reg_784[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => Q(2),
      I2 => result_TREADY_int_regslice,
      I3 => ap_CS_fsm_pp0_stage2,
      O => mul_ln40_23_reg_7840
    );
\mul_ln40_23_reg_784_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_35,
      Q => mul_ln40_23_reg_784(0),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_25,
      Q => mul_ln40_23_reg_784(10),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_24,
      Q => mul_ln40_23_reg_784(11),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_23,
      Q => mul_ln40_23_reg_784(12),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_22,
      Q => mul_ln40_23_reg_784(13),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_21,
      Q => mul_ln40_23_reg_784(14),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_20,
      Q => mul_ln40_23_reg_784(15),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(16),
      Q => mul_ln40_23_reg_784(16),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(17),
      Q => mul_ln40_23_reg_784(17),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(18),
      Q => mul_ln40_23_reg_784(18),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(19),
      Q => mul_ln40_23_reg_784(19),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_34,
      Q => mul_ln40_23_reg_784(1),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(20),
      Q => mul_ln40_23_reg_784(20),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(21),
      Q => mul_ln40_23_reg_784(21),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(22),
      Q => mul_ln40_23_reg_784(22),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(23),
      Q => mul_ln40_23_reg_784(23),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(24),
      Q => mul_ln40_23_reg_784(24),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(25),
      Q => mul_ln40_23_reg_784(25),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(26),
      Q => mul_ln40_23_reg_784(26),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(27),
      Q => mul_ln40_23_reg_784(27),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(28),
      Q => mul_ln40_23_reg_784(28),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(29),
      Q => mul_ln40_23_reg_784(29),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_33,
      Q => mul_ln40_23_reg_784(2),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(30),
      Q => mul_ln40_23_reg_784(30),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_2\(31),
      Q => mul_ln40_23_reg_784(31),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_32,
      Q => mul_ln40_23_reg_784(3),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_31,
      Q => mul_ln40_23_reg_784(4),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_30,
      Q => mul_ln40_23_reg_784(5),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_29,
      Q => mul_ln40_23_reg_784(6),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_28,
      Q => mul_ln40_23_reg_784(7),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_27,
      Q => mul_ln40_23_reg_784(8),
      R => '0'
    );
\mul_ln40_23_reg_784_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U16_n_26,
      Q => mul_ln40_23_reg_784(9),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_33,
      Q => mul_ln40_24_reg_789(0),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_23,
      Q => mul_ln40_24_reg_789(10),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_22,
      Q => mul_ln40_24_reg_789(11),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_21,
      Q => mul_ln40_24_reg_789(12),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_20,
      Q => mul_ln40_24_reg_789(13),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_19,
      Q => mul_ln40_24_reg_789(14),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_18,
      Q => mul_ln40_24_reg_789(15),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(16),
      Q => mul_ln40_24_reg_789(16),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(17),
      Q => mul_ln40_24_reg_789(17),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(18),
      Q => mul_ln40_24_reg_789(18),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(19),
      Q => mul_ln40_24_reg_789(19),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_32,
      Q => mul_ln40_24_reg_789(1),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(20),
      Q => mul_ln40_24_reg_789(20),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(21),
      Q => mul_ln40_24_reg_789(21),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(22),
      Q => mul_ln40_24_reg_789(22),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(23),
      Q => mul_ln40_24_reg_789(23),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(24),
      Q => mul_ln40_24_reg_789(24),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(25),
      Q => mul_ln40_24_reg_789(25),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(26),
      Q => mul_ln40_24_reg_789(26),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(27),
      Q => mul_ln40_24_reg_789(27),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(28),
      Q => mul_ln40_24_reg_789(28),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(29),
      Q => mul_ln40_24_reg_789(29),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_31,
      Q => mul_ln40_24_reg_789(2),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(30),
      Q => mul_ln40_24_reg_789(30),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => \buff0_reg__1_3\(31),
      Q => mul_ln40_24_reg_789(31),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_30,
      Q => mul_ln40_24_reg_789(3),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_29,
      Q => mul_ln40_24_reg_789(4),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_28,
      Q => mul_ln40_24_reg_789(5),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_27,
      Q => mul_ln40_24_reg_789(6),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_26,
      Q => mul_ln40_24_reg_789(7),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_25,
      Q => mul_ln40_24_reg_789(8),
      R => '0'
    );
\mul_ln40_24_reg_789_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln40_23_reg_7840,
      D => mul_32s_32s_32_2_1_U17_n_24,
      Q => mul_ln40_24_reg_789(9),
      R => '0'
    );
\mult_acc_keep_reg_769[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => result_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \^ap_enable_reg_pp0_iter1\,
      O => \mult_acc_keep_reg_769[3]_i_1_n_2\
    );
\mult_acc_keep_reg_769_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => mult_acc_keep_reg_769(0),
      Q => mult_acc_keep_reg_769_pp0_iter1_reg(0),
      R => '0'
    );
\mult_acc_keep_reg_769_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => mult_acc_keep_reg_769(1),
      Q => mult_acc_keep_reg_769_pp0_iter1_reg(1),
      R => '0'
    );
\mult_acc_keep_reg_769_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => mult_acc_keep_reg_769(2),
      Q => mult_acc_keep_reg_769_pp0_iter1_reg(2),
      R => '0'
    );
\mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => mult_acc_keep_reg_769(3),
      Q => mult_acc_keep_reg_769_pp0_iter1_reg(3),
      R => '0'
    );
\mult_acc_keep_reg_769_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => \mult_acc_keep_reg_769_reg[3]_0\(0),
      Q => mult_acc_keep_reg_769(0),
      R => '0'
    );
\mult_acc_keep_reg_769_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => \mult_acc_keep_reg_769_reg[3]_0\(1),
      Q => mult_acc_keep_reg_769(1),
      R => '0'
    );
\mult_acc_keep_reg_769_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => \mult_acc_keep_reg_769_reg[3]_0\(2),
      Q => mult_acc_keep_reg_769(2),
      R => '0'
    );
\mult_acc_keep_reg_769_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => \mult_acc_keep_reg_769_reg[3]_0\(3),
      Q => mult_acc_keep_reg_769(3),
      R => '0'
    );
\mult_acc_last_reg_794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => in_a_store_last_q0(0),
      Q => \^mult_acc_last_reg_794\,
      R => '0'
    );
\mult_acc_strb_reg_774_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => mult_acc_strb_reg_774(0),
      Q => mult_acc_strb_reg_774_pp0_iter1_reg(0),
      R => '0'
    );
\mult_acc_strb_reg_774_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => mult_acc_strb_reg_774(1),
      Q => mult_acc_strb_reg_774_pp0_iter1_reg(1),
      R => '0'
    );
\mult_acc_strb_reg_774_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => mult_acc_strb_reg_774(2),
      Q => mult_acc_strb_reg_774_pp0_iter1_reg(2),
      R => '0'
    );
\mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => mult_acc_strb_reg_774(3),
      Q => mult_acc_strb_reg_774_pp0_iter1_reg(3),
      R => '0'
    );
\mult_acc_strb_reg_774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => \mult_acc_strb_reg_774_reg[3]_0\(0),
      Q => mult_acc_strb_reg_774(0),
      R => '0'
    );
\mult_acc_strb_reg_774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => \mult_acc_strb_reg_774_reg[3]_0\(1),
      Q => mult_acc_strb_reg_774(1),
      R => '0'
    );
\mult_acc_strb_reg_774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => \mult_acc_strb_reg_774_reg[3]_0\(2),
      Q => mult_acc_strb_reg_774(2),
      R => '0'
    );
\mult_acc_strb_reg_774_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mult_acc_keep_reg_769[3]_i_1_n_2\,
      D => \mult_acc_strb_reg_774_reg[3]_0\(3),
      Q => mult_acc_strb_reg_774(3),
      R => '0'
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80008000800080"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I2 => Q(0),
      I3 => Q(2),
      I4 => \tmp_product_i_21__3_n_2\,
      I5 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \^e\(0)
    );
\q0[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"383800003838FF00"
    )
        port map (
      I0 => \^i_reg_693_reg[1]_0\(0),
      I1 => \^i_reg_693_reg[1]_0\(1),
      I2 => p_shl_fu_520_p3(4),
      I3 => \q0_reg[3]\(2),
      I4 => Q(2),
      I5 => ap_loop_init,
      O => \^in_a_store_keep_address0\(2)
    );
\ram_reg_0_15_0_0__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => in_a_TREADY_int_regslice,
      I1 => \^e\(0),
      I2 => \^in_a_store_keep_address0\(2),
      O => \ap_CS_fsm_reg[2]_1\
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in_a_TREADY_int_regslice,
      I1 => \^e\(0),
      I2 => \^in_a_store_keep_address0\(2),
      O => \ap_CS_fsm_reg[2]_0\
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"990099F099F099F0"
    )
        port map (
      I0 => \^i_reg_693_reg[1]_0\(0),
      I1 => p_shl_fu_520_p3(4),
      I2 => \q0_reg[3]\(0),
      I3 => Q(2),
      I4 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \^in_a_store_keep_address0\(0)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E1E00001E1EFF00"
    )
        port map (
      I0 => p_shl_fu_520_p3(4),
      I1 => \^i_reg_693_reg[1]_0\(0),
      I2 => \^i_reg_693_reg[1]_0\(1),
      I3 => \q0_reg[3]\(1),
      I4 => Q(2),
      I5 => ap_loop_init,
      O => \^in_a_store_keep_address0\(1)
    );
\reg_419_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_33,
      Q => reg_419(0),
      R => '0'
    );
\reg_419_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_23,
      Q => reg_419(10),
      R => '0'
    );
\reg_419_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_22,
      Q => reg_419(11),
      R => '0'
    );
\reg_419_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_21,
      Q => reg_419(12),
      R => '0'
    );
\reg_419_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_20,
      Q => reg_419(13),
      R => '0'
    );
\reg_419_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_19,
      Q => reg_419(14),
      R => '0'
    );
\reg_419_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_18,
      Q => reg_419(15),
      R => '0'
    );
\reg_419_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(16),
      Q => reg_419(16),
      R => '0'
    );
\reg_419_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(17),
      Q => reg_419(17),
      R => '0'
    );
\reg_419_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(18),
      Q => reg_419(18),
      R => '0'
    );
\reg_419_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(19),
      Q => reg_419(19),
      R => '0'
    );
\reg_419_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_32,
      Q => reg_419(1),
      R => '0'
    );
\reg_419_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(20),
      Q => reg_419(20),
      R => '0'
    );
\reg_419_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(21),
      Q => reg_419(21),
      R => '0'
    );
\reg_419_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(22),
      Q => reg_419(22),
      R => '0'
    );
\reg_419_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(23),
      Q => reg_419(23),
      R => '0'
    );
\reg_419_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(24),
      Q => reg_419(24),
      R => '0'
    );
\reg_419_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(25),
      Q => reg_419(25),
      R => '0'
    );
\reg_419_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(26),
      Q => reg_419(26),
      R => '0'
    );
\reg_419_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(27),
      Q => reg_419(27),
      R => '0'
    );
\reg_419_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(28),
      Q => reg_419(28),
      R => '0'
    );
\reg_419_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(29),
      Q => reg_419(29),
      R => '0'
    );
\reg_419_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_31,
      Q => reg_419(2),
      R => '0'
    );
\reg_419_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(30),
      Q => reg_419(30),
      R => '0'
    );
\reg_419_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1\(31),
      Q => reg_419(31),
      R => '0'
    );
\reg_419_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_30,
      Q => reg_419(3),
      R => '0'
    );
\reg_419_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_29,
      Q => reg_419(4),
      R => '0'
    );
\reg_419_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_28,
      Q => reg_419(5),
      R => '0'
    );
\reg_419_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_27,
      Q => reg_419(6),
      R => '0'
    );
\reg_419_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_26,
      Q => reg_419(7),
      R => '0'
    );
\reg_419_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_25,
      Q => reg_419(8),
      R => '0'
    );
\reg_419_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U13_n_24,
      Q => reg_419(9),
      R => '0'
    );
\reg_423[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFCCCEC"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => p_4_in,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => mul_32s_32s_32_2_1_U15_n_5,
      I4 => ap_CS_fsm_pp0_stage3,
      O => reg_4190
    );
\reg_423[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000000E0000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \^ap_cs_fsm_reg[1]_0\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => Q(2),
      I4 => result_TREADY_int_regslice,
      I5 => \ap_CS_fsm_reg_n_2_[0]\,
      O => p_4_in
    );
\reg_423_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_33,
      Q => reg_423(0),
      R => '0'
    );
\reg_423_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_23,
      Q => reg_423(10),
      R => '0'
    );
\reg_423_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_22,
      Q => reg_423(11),
      R => '0'
    );
\reg_423_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_21,
      Q => reg_423(12),
      R => '0'
    );
\reg_423_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_20,
      Q => reg_423(13),
      R => '0'
    );
\reg_423_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_19,
      Q => reg_423(14),
      R => '0'
    );
\reg_423_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_18,
      Q => reg_423(15),
      R => '0'
    );
\reg_423_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(16),
      Q => reg_423(16),
      R => '0'
    );
\reg_423_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(17),
      Q => reg_423(17),
      R => '0'
    );
\reg_423_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(18),
      Q => reg_423(18),
      R => '0'
    );
\reg_423_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(19),
      Q => reg_423(19),
      R => '0'
    );
\reg_423_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_32,
      Q => reg_423(1),
      R => '0'
    );
\reg_423_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(20),
      Q => reg_423(20),
      R => '0'
    );
\reg_423_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(21),
      Q => reg_423(21),
      R => '0'
    );
\reg_423_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(22),
      Q => reg_423(22),
      R => '0'
    );
\reg_423_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(23),
      Q => reg_423(23),
      R => '0'
    );
\reg_423_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(24),
      Q => reg_423(24),
      R => '0'
    );
\reg_423_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(25),
      Q => reg_423(25),
      R => '0'
    );
\reg_423_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(26),
      Q => reg_423(26),
      R => '0'
    );
\reg_423_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(27),
      Q => reg_423(27),
      R => '0'
    );
\reg_423_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(28),
      Q => reg_423(28),
      R => '0'
    );
\reg_423_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(29),
      Q => reg_423(29),
      R => '0'
    );
\reg_423_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_31,
      Q => reg_423(2),
      R => '0'
    );
\reg_423_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(30),
      Q => reg_423(30),
      R => '0'
    );
\reg_423_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_0\(31),
      Q => reg_423(31),
      R => '0'
    );
\reg_423_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_30,
      Q => reg_423(3),
      R => '0'
    );
\reg_423_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_29,
      Q => reg_423(4),
      R => '0'
    );
\reg_423_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_28,
      Q => reg_423(5),
      R => '0'
    );
\reg_423_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_27,
      Q => reg_423(6),
      R => '0'
    );
\reg_423_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_26,
      Q => reg_423(7),
      R => '0'
    );
\reg_423_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_25,
      Q => reg_423(8),
      R => '0'
    );
\reg_423_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U14_n_24,
      Q => reg_423(9),
      R => '0'
    );
\reg_427_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_37,
      Q => reg_427(0),
      R => '0'
    );
\reg_427_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_27,
      Q => reg_427(10),
      R => '0'
    );
\reg_427_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_26,
      Q => reg_427(11),
      R => '0'
    );
\reg_427_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_25,
      Q => reg_427(12),
      R => '0'
    );
\reg_427_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_24,
      Q => reg_427(13),
      R => '0'
    );
\reg_427_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_23,
      Q => reg_427(14),
      R => '0'
    );
\reg_427_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_22,
      Q => reg_427(15),
      R => '0'
    );
\reg_427_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(16),
      Q => reg_427(16),
      R => '0'
    );
\reg_427_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(17),
      Q => reg_427(17),
      R => '0'
    );
\reg_427_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(18),
      Q => reg_427(18),
      R => '0'
    );
\reg_427_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(19),
      Q => reg_427(19),
      R => '0'
    );
\reg_427_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_36,
      Q => reg_427(1),
      R => '0'
    );
\reg_427_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(20),
      Q => reg_427(20),
      R => '0'
    );
\reg_427_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(21),
      Q => reg_427(21),
      R => '0'
    );
\reg_427_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(22),
      Q => reg_427(22),
      R => '0'
    );
\reg_427_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(23),
      Q => reg_427(23),
      R => '0'
    );
\reg_427_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(24),
      Q => reg_427(24),
      R => '0'
    );
\reg_427_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(25),
      Q => reg_427(25),
      R => '0'
    );
\reg_427_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(26),
      Q => reg_427(26),
      R => '0'
    );
\reg_427_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(27),
      Q => reg_427(27),
      R => '0'
    );
\reg_427_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(28),
      Q => reg_427(28),
      R => '0'
    );
\reg_427_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(29),
      Q => reg_427(29),
      R => '0'
    );
\reg_427_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_35,
      Q => reg_427(2),
      R => '0'
    );
\reg_427_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(30),
      Q => reg_427(30),
      R => '0'
    );
\reg_427_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => \buff0_reg__1_1\(31),
      Q => reg_427(31),
      R => '0'
    );
\reg_427_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_34,
      Q => reg_427(3),
      R => '0'
    );
\reg_427_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_33,
      Q => reg_427(4),
      R => '0'
    );
\reg_427_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_32,
      Q => reg_427(5),
      R => '0'
    );
\reg_427_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_31,
      Q => reg_427(6),
      R => '0'
    );
\reg_427_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_30,
      Q => reg_427(7),
      R => '0'
    );
\reg_427_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_29,
      Q => reg_427(8),
      R => '0'
    );
\reg_427_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4190,
      D => mul_32s_32s_32_2_1_U15_n_28,
      Q => reg_427(9),
      R => '0'
    );
\reg_431[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FCAC0000A0A0"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      I3 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I4 => mul_32s_32s_32_2_1_U15_n_5,
      I5 => ap_CS_fsm_pp0_stage3,
      O => reg_4310
    );
\reg_431_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_35,
      Q => reg_431(0),
      R => '0'
    );
\reg_431_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_25,
      Q => reg_431(10),
      R => '0'
    );
\reg_431_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_24,
      Q => reg_431(11),
      R => '0'
    );
\reg_431_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_23,
      Q => reg_431(12),
      R => '0'
    );
\reg_431_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_22,
      Q => reg_431(13),
      R => '0'
    );
\reg_431_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_21,
      Q => reg_431(14),
      R => '0'
    );
\reg_431_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_20,
      Q => reg_431(15),
      R => '0'
    );
\reg_431_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(16),
      Q => reg_431(16),
      R => '0'
    );
\reg_431_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(17),
      Q => reg_431(17),
      R => '0'
    );
\reg_431_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(18),
      Q => reg_431(18),
      R => '0'
    );
\reg_431_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(19),
      Q => reg_431(19),
      R => '0'
    );
\reg_431_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_34,
      Q => reg_431(1),
      R => '0'
    );
\reg_431_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(20),
      Q => reg_431(20),
      R => '0'
    );
\reg_431_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(21),
      Q => reg_431(21),
      R => '0'
    );
\reg_431_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(22),
      Q => reg_431(22),
      R => '0'
    );
\reg_431_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(23),
      Q => reg_431(23),
      R => '0'
    );
\reg_431_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(24),
      Q => reg_431(24),
      R => '0'
    );
\reg_431_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(25),
      Q => reg_431(25),
      R => '0'
    );
\reg_431_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(26),
      Q => reg_431(26),
      R => '0'
    );
\reg_431_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(27),
      Q => reg_431(27),
      R => '0'
    );
\reg_431_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(28),
      Q => reg_431(28),
      R => '0'
    );
\reg_431_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(29),
      Q => reg_431(29),
      R => '0'
    );
\reg_431_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_33,
      Q => reg_431(2),
      R => '0'
    );
\reg_431_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(30),
      Q => reg_431(30),
      R => '0'
    );
\reg_431_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_2\(31),
      Q => reg_431(31),
      R => '0'
    );
\reg_431_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_32,
      Q => reg_431(3),
      R => '0'
    );
\reg_431_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_31,
      Q => reg_431(4),
      R => '0'
    );
\reg_431_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_30,
      Q => reg_431(5),
      R => '0'
    );
\reg_431_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_29,
      Q => reg_431(6),
      R => '0'
    );
\reg_431_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_28,
      Q => reg_431(7),
      R => '0'
    );
\reg_431_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_27,
      Q => reg_431(8),
      R => '0'
    );
\reg_431_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U16_n_26,
      Q => reg_431(9),
      R => '0'
    );
\reg_435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_33,
      Q => reg_435(0),
      R => '0'
    );
\reg_435_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_23,
      Q => reg_435(10),
      R => '0'
    );
\reg_435_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_22,
      Q => reg_435(11),
      R => '0'
    );
\reg_435_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_21,
      Q => reg_435(12),
      R => '0'
    );
\reg_435_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_20,
      Q => reg_435(13),
      R => '0'
    );
\reg_435_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_19,
      Q => reg_435(14),
      R => '0'
    );
\reg_435_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_18,
      Q => reg_435(15),
      R => '0'
    );
\reg_435_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(16),
      Q => reg_435(16),
      R => '0'
    );
\reg_435_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(17),
      Q => reg_435(17),
      R => '0'
    );
\reg_435_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(18),
      Q => reg_435(18),
      R => '0'
    );
\reg_435_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(19),
      Q => reg_435(19),
      R => '0'
    );
\reg_435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_32,
      Q => reg_435(1),
      R => '0'
    );
\reg_435_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(20),
      Q => reg_435(20),
      R => '0'
    );
\reg_435_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(21),
      Q => reg_435(21),
      R => '0'
    );
\reg_435_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(22),
      Q => reg_435(22),
      R => '0'
    );
\reg_435_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(23),
      Q => reg_435(23),
      R => '0'
    );
\reg_435_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(24),
      Q => reg_435(24),
      R => '0'
    );
\reg_435_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(25),
      Q => reg_435(25),
      R => '0'
    );
\reg_435_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(26),
      Q => reg_435(26),
      R => '0'
    );
\reg_435_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(27),
      Q => reg_435(27),
      R => '0'
    );
\reg_435_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(28),
      Q => reg_435(28),
      R => '0'
    );
\reg_435_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(29),
      Q => reg_435(29),
      R => '0'
    );
\reg_435_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_31,
      Q => reg_435(2),
      R => '0'
    );
\reg_435_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(30),
      Q => reg_435(30),
      R => '0'
    );
\reg_435_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => \buff0_reg__1_3\(31),
      Q => reg_435(31),
      R => '0'
    );
\reg_435_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_30,
      Q => reg_435(3),
      R => '0'
    );
\reg_435_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_29,
      Q => reg_435(4),
      R => '0'
    );
\reg_435_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_28,
      Q => reg_435(5),
      R => '0'
    );
\reg_435_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_27,
      Q => reg_435(6),
      R => '0'
    );
\reg_435_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_26,
      Q => reg_435(7),
      R => '0'
    );
\reg_435_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_25,
      Q => reg_435(8),
      R => '0'
    );
\reg_435_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4310,
      D => mul_32s_32s_32_2_1_U17_n_24,
      Q => reg_435(9),
      R => '0'
    );
\reg_439[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA000000C0C0C0C0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => result_TREADY_int_regslice,
      I4 => Q(2),
      I5 => \^ap_enable_reg_pp0_iter1\,
      O => reg_4390
    );
\reg_439_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_35,
      Q => reg_439(0),
      R => '0'
    );
\reg_439_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_25,
      Q => reg_439(10),
      R => '0'
    );
\reg_439_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_24,
      Q => reg_439(11),
      R => '0'
    );
\reg_439_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_23,
      Q => reg_439(12),
      R => '0'
    );
\reg_439_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_22,
      Q => reg_439(13),
      R => '0'
    );
\reg_439_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_21,
      Q => reg_439(14),
      R => '0'
    );
\reg_439_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_20,
      Q => reg_439(15),
      R => '0'
    );
\reg_439_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(16),
      Q => reg_439(16),
      R => '0'
    );
\reg_439_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(17),
      Q => reg_439(17),
      R => '0'
    );
\reg_439_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(18),
      Q => reg_439(18),
      R => '0'
    );
\reg_439_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(19),
      Q => reg_439(19),
      R => '0'
    );
\reg_439_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_34,
      Q => reg_439(1),
      R => '0'
    );
\reg_439_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(20),
      Q => reg_439(20),
      R => '0'
    );
\reg_439_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(21),
      Q => reg_439(21),
      R => '0'
    );
\reg_439_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(22),
      Q => reg_439(22),
      R => '0'
    );
\reg_439_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(23),
      Q => reg_439(23),
      R => '0'
    );
\reg_439_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(24),
      Q => reg_439(24),
      R => '0'
    );
\reg_439_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(25),
      Q => reg_439(25),
      R => '0'
    );
\reg_439_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(26),
      Q => reg_439(26),
      R => '0'
    );
\reg_439_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(27),
      Q => reg_439(27),
      R => '0'
    );
\reg_439_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(28),
      Q => reg_439(28),
      R => '0'
    );
\reg_439_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(29),
      Q => reg_439(29),
      R => '0'
    );
\reg_439_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_33,
      Q => reg_439(2),
      R => '0'
    );
\reg_439_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(30),
      Q => reg_439(30),
      R => '0'
    );
\reg_439_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_2\(31),
      Q => reg_439(31),
      R => '0'
    );
\reg_439_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_32,
      Q => reg_439(3),
      R => '0'
    );
\reg_439_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_31,
      Q => reg_439(4),
      R => '0'
    );
\reg_439_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_30,
      Q => reg_439(5),
      R => '0'
    );
\reg_439_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_29,
      Q => reg_439(6),
      R => '0'
    );
\reg_439_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_28,
      Q => reg_439(7),
      R => '0'
    );
\reg_439_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_27,
      Q => reg_439(8),
      R => '0'
    );
\reg_439_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U16_n_26,
      Q => reg_439(9),
      R => '0'
    );
\reg_443_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_33,
      Q => reg_443(0),
      R => '0'
    );
\reg_443_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_23,
      Q => reg_443(10),
      R => '0'
    );
\reg_443_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_22,
      Q => reg_443(11),
      R => '0'
    );
\reg_443_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_21,
      Q => reg_443(12),
      R => '0'
    );
\reg_443_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_20,
      Q => reg_443(13),
      R => '0'
    );
\reg_443_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_19,
      Q => reg_443(14),
      R => '0'
    );
\reg_443_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_18,
      Q => reg_443(15),
      R => '0'
    );
\reg_443_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(16),
      Q => reg_443(16),
      R => '0'
    );
\reg_443_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(17),
      Q => reg_443(17),
      R => '0'
    );
\reg_443_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(18),
      Q => reg_443(18),
      R => '0'
    );
\reg_443_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(19),
      Q => reg_443(19),
      R => '0'
    );
\reg_443_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_32,
      Q => reg_443(1),
      R => '0'
    );
\reg_443_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(20),
      Q => reg_443(20),
      R => '0'
    );
\reg_443_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(21),
      Q => reg_443(21),
      R => '0'
    );
\reg_443_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(22),
      Q => reg_443(22),
      R => '0'
    );
\reg_443_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(23),
      Q => reg_443(23),
      R => '0'
    );
\reg_443_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(24),
      Q => reg_443(24),
      R => '0'
    );
\reg_443_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(25),
      Q => reg_443(25),
      R => '0'
    );
\reg_443_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(26),
      Q => reg_443(26),
      R => '0'
    );
\reg_443_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(27),
      Q => reg_443(27),
      R => '0'
    );
\reg_443_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(28),
      Q => reg_443(28),
      R => '0'
    );
\reg_443_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(29),
      Q => reg_443(29),
      R => '0'
    );
\reg_443_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_31,
      Q => reg_443(2),
      R => '0'
    );
\reg_443_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(30),
      Q => reg_443(30),
      R => '0'
    );
\reg_443_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => \buff0_reg__1_3\(31),
      Q => reg_443(31),
      R => '0'
    );
\reg_443_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_30,
      Q => reg_443(3),
      R => '0'
    );
\reg_443_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_29,
      Q => reg_443(4),
      R => '0'
    );
\reg_443_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_28,
      Q => reg_443(5),
      R => '0'
    );
\reg_443_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_27,
      Q => reg_443(6),
      R => '0'
    );
\reg_443_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_26,
      Q => reg_443(7),
      R => '0'
    );
\reg_443_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_25,
      Q => reg_443(8),
      R => '0'
    );
\reg_443_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4390,
      D => mul_32s_32s_32_2_1_U17_n_24,
      Q => reg_443(9),
      R => '0'
    );
\reg_471[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(10),
      I1 => reg_419(10),
      I2 => reg_427(10),
      O => \reg_471[11]_i_2_n_2\
    );
\reg_471[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(9),
      I1 => reg_419(9),
      I2 => reg_427(9),
      O => \reg_471[11]_i_3_n_2\
    );
\reg_471[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(8),
      I1 => reg_419(8),
      I2 => reg_427(8),
      O => \reg_471[11]_i_4_n_2\
    );
\reg_471[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(7),
      I1 => reg_419(7),
      I2 => reg_427(7),
      O => \reg_471[11]_i_5_n_2\
    );
\reg_471[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(11),
      I1 => reg_419(11),
      I2 => reg_427(11),
      I3 => \reg_471[11]_i_2_n_2\,
      O => \reg_471[11]_i_6_n_2\
    );
\reg_471[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(10),
      I1 => reg_419(10),
      I2 => reg_427(10),
      I3 => \reg_471[11]_i_3_n_2\,
      O => \reg_471[11]_i_7_n_2\
    );
\reg_471[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(9),
      I1 => reg_419(9),
      I2 => reg_427(9),
      I3 => \reg_471[11]_i_4_n_2\,
      O => \reg_471[11]_i_8_n_2\
    );
\reg_471[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(8),
      I1 => reg_419(8),
      I2 => reg_427(8),
      I3 => \reg_471[11]_i_5_n_2\,
      O => \reg_471[11]_i_9_n_2\
    );
\reg_471[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(14),
      I1 => reg_419(14),
      I2 => reg_427(14),
      O => \reg_471[15]_i_2_n_2\
    );
\reg_471[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(13),
      I1 => reg_419(13),
      I2 => reg_427(13),
      O => \reg_471[15]_i_3_n_2\
    );
\reg_471[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(12),
      I1 => reg_419(12),
      I2 => reg_427(12),
      O => \reg_471[15]_i_4_n_2\
    );
\reg_471[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(11),
      I1 => reg_419(11),
      I2 => reg_427(11),
      O => \reg_471[15]_i_5_n_2\
    );
\reg_471[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(15),
      I1 => reg_419(15),
      I2 => reg_427(15),
      I3 => \reg_471[15]_i_2_n_2\,
      O => \reg_471[15]_i_6_n_2\
    );
\reg_471[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(14),
      I1 => reg_419(14),
      I2 => reg_427(14),
      I3 => \reg_471[15]_i_3_n_2\,
      O => \reg_471[15]_i_7_n_2\
    );
\reg_471[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(13),
      I1 => reg_419(13),
      I2 => reg_427(13),
      I3 => \reg_471[15]_i_4_n_2\,
      O => \reg_471[15]_i_8_n_2\
    );
\reg_471[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(12),
      I1 => reg_419(12),
      I2 => reg_427(12),
      I3 => \reg_471[15]_i_5_n_2\,
      O => \reg_471[15]_i_9_n_2\
    );
\reg_471[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(18),
      I1 => reg_419(18),
      I2 => reg_427(18),
      O => \reg_471[19]_i_2_n_2\
    );
\reg_471[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(17),
      I1 => reg_419(17),
      I2 => reg_427(17),
      O => \reg_471[19]_i_3_n_2\
    );
\reg_471[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(16),
      I1 => reg_419(16),
      I2 => reg_427(16),
      O => \reg_471[19]_i_4_n_2\
    );
\reg_471[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(15),
      I1 => reg_419(15),
      I2 => reg_427(15),
      O => \reg_471[19]_i_5_n_2\
    );
\reg_471[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(19),
      I1 => reg_419(19),
      I2 => reg_427(19),
      I3 => \reg_471[19]_i_2_n_2\,
      O => \reg_471[19]_i_6_n_2\
    );
\reg_471[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(18),
      I1 => reg_419(18),
      I2 => reg_427(18),
      I3 => \reg_471[19]_i_3_n_2\,
      O => \reg_471[19]_i_7_n_2\
    );
\reg_471[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(17),
      I1 => reg_419(17),
      I2 => reg_427(17),
      I3 => \reg_471[19]_i_4_n_2\,
      O => \reg_471[19]_i_8_n_2\
    );
\reg_471[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(16),
      I1 => reg_419(16),
      I2 => reg_427(16),
      I3 => \reg_471[19]_i_5_n_2\,
      O => \reg_471[19]_i_9_n_2\
    );
\reg_471[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(22),
      I1 => reg_419(22),
      I2 => reg_427(22),
      O => \reg_471[23]_i_2_n_2\
    );
\reg_471[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(21),
      I1 => reg_419(21),
      I2 => reg_427(21),
      O => \reg_471[23]_i_3_n_2\
    );
\reg_471[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(20),
      I1 => reg_419(20),
      I2 => reg_427(20),
      O => \reg_471[23]_i_4_n_2\
    );
\reg_471[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(19),
      I1 => reg_419(19),
      I2 => reg_427(19),
      O => \reg_471[23]_i_5_n_2\
    );
\reg_471[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(23),
      I1 => reg_419(23),
      I2 => reg_427(23),
      I3 => \reg_471[23]_i_2_n_2\,
      O => \reg_471[23]_i_6_n_2\
    );
\reg_471[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(22),
      I1 => reg_419(22),
      I2 => reg_427(22),
      I3 => \reg_471[23]_i_3_n_2\,
      O => \reg_471[23]_i_7_n_2\
    );
\reg_471[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(21),
      I1 => reg_419(21),
      I2 => reg_427(21),
      I3 => \reg_471[23]_i_4_n_2\,
      O => \reg_471[23]_i_8_n_2\
    );
\reg_471[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(20),
      I1 => reg_419(20),
      I2 => reg_427(20),
      I3 => \reg_471[23]_i_5_n_2\,
      O => \reg_471[23]_i_9_n_2\
    );
\reg_471[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(26),
      I1 => reg_419(26),
      I2 => reg_427(26),
      O => \reg_471[27]_i_2_n_2\
    );
\reg_471[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(25),
      I1 => reg_419(25),
      I2 => reg_427(25),
      O => \reg_471[27]_i_3_n_2\
    );
\reg_471[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(24),
      I1 => reg_419(24),
      I2 => reg_427(24),
      O => \reg_471[27]_i_4_n_2\
    );
\reg_471[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(23),
      I1 => reg_419(23),
      I2 => reg_427(23),
      O => \reg_471[27]_i_5_n_2\
    );
\reg_471[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(27),
      I1 => reg_419(27),
      I2 => reg_427(27),
      I3 => \reg_471[27]_i_2_n_2\,
      O => \reg_471[27]_i_6_n_2\
    );
\reg_471[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(26),
      I1 => reg_419(26),
      I2 => reg_427(26),
      I3 => \reg_471[27]_i_3_n_2\,
      O => \reg_471[27]_i_7_n_2\
    );
\reg_471[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(25),
      I1 => reg_419(25),
      I2 => reg_427(25),
      I3 => \reg_471[27]_i_4_n_2\,
      O => \reg_471[27]_i_8_n_2\
    );
\reg_471[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(24),
      I1 => reg_419(24),
      I2 => reg_427(24),
      I3 => \reg_471[27]_i_5_n_2\,
      O => \reg_471[27]_i_9_n_2\
    );
\reg_471[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => ap_ready_int,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \^ap_cs_fsm_reg[1]_0\(0),
      I3 => \ap_CS_fsm_reg_n_2_[0]\,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \reg_471_reg[0]_0\,
      O => reg_4710
    );
\reg_471[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(29),
      I1 => reg_419(29),
      I2 => reg_427(29),
      I3 => \reg_471[31]_i_6_n_2\,
      O => \reg_471[31]_i_10_n_2\
    );
\reg_471[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(28),
      I1 => reg_419(28),
      I2 => reg_427(28),
      I3 => \reg_471[31]_i_7_n_2\,
      O => \reg_471[31]_i_11_n_2\
    );
\reg_471[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => mul_32s_32s_32_2_1_U15_n_5,
      I1 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage4,
      O => ap_ready_int
    );
\reg_471[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(29),
      I1 => reg_419(29),
      I2 => reg_427(29),
      O => \reg_471[31]_i_5_n_2\
    );
\reg_471[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(28),
      I1 => reg_419(28),
      I2 => reg_427(28),
      O => \reg_471[31]_i_6_n_2\
    );
\reg_471[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(27),
      I1 => reg_419(27),
      I2 => reg_427(27),
      O => \reg_471[31]_i_7_n_2\
    );
\reg_471[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => reg_427(30),
      I1 => reg_419(30),
      I2 => reg_423(30),
      I3 => reg_419(31),
      I4 => reg_423(31),
      I5 => reg_427(31),
      O => \reg_471[31]_i_8_n_2\
    );
\reg_471[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \reg_471[31]_i_5_n_2\,
      I1 => reg_419(30),
      I2 => reg_423(30),
      I3 => reg_427(30),
      O => \reg_471[31]_i_9_n_2\
    );
\reg_471[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(2),
      I1 => reg_419(2),
      I2 => reg_427(2),
      O => \reg_471[3]_i_2_n_2\
    );
\reg_471[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(1),
      I1 => reg_419(1),
      I2 => reg_427(1),
      O => \reg_471[3]_i_3_n_2\
    );
\reg_471[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(0),
      I1 => reg_419(0),
      I2 => reg_427(0),
      O => \reg_471[3]_i_4_n_2\
    );
\reg_471[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(3),
      I1 => reg_419(3),
      I2 => reg_427(3),
      I3 => \reg_471[3]_i_2_n_2\,
      O => \reg_471[3]_i_5_n_2\
    );
\reg_471[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(2),
      I1 => reg_419(2),
      I2 => reg_427(2),
      I3 => \reg_471[3]_i_3_n_2\,
      O => \reg_471[3]_i_6_n_2\
    );
\reg_471[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(1),
      I1 => reg_419(1),
      I2 => reg_427(1),
      I3 => \reg_471[3]_i_4_n_2\,
      O => \reg_471[3]_i_7_n_2\
    );
\reg_471[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => reg_423(0),
      I1 => reg_419(0),
      I2 => reg_427(0),
      O => \reg_471[3]_i_8_n_2\
    );
\reg_471[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(6),
      I1 => reg_419(6),
      I2 => reg_427(6),
      O => \reg_471[7]_i_2_n_2\
    );
\reg_471[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(5),
      I1 => reg_419(5),
      I2 => reg_427(5),
      O => \reg_471[7]_i_3_n_2\
    );
\reg_471[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(4),
      I1 => reg_419(4),
      I2 => reg_427(4),
      O => \reg_471[7]_i_4_n_2\
    );
\reg_471[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_423(3),
      I1 => reg_419(3),
      I2 => reg_427(3),
      O => \reg_471[7]_i_5_n_2\
    );
\reg_471[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(7),
      I1 => reg_419(7),
      I2 => reg_427(7),
      I3 => \reg_471[7]_i_2_n_2\,
      O => \reg_471[7]_i_6_n_2\
    );
\reg_471[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(6),
      I1 => reg_419(6),
      I2 => reg_427(6),
      I3 => \reg_471[7]_i_3_n_2\,
      O => \reg_471[7]_i_7_n_2\
    );
\reg_471[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(5),
      I1 => reg_419(5),
      I2 => reg_427(5),
      I3 => \reg_471[7]_i_4_n_2\,
      O => \reg_471[7]_i_8_n_2\
    );
\reg_471[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_423(4),
      I1 => reg_419(4),
      I2 => reg_427(4),
      I3 => \reg_471[7]_i_5_n_2\,
      O => \reg_471[7]_i_9_n_2\
    );
\reg_471_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(0),
      Q => reg_471(0),
      R => '0'
    );
\reg_471_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(10),
      Q => reg_471(10),
      R => '0'
    );
\reg_471_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(11),
      Q => reg_471(11),
      R => '0'
    );
\reg_471_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_471_reg[7]_i_1_n_2\,
      CO(3) => \reg_471_reg[11]_i_1_n_2\,
      CO(2) => \reg_471_reg[11]_i_1_n_3\,
      CO(1) => \reg_471_reg[11]_i_1_n_4\,
      CO(0) => \reg_471_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \reg_471[11]_i_2_n_2\,
      DI(2) => \reg_471[11]_i_3_n_2\,
      DI(1) => \reg_471[11]_i_4_n_2\,
      DI(0) => \reg_471[11]_i_5_n_2\,
      O(3 downto 0) => grp_fu_453_p2(11 downto 8),
      S(3) => \reg_471[11]_i_6_n_2\,
      S(2) => \reg_471[11]_i_7_n_2\,
      S(1) => \reg_471[11]_i_8_n_2\,
      S(0) => \reg_471[11]_i_9_n_2\
    );
\reg_471_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(12),
      Q => reg_471(12),
      R => '0'
    );
\reg_471_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(13),
      Q => reg_471(13),
      R => '0'
    );
\reg_471_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(14),
      Q => reg_471(14),
      R => '0'
    );
\reg_471_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(15),
      Q => reg_471(15),
      R => '0'
    );
\reg_471_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_471_reg[11]_i_1_n_2\,
      CO(3) => \reg_471_reg[15]_i_1_n_2\,
      CO(2) => \reg_471_reg[15]_i_1_n_3\,
      CO(1) => \reg_471_reg[15]_i_1_n_4\,
      CO(0) => \reg_471_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \reg_471[15]_i_2_n_2\,
      DI(2) => \reg_471[15]_i_3_n_2\,
      DI(1) => \reg_471[15]_i_4_n_2\,
      DI(0) => \reg_471[15]_i_5_n_2\,
      O(3 downto 0) => grp_fu_453_p2(15 downto 12),
      S(3) => \reg_471[15]_i_6_n_2\,
      S(2) => \reg_471[15]_i_7_n_2\,
      S(1) => \reg_471[15]_i_8_n_2\,
      S(0) => \reg_471[15]_i_9_n_2\
    );
\reg_471_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(16),
      Q => reg_471(16),
      R => '0'
    );
\reg_471_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(17),
      Q => reg_471(17),
      R => '0'
    );
\reg_471_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(18),
      Q => reg_471(18),
      R => '0'
    );
\reg_471_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(19),
      Q => reg_471(19),
      R => '0'
    );
\reg_471_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_471_reg[15]_i_1_n_2\,
      CO(3) => \reg_471_reg[19]_i_1_n_2\,
      CO(2) => \reg_471_reg[19]_i_1_n_3\,
      CO(1) => \reg_471_reg[19]_i_1_n_4\,
      CO(0) => \reg_471_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \reg_471[19]_i_2_n_2\,
      DI(2) => \reg_471[19]_i_3_n_2\,
      DI(1) => \reg_471[19]_i_4_n_2\,
      DI(0) => \reg_471[19]_i_5_n_2\,
      O(3 downto 0) => grp_fu_453_p2(19 downto 16),
      S(3) => \reg_471[19]_i_6_n_2\,
      S(2) => \reg_471[19]_i_7_n_2\,
      S(1) => \reg_471[19]_i_8_n_2\,
      S(0) => \reg_471[19]_i_9_n_2\
    );
\reg_471_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(1),
      Q => reg_471(1),
      R => '0'
    );
\reg_471_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(20),
      Q => reg_471(20),
      R => '0'
    );
\reg_471_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(21),
      Q => reg_471(21),
      R => '0'
    );
\reg_471_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(22),
      Q => reg_471(22),
      R => '0'
    );
\reg_471_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(23),
      Q => reg_471(23),
      R => '0'
    );
\reg_471_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_471_reg[19]_i_1_n_2\,
      CO(3) => \reg_471_reg[23]_i_1_n_2\,
      CO(2) => \reg_471_reg[23]_i_1_n_3\,
      CO(1) => \reg_471_reg[23]_i_1_n_4\,
      CO(0) => \reg_471_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \reg_471[23]_i_2_n_2\,
      DI(2) => \reg_471[23]_i_3_n_2\,
      DI(1) => \reg_471[23]_i_4_n_2\,
      DI(0) => \reg_471[23]_i_5_n_2\,
      O(3 downto 0) => grp_fu_453_p2(23 downto 20),
      S(3) => \reg_471[23]_i_6_n_2\,
      S(2) => \reg_471[23]_i_7_n_2\,
      S(1) => \reg_471[23]_i_8_n_2\,
      S(0) => \reg_471[23]_i_9_n_2\
    );
\reg_471_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(24),
      Q => reg_471(24),
      R => '0'
    );
\reg_471_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(25),
      Q => reg_471(25),
      R => '0'
    );
\reg_471_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(26),
      Q => reg_471(26),
      R => '0'
    );
\reg_471_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(27),
      Q => reg_471(27),
      R => '0'
    );
\reg_471_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_471_reg[23]_i_1_n_2\,
      CO(3) => \reg_471_reg[27]_i_1_n_2\,
      CO(2) => \reg_471_reg[27]_i_1_n_3\,
      CO(1) => \reg_471_reg[27]_i_1_n_4\,
      CO(0) => \reg_471_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \reg_471[27]_i_2_n_2\,
      DI(2) => \reg_471[27]_i_3_n_2\,
      DI(1) => \reg_471[27]_i_4_n_2\,
      DI(0) => \reg_471[27]_i_5_n_2\,
      O(3 downto 0) => grp_fu_453_p2(27 downto 24),
      S(3) => \reg_471[27]_i_6_n_2\,
      S(2) => \reg_471[27]_i_7_n_2\,
      S(1) => \reg_471[27]_i_8_n_2\,
      S(0) => \reg_471[27]_i_9_n_2\
    );
\reg_471_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(28),
      Q => reg_471(28),
      R => '0'
    );
\reg_471_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(29),
      Q => reg_471(29),
      R => '0'
    );
\reg_471_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(2),
      Q => reg_471(2),
      R => '0'
    );
\reg_471_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(30),
      Q => reg_471(30),
      R => '0'
    );
\reg_471_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(31),
      Q => reg_471(31),
      R => '0'
    );
\reg_471_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_471_reg[27]_i_1_n_2\,
      CO(3) => \NLW_reg_471_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \reg_471_reg[31]_i_2_n_3\,
      CO(1) => \reg_471_reg[31]_i_2_n_4\,
      CO(0) => \reg_471_reg[31]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \reg_471[31]_i_5_n_2\,
      DI(1) => \reg_471[31]_i_6_n_2\,
      DI(0) => \reg_471[31]_i_7_n_2\,
      O(3 downto 0) => grp_fu_453_p2(31 downto 28),
      S(3) => \reg_471[31]_i_8_n_2\,
      S(2) => \reg_471[31]_i_9_n_2\,
      S(1) => \reg_471[31]_i_10_n_2\,
      S(0) => \reg_471[31]_i_11_n_2\
    );
\reg_471_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(3),
      Q => reg_471(3),
      R => '0'
    );
\reg_471_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_471_reg[3]_i_1_n_2\,
      CO(2) => \reg_471_reg[3]_i_1_n_3\,
      CO(1) => \reg_471_reg[3]_i_1_n_4\,
      CO(0) => \reg_471_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \reg_471[3]_i_2_n_2\,
      DI(2) => \reg_471[3]_i_3_n_2\,
      DI(1) => \reg_471[3]_i_4_n_2\,
      DI(0) => '0',
      O(3 downto 0) => grp_fu_453_p2(3 downto 0),
      S(3) => \reg_471[3]_i_5_n_2\,
      S(2) => \reg_471[3]_i_6_n_2\,
      S(1) => \reg_471[3]_i_7_n_2\,
      S(0) => \reg_471[3]_i_8_n_2\
    );
\reg_471_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(4),
      Q => reg_471(4),
      R => '0'
    );
\reg_471_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(5),
      Q => reg_471(5),
      R => '0'
    );
\reg_471_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(6),
      Q => reg_471(6),
      R => '0'
    );
\reg_471_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(7),
      Q => reg_471(7),
      R => '0'
    );
\reg_471_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_471_reg[3]_i_1_n_2\,
      CO(3) => \reg_471_reg[7]_i_1_n_2\,
      CO(2) => \reg_471_reg[7]_i_1_n_3\,
      CO(1) => \reg_471_reg[7]_i_1_n_4\,
      CO(0) => \reg_471_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \reg_471[7]_i_2_n_2\,
      DI(2) => \reg_471[7]_i_3_n_2\,
      DI(1) => \reg_471[7]_i_4_n_2\,
      DI(0) => \reg_471[7]_i_5_n_2\,
      O(3 downto 0) => grp_fu_453_p2(7 downto 4),
      S(3) => \reg_471[7]_i_6_n_2\,
      S(2) => \reg_471[7]_i_7_n_2\,
      S(1) => \reg_471[7]_i_8_n_2\,
      S(0) => \reg_471[7]_i_9_n_2\
    );
\reg_471_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(8),
      Q => reg_471(8),
      R => '0'
    );
\reg_471_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4710,
      D => grp_fu_453_p2(9),
      Q => reg_471(9),
      R => '0'
    );
\tmp_product_i_21__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000E2E2E2E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      I3 => result_TREADY_int_regslice,
      I4 => Q(2),
      I5 => \^ap_enable_reg_pp0_iter1\,
      O => \tmp_product_i_21__3_n_2\
    );
\zext_ln40_1_reg_749[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl_fu_520_p3(4),
      I1 => \^i_reg_693_reg[1]_0\(0),
      O => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_in_a_store_keep_address0(2)
    );
\zext_ln40_1_reg_749[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => p_shl_fu_520_p3(4),
      I1 => \^i_reg_693_reg[1]_0\(0),
      I2 => \^i_reg_693_reg[1]_0\(1),
      O => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_in_a_store_keep_address0(3)
    );
\zext_ln40_1_reg_749[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \^i_reg_693_reg[1]_0\(0),
      I1 => \^i_reg_693_reg[1]_0\(1),
      I2 => p_shl_fu_520_p3(4),
      O => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_in_a_store_keep_address0(4)
    );
\zext_ln40_1_reg_749_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_32s_32s_32_2_1_U15_n_3,
      D => \^i_reg_693_reg[1]_0\(0),
      Q => in_a_store_last_address0(0),
      R => '0'
    );
\zext_ln40_1_reg_749_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_32s_32s_32_2_1_U15_n_3,
      D => \^i_reg_693_reg[1]_0\(1),
      Q => in_a_store_last_address0(1),
      R => '0'
    );
\zext_ln40_1_reg_749_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_32s_32s_32_2_1_U15_n_3,
      D => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_in_a_store_keep_address0(2),
      Q => in_a_store_last_address0(2),
      R => '0'
    );
\zext_ln40_1_reg_749_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_32s_32s_32_2_1_U15_n_3,
      D => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_in_a_store_keep_address0(3),
      Q => in_a_store_last_address0(3),
      R => '0'
    );
\zext_ln40_1_reg_749_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_32s_32s_32_2_1_U15_n_3,
      D => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_in_a_store_keep_address0(4),
      Q => in_a_store_last_address0(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult_array_mult_Pipeline_VITIS_LOOP_26_1 is
  port (
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    icmp_ln26_fu_230_p210_in : out STD_LOGIC;
    ap_loop_init_int : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \ap_CS_fsm_reg[29]\ : out STD_LOGIC;
    in_a_TREADY_int_regslice : out STD_LOGIC;
    in_a_store_last_ce0 : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    \i_fu_92_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in__3\ : out STD_LOGIC;
    \p_0_in__2\ : out STD_LOGIC;
    \p_0_in__1\ : out STD_LOGIC;
    \p_0_in__0\ : out STD_LOGIC;
    \zext_ln40_1_reg_749_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    in_a_store_keep_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \phi_mul_fu_88_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in__4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_0\ : out STD_LOGIC;
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg : out STD_LOGIC;
    \p_s_reg_363_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    in_a_store_last_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    in_a_store_data_ce0 : in STD_LOGIC;
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln26_reg_359_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_15_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \p_s_reg_363_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult_array_mult_Pipeline_VITIS_LOOP_26_1 : entity is "array_mult_array_mult_Pipeline_VITIS_LOOP_26_1";
end main_array_mult_0_0_array_mult_array_mult_Pipeline_VITIS_LOOP_26_1;

architecture STRUCTURE of main_array_mult_0_0_array_mult_array_mult_Pipeline_VITIS_LOOP_26_1 is
  signal add_ln21_fu_279_p2 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal add_ln26_fu_236_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln27_fu_308_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal \^i_fu_92_reg[4]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_fu_92_reg_n_2_[0]\ : STD_LOGIC;
  signal \i_fu_92_reg_n_2_[1]\ : STD_LOGIC;
  signal \^icmp_ln26_fu_230_p210_in\ : STD_LOGIC;
  signal \icmp_ln26_reg_359_reg_n_2_[0]\ : STD_LOGIC;
  signal phi_mul_fu_88 : STD_LOGIC;
  signal \phi_mul_fu_88[10]_i_4_n_2\ : STD_LOGIC;
  signal \phi_mul_fu_88[9]_i_2_n_2\ : STD_LOGIC;
  signal \^phi_mul_fu_88_reg[10]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \phi_mul_fu_88_reg_n_2_[2]\ : STD_LOGIC;
  signal \phi_mul_fu_88_reg_n_2_[3]\ : STD_LOGIC;
  signal \phi_mul_fu_88_reg_n_2_[4]\ : STD_LOGIC;
  signal \phi_mul_fu_88_reg_n_2_[5]\ : STD_LOGIC;
  signal \phi_mul_fu_88_reg_n_2_[6]\ : STD_LOGIC;
  signal \phi_mul_fu_88_reg_n_2_[7]\ : STD_LOGIC;
  signal phi_urem_fu_84 : STD_LOGIC;
  signal \phi_urem_fu_84[4]_i_3_n_2\ : STD_LOGIC;
  signal phi_urem_fu_84_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \phi_mul_fu_88[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \phi_mul_fu_88[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \phi_mul_fu_88[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \phi_mul_fu_88[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \phi_mul_fu_88[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \phi_mul_fu_88[9]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \phi_urem_fu_84[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \phi_urem_fu_84[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \phi_urem_fu_84[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \phi_urem_fu_84[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \phi_urem_fu_84[4]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \phi_urem_fu_84[4]_i_3\ : label is "soft_lutpair31";
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  \i_fu_92_reg[4]_0\(2 downto 0) <= \^i_fu_92_reg[4]_0\(2 downto 0);
  icmp_ln26_fu_230_p210_in <= \^icmp_ln26_fu_230_p210_in\;
  \phi_mul_fu_88_reg[10]_0\(2 downto 0) <= \^phi_mul_fu_88_reg[10]_0\(2 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_array_mult_0_0_array_mult_flow_control_loop_pipe_sequential_init
     port map (
      D(4 downto 0) => add_ln26_fu_236_p2(4 downto 0),
      E(0) => \^ap_block_pp0_stage0_subdone\,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => phi_urem_fu_84,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[29]\ => \ap_CS_fsm_reg[29]\,
      \ap_CS_fsm_reg[29]_0\ => \ap_CS_fsm_reg[29]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \^ap_enable_reg_pp0_iter1\,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg(1 downto 0) => D(1 downto 0),
      ap_loop_init_int_reg_0 => ap_loop_init_int,
      ap_loop_init_int_reg_1 => ap_loop_init,
      ap_loop_init_int_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      ap_rst_n => ap_rst_n,
      grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_13,
      grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_28,
      grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg_1 => flow_control_loop_pipe_sequential_init_U_n_34,
      grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg_2 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg,
      \i_fu_92_reg[4]\ => \^icmp_ln26_fu_230_p210_in\,
      \icmp_ln26_reg_359_reg[0]\(4 downto 2) => \^i_fu_92_reg[4]_0\(2 downto 0),
      \icmp_ln26_reg_359_reg[0]\(1) => \i_fu_92_reg_n_2_[1]\,
      \icmp_ln26_reg_359_reg[0]\(0) => \i_fu_92_reg_n_2_[0]\,
      \icmp_ln26_reg_359_reg[0]_0\(0) => \icmp_ln26_reg_359_reg[0]_0\(0),
      in_a_TREADY_int_regslice => in_a_TREADY_int_regslice,
      in_a_store_data_ce0 => in_a_store_data_ce0,
      in_a_store_keep_address0(1 downto 0) => in_a_store_keep_address0(1 downto 0),
      in_a_store_last_address0(4 downto 0) => in_a_store_last_address0(4 downto 0),
      in_a_store_last_ce0 => in_a_store_last_ce0,
      \p_0_in__0\ => \p_0_in__0\,
      \p_0_in__1\ => \p_0_in__1\,
      \p_0_in__2\ => \p_0_in__2\,
      \p_0_in__3\ => \p_0_in__3\,
      \p_0_in__4\ => \p_0_in__4\,
      phi_mul_fu_88 => phi_mul_fu_88,
      \phi_urem_fu_84_reg[0]\(4 downto 0) => phi_urem_fu_84_reg(4 downto 0),
      \phi_urem_fu_84_reg[0]_0\ => \phi_urem_fu_84[4]_i_3_n_2\,
      \phi_urem_fu_84_reg[0]_1\ => \icmp_ln26_reg_359_reg_n_2_[0]\,
      \q0_reg[0]\(0) => \q0_reg[0]\(0),
      \q0_reg[0]_0\ => \q0_reg[0]_0\,
      ram_reg_0_15_0_0(1 downto 0) => ram_reg_0_15_0_0(1 downto 0),
      \zext_ln40_1_reg_749_reg[4]\(4 downto 0) => \zext_ln40_1_reg_749_reg[4]\(4 downto 0)
    );
\i_fu_92_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln26_fu_236_p2(0),
      Q => \i_fu_92_reg_n_2_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\i_fu_92_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln26_fu_236_p2(1),
      Q => \i_fu_92_reg_n_2_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\i_fu_92_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln26_fu_236_p2(2),
      Q => \^i_fu_92_reg[4]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\i_fu_92_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln26_fu_236_p2(3),
      Q => \^i_fu_92_reg[4]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\i_fu_92_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln26_fu_236_p2(4),
      Q => \^i_fu_92_reg[4]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\icmp_ln26_reg_359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \^icmp_ln26_fu_230_p210_in\,
      Q => \icmp_ln26_reg_359_reg_n_2_[0]\,
      R => '0'
    );
\p_s_reg_363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(0),
      Q => \p_s_reg_363_reg[31]_0\(0),
      R => '0'
    );
\p_s_reg_363_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(10),
      Q => \p_s_reg_363_reg[31]_0\(10),
      R => '0'
    );
\p_s_reg_363_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(11),
      Q => \p_s_reg_363_reg[31]_0\(11),
      R => '0'
    );
\p_s_reg_363_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(12),
      Q => \p_s_reg_363_reg[31]_0\(12),
      R => '0'
    );
\p_s_reg_363_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(13),
      Q => \p_s_reg_363_reg[31]_0\(13),
      R => '0'
    );
\p_s_reg_363_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(14),
      Q => \p_s_reg_363_reg[31]_0\(14),
      R => '0'
    );
\p_s_reg_363_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(15),
      Q => \p_s_reg_363_reg[31]_0\(15),
      R => '0'
    );
\p_s_reg_363_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(16),
      Q => \p_s_reg_363_reg[31]_0\(16),
      R => '0'
    );
\p_s_reg_363_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(17),
      Q => \p_s_reg_363_reg[31]_0\(17),
      R => '0'
    );
\p_s_reg_363_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(18),
      Q => \p_s_reg_363_reg[31]_0\(18),
      R => '0'
    );
\p_s_reg_363_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(19),
      Q => \p_s_reg_363_reg[31]_0\(19),
      R => '0'
    );
\p_s_reg_363_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(1),
      Q => \p_s_reg_363_reg[31]_0\(1),
      R => '0'
    );
\p_s_reg_363_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(20),
      Q => \p_s_reg_363_reg[31]_0\(20),
      R => '0'
    );
\p_s_reg_363_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(21),
      Q => \p_s_reg_363_reg[31]_0\(21),
      R => '0'
    );
\p_s_reg_363_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(22),
      Q => \p_s_reg_363_reg[31]_0\(22),
      R => '0'
    );
\p_s_reg_363_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(23),
      Q => \p_s_reg_363_reg[31]_0\(23),
      R => '0'
    );
\p_s_reg_363_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(24),
      Q => \p_s_reg_363_reg[31]_0\(24),
      R => '0'
    );
\p_s_reg_363_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(25),
      Q => \p_s_reg_363_reg[31]_0\(25),
      R => '0'
    );
\p_s_reg_363_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(26),
      Q => \p_s_reg_363_reg[31]_0\(26),
      R => '0'
    );
\p_s_reg_363_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(27),
      Q => \p_s_reg_363_reg[31]_0\(27),
      R => '0'
    );
\p_s_reg_363_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(28),
      Q => \p_s_reg_363_reg[31]_0\(28),
      R => '0'
    );
\p_s_reg_363_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(29),
      Q => \p_s_reg_363_reg[31]_0\(29),
      R => '0'
    );
\p_s_reg_363_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(2),
      Q => \p_s_reg_363_reg[31]_0\(2),
      R => '0'
    );
\p_s_reg_363_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(30),
      Q => \p_s_reg_363_reg[31]_0\(30),
      R => '0'
    );
\p_s_reg_363_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(31),
      Q => \p_s_reg_363_reg[31]_0\(31),
      R => '0'
    );
\p_s_reg_363_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(3),
      Q => \p_s_reg_363_reg[31]_0\(3),
      R => '0'
    );
\p_s_reg_363_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(4),
      Q => \p_s_reg_363_reg[31]_0\(4),
      R => '0'
    );
\p_s_reg_363_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(5),
      Q => \p_s_reg_363_reg[31]_0\(5),
      R => '0'
    );
\p_s_reg_363_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(6),
      Q => \p_s_reg_363_reg[31]_0\(6),
      R => '0'
    );
\p_s_reg_363_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(7),
      Q => \p_s_reg_363_reg[31]_0\(7),
      R => '0'
    );
\p_s_reg_363_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(8),
      Q => \p_s_reg_363_reg[31]_0\(8),
      R => '0'
    );
\p_s_reg_363_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_s_reg_363_reg[31]_1\(9),
      Q => \p_s_reg_363_reg[31]_0\(9),
      R => '0'
    );
\phi_mul_fu_88[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^phi_mul_fu_88_reg[10]_0\(1),
      I1 => \phi_mul_fu_88[10]_i_4_n_2\,
      I2 => \^phi_mul_fu_88_reg[10]_0\(0),
      I3 => \^phi_mul_fu_88_reg[10]_0\(2),
      O => add_ln21_fu_279_p2(10)
    );
\phi_mul_fu_88[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFFFFFFFFFF"
    )
        port map (
      I0 => \phi_mul_fu_88_reg_n_2_[3]\,
      I1 => \phi_mul_fu_88_reg_n_2_[2]\,
      I2 => \phi_mul_fu_88_reg_n_2_[4]\,
      I3 => \phi_mul_fu_88_reg_n_2_[5]\,
      I4 => \phi_mul_fu_88_reg_n_2_[6]\,
      I5 => \phi_mul_fu_88_reg_n_2_[7]\,
      O => \phi_mul_fu_88[10]_i_4_n_2\
    );
\phi_mul_fu_88[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \phi_mul_fu_88_reg_n_2_[2]\,
      O => add_ln21_fu_279_p2(2)
    );
\phi_mul_fu_88[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \phi_mul_fu_88_reg_n_2_[2]\,
      I1 => \phi_mul_fu_88_reg_n_2_[3]\,
      O => add_ln21_fu_279_p2(3)
    );
\phi_mul_fu_88[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \phi_mul_fu_88_reg_n_2_[3]\,
      I1 => \phi_mul_fu_88_reg_n_2_[2]\,
      I2 => \phi_mul_fu_88_reg_n_2_[4]\,
      O => add_ln21_fu_279_p2(4)
    );
\phi_mul_fu_88[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F807"
    )
        port map (
      I0 => \phi_mul_fu_88_reg_n_2_[3]\,
      I1 => \phi_mul_fu_88_reg_n_2_[2]\,
      I2 => \phi_mul_fu_88_reg_n_2_[4]\,
      I3 => \phi_mul_fu_88_reg_n_2_[5]\,
      O => add_ln21_fu_279_p2(5)
    );
\phi_mul_fu_88[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0111FEEE"
    )
        port map (
      I0 => \phi_mul_fu_88_reg_n_2_[5]\,
      I1 => \phi_mul_fu_88_reg_n_2_[4]\,
      I2 => \phi_mul_fu_88_reg_n_2_[2]\,
      I3 => \phi_mul_fu_88_reg_n_2_[3]\,
      I4 => \phi_mul_fu_88_reg_n_2_[6]\,
      O => add_ln21_fu_279_p2(6)
    );
\phi_mul_fu_88[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFFFFF80000"
    )
        port map (
      I0 => \phi_mul_fu_88_reg_n_2_[3]\,
      I1 => \phi_mul_fu_88_reg_n_2_[2]\,
      I2 => \phi_mul_fu_88_reg_n_2_[4]\,
      I3 => \phi_mul_fu_88_reg_n_2_[5]\,
      I4 => \phi_mul_fu_88_reg_n_2_[6]\,
      I5 => \phi_mul_fu_88_reg_n_2_[7]\,
      O => add_ln21_fu_279_p2(7)
    );
\phi_mul_fu_88[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F8880"
    )
        port map (
      I0 => \phi_mul_fu_88_reg_n_2_[7]\,
      I1 => \phi_mul_fu_88_reg_n_2_[6]\,
      I2 => \phi_mul_fu_88_reg_n_2_[5]\,
      I3 => \phi_mul_fu_88[9]_i_2_n_2\,
      I4 => \^phi_mul_fu_88_reg[10]_0\(0),
      O => add_ln21_fu_279_p2(8)
    );
\phi_mul_fu_88[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFFA8000000"
    )
        port map (
      I0 => \^phi_mul_fu_88_reg[10]_0\(0),
      I1 => \phi_mul_fu_88[9]_i_2_n_2\,
      I2 => \phi_mul_fu_88_reg_n_2_[5]\,
      I3 => \phi_mul_fu_88_reg_n_2_[6]\,
      I4 => \phi_mul_fu_88_reg_n_2_[7]\,
      I5 => \^phi_mul_fu_88_reg[10]_0\(1),
      O => add_ln21_fu_279_p2(9)
    );
\phi_mul_fu_88[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \phi_mul_fu_88_reg_n_2_[4]\,
      I1 => \phi_mul_fu_88_reg_n_2_[2]\,
      I2 => \phi_mul_fu_88_reg_n_2_[3]\,
      O => \phi_mul_fu_88[9]_i_2_n_2\
    );
\phi_mul_fu_88_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => phi_mul_fu_88,
      D => add_ln21_fu_279_p2(10),
      Q => \^phi_mul_fu_88_reg[10]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\phi_mul_fu_88_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => phi_mul_fu_88,
      D => add_ln21_fu_279_p2(2),
      Q => \phi_mul_fu_88_reg_n_2_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\phi_mul_fu_88_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => phi_mul_fu_88,
      D => add_ln21_fu_279_p2(3),
      Q => \phi_mul_fu_88_reg_n_2_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\phi_mul_fu_88_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => phi_mul_fu_88,
      D => add_ln21_fu_279_p2(4),
      Q => \phi_mul_fu_88_reg_n_2_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\phi_mul_fu_88_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => phi_mul_fu_88,
      D => add_ln21_fu_279_p2(5),
      Q => \phi_mul_fu_88_reg_n_2_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\phi_mul_fu_88_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => phi_mul_fu_88,
      D => add_ln21_fu_279_p2(6),
      Q => \phi_mul_fu_88_reg_n_2_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\phi_mul_fu_88_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => phi_mul_fu_88,
      D => add_ln21_fu_279_p2(7),
      Q => \phi_mul_fu_88_reg_n_2_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\phi_mul_fu_88_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => phi_mul_fu_88,
      D => add_ln21_fu_279_p2(8),
      Q => \^phi_mul_fu_88_reg[10]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\phi_mul_fu_88_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => phi_mul_fu_88,
      D => add_ln21_fu_279_p2(9),
      Q => \^phi_mul_fu_88_reg[10]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\phi_urem_fu_84[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_urem_fu_84_reg(0),
      O => add_ln27_fu_308_p2(0)
    );
\phi_urem_fu_84[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_urem_fu_84_reg(0),
      I1 => phi_urem_fu_84_reg(1),
      O => add_ln27_fu_308_p2(1)
    );
\phi_urem_fu_84[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_urem_fu_84_reg(0),
      I1 => phi_urem_fu_84_reg(1),
      I2 => phi_urem_fu_84_reg(2),
      O => add_ln27_fu_308_p2(2)
    );
\phi_urem_fu_84[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => phi_urem_fu_84_reg(3),
      I1 => phi_urem_fu_84_reg(1),
      I2 => phi_urem_fu_84_reg(0),
      I3 => phi_urem_fu_84_reg(2),
      O => add_ln27_fu_308_p2(3)
    );
\phi_urem_fu_84[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => phi_urem_fu_84_reg(2),
      I1 => phi_urem_fu_84_reg(0),
      I2 => phi_urem_fu_84_reg(1),
      I3 => phi_urem_fu_84_reg(3),
      I4 => phi_urem_fu_84_reg(4),
      O => add_ln27_fu_308_p2(4)
    );
\phi_urem_fu_84[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => phi_urem_fu_84_reg(1),
      I1 => phi_urem_fu_84_reg(0),
      O => \phi_urem_fu_84[4]_i_3_n_2\
    );
\phi_urem_fu_84_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => phi_mul_fu_88,
      D => add_ln27_fu_308_p2(0),
      Q => phi_urem_fu_84_reg(0),
      R => phi_urem_fu_84
    );
\phi_urem_fu_84_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => phi_mul_fu_88,
      D => add_ln27_fu_308_p2(1),
      Q => phi_urem_fu_84_reg(1),
      R => phi_urem_fu_84
    );
\phi_urem_fu_84_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => phi_mul_fu_88,
      D => add_ln27_fu_308_p2(2),
      Q => phi_urem_fu_84_reg(2),
      R => phi_urem_fu_84
    );
\phi_urem_fu_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => phi_mul_fu_88,
      D => add_ln27_fu_308_p2(3),
      Q => phi_urem_fu_84_reg(3),
      R => phi_urem_fu_84
    );
\phi_urem_fu_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => phi_mul_fu_88,
      D => add_ln27_fu_308_p2(4),
      Q => phi_urem_fu_84_reg(4),
      R => phi_urem_fu_84
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0_array_mult is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_a_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_a_TVALID : in STD_LOGIC;
    in_a_TREADY : out STD_LOGIC;
    in_a_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_a_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_a_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    result_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    result_TVALID : out STD_LOGIC;
    result_TREADY : in STD_LOGIC;
    result_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    result_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    result_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC;
    s_axi_DATA_IN_B_AWVALID : in STD_LOGIC;
    s_axi_DATA_IN_B_AWREADY : out STD_LOGIC;
    s_axi_DATA_IN_B_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_DATA_IN_B_WVALID : in STD_LOGIC;
    s_axi_DATA_IN_B_WREADY : out STD_LOGIC;
    s_axi_DATA_IN_B_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_DATA_IN_B_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_DATA_IN_B_ARVALID : in STD_LOGIC;
    s_axi_DATA_IN_B_ARREADY : out STD_LOGIC;
    s_axi_DATA_IN_B_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_DATA_IN_B_RVALID : out STD_LOGIC;
    s_axi_DATA_IN_B_RREADY : in STD_LOGIC;
    s_axi_DATA_IN_B_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_DATA_IN_B_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_DATA_IN_B_BVALID : out STD_LOGIC;
    s_axi_DATA_IN_B_BREADY : in STD_LOGIC;
    s_axi_DATA_IN_B_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of main_array_mult_0_0_array_mult : entity is 4;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of main_array_mult_0_0_array_mult : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of main_array_mult_0_0_array_mult : entity is 4;
  attribute C_S_AXI_DATA_IN_B_ADDR_WIDTH : integer;
  attribute C_S_AXI_DATA_IN_B_ADDR_WIDTH of main_array_mult_0_0_array_mult : entity is 8;
  attribute C_S_AXI_DATA_IN_B_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_IN_B_DATA_WIDTH of main_array_mult_0_0_array_mult : entity is 32;
  attribute C_S_AXI_DATA_IN_B_WSTRB_WIDTH : integer;
  attribute C_S_AXI_DATA_IN_B_WSTRB_WIDTH of main_array_mult_0_0_array_mult : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of main_array_mult_0_0_array_mult : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of main_array_mult_0_0_array_mult : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_array_mult_0_0_array_mult : entity is "array_mult";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of main_array_mult_0_0_array_mult : entity is "31'b0000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of main_array_mult_0_0_array_mult : entity is "31'b0000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of main_array_mult_0_0_array_mult : entity is "31'b0000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of main_array_mult_0_0_array_mult : entity is "31'b0000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of main_array_mult_0_0_array_mult : entity is "31'b0000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of main_array_mult_0_0_array_mult : entity is "31'b0000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of main_array_mult_0_0_array_mult : entity is "31'b0000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of main_array_mult_0_0_array_mult : entity is "31'b0000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of main_array_mult_0_0_array_mult : entity is "31'b0000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of main_array_mult_0_0_array_mult : entity is "31'b0001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of main_array_mult_0_0_array_mult : entity is "31'b0010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of main_array_mult_0_0_array_mult : entity is "31'b0100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of main_array_mult_0_0_array_mult : entity is "31'b1000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of main_array_mult_0_0_array_mult : entity is "31'b0000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of main_array_mult_0_0_array_mult : entity is "yes";
end main_array_mult_0_0_array_mult;

architecture STRUCTURE of main_array_mult_0_0_array_mult is
  signal \<const0>\ : STD_LOGIC;
  signal DATA_IN_B_s_axi_U_n_66 : STD_LOGIC;
  signal DATA_IN_B_s_axi_U_n_67 : STD_LOGIC;
  signal DATA_IN_B_s_axi_U_n_68 : STD_LOGIC;
  signal DATA_IN_B_s_axi_U_n_69 : STD_LOGIC;
  signal DATA_IN_B_s_axi_U_n_70 : STD_LOGIC;
  signal DATA_IN_B_s_axi_U_n_71 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state25 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state27 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state29 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state31 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_2 : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_p2_3 : STD_LOGIC;
  signal data_p2_4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_in_a_store_keep_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_in_a_store_last_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_10 : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_11 : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_12 : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_13 : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_14 : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_15 : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_16 : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_17 : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_27 : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_28 : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_30 : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_31 : STD_LOGIC;
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TKEEP : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID : STD_LOGIC;
  signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg : STD_LOGIC;
  signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_in_a_store_data_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_10 : STD_LOGIC;
  signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_11 : STD_LOGIC;
  signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_12 : STD_LOGIC;
  signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_30 : STD_LOGIC;
  signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_31 : STD_LOGIC;
  signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_6 : STD_LOGIC;
  signal i_fu_92 : STD_LOGIC;
  signal icmp_ln26_fu_230_p210_in : STD_LOGIC;
  signal in_a_TREADY_int_regslice : STD_LOGIC;
  signal in_a_TVALID_int_regslice : STD_LOGIC;
  signal in_a_store_data_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal in_a_store_data_ce0 : STD_LOGIC;
  signal in_a_store_keep_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_a_store_keep_ce0 : STD_LOGIC;
  signal in_a_store_keep_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_a_store_last_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_a_store_last_ce0 : STD_LOGIC;
  signal in_a_store_last_q0 : STD_LOGIC;
  signal in_a_store_strb_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_b_load_10_reg_551 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_11_reg_561 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_12_reg_571 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_13_reg_581 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_14_reg_591 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_15_reg_601 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_16_reg_611 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_17_reg_621 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_18_reg_631 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_19_reg_641 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_1_reg_461 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_20_reg_651 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_21_reg_661 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_22_reg_671 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_23_reg_681 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_24_reg_691 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_2_reg_471 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_3_reg_481 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_4_reg_491 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_5_reg_501 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_6_reg_511 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_7_reg_521 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_8_reg_531 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_9_reg_541 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_load_reg_451 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_b_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal load_p2 : STD_LOGIC;
  signal load_p2_0 : STD_LOGIC;
  signal load_p2_1 : STD_LOGIC;
  signal mult_acc_last_reg_794 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC;
  signal p_s_reg_363 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q00__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q00__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q00__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q00__3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal regslice_both_in_a_V_data_V_U_n_10 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_24 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_25 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_26 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_27 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_28 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_29 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_30 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_31 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_32 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_33 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_34 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_5 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_8 : STD_LOGIC;
  signal regslice_both_in_a_V_data_V_U_n_9 : STD_LOGIC;
  signal regslice_both_in_a_V_keep_V_U_n_2 : STD_LOGIC;
  signal regslice_both_in_a_V_keep_V_U_n_3 : STD_LOGIC;
  signal regslice_both_in_a_V_keep_V_U_n_4 : STD_LOGIC;
  signal regslice_both_in_a_V_keep_V_U_n_5 : STD_LOGIC;
  signal regslice_both_in_a_V_last_V_U_n_2 : STD_LOGIC;
  signal regslice_both_in_a_V_strb_V_U_n_2 : STD_LOGIC;
  signal regslice_both_in_a_V_strb_V_U_n_3 : STD_LOGIC;
  signal regslice_both_in_a_V_strb_V_U_n_4 : STD_LOGIC;
  signal regslice_both_in_a_V_strb_V_U_n_5 : STD_LOGIC;
  signal regslice_both_result_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_result_V_keep_V_U_n_2 : STD_LOGIC;
  signal regslice_both_result_V_last_V_U_n_2 : STD_LOGIC;
  signal regslice_both_result_V_strb_V_U_n_2 : STD_LOGIC;
  signal result_TREADY_int_regslice : STD_LOGIC;
  signal result_TVALID2 : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15) <= \<const0>\;
  s_axi_CTRL_RDATA(14) <= \<const0>\;
  s_axi_CTRL_RDATA(13) <= \<const0>\;
  s_axi_CTRL_RDATA(12) <= \<const0>\;
  s_axi_CTRL_RDATA(11) <= \<const0>\;
  s_axi_CTRL_RDATA(10) <= \<const0>\;
  s_axi_CTRL_RDATA(9) <= \^s_axi_ctrl_rdata\(9);
  s_axi_CTRL_RDATA(8) <= \<const0>\;
  s_axi_CTRL_RDATA(7) <= \^s_axi_ctrl_rdata\(7);
  s_axi_CTRL_RDATA(6) <= \<const0>\;
  s_axi_CTRL_RDATA(5) <= \<const0>\;
  s_axi_CTRL_RDATA(4) <= \<const0>\;
  s_axi_CTRL_RDATA(3 downto 0) <= \^s_axi_ctrl_rdata\(3 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
  s_axi_DATA_IN_B_BRESP(1) <= \<const0>\;
  s_axi_DATA_IN_B_BRESP(0) <= \<const0>\;
  s_axi_DATA_IN_B_RRESP(1) <= \<const0>\;
  s_axi_DATA_IN_B_RRESP(0) <= \<const0>\;
CTRL_s_axi_U: entity work.main_array_mult_0_0_array_mult_CTRL_s_axi
     port map (
      D(0) => ap_NS_fsm(1),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      Q(11) => ap_CS_fsm_state31,
      Q(10) => ap_CS_fsm_state30,
      Q(9) => ap_CS_fsm_state29,
      Q(8) => ap_CS_fsm_state19,
      Q(7) => ap_CS_fsm_state18,
      Q(6) => ap_CS_fsm_state17,
      Q(5) => ap_CS_fsm_state16,
      Q(4) => ap_CS_fsm_state5,
      Q(3) => ap_CS_fsm_state4,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]\ => DATA_IN_B_s_axi_U_n_70,
      \ap_CS_fsm_reg[1]_0\ => DATA_IN_B_s_axi_U_n_67,
      \ap_CS_fsm_reg[1]_1\ => DATA_IN_B_s_axi_U_n_71,
      \ap_CS_fsm_reg[1]_2\ => DATA_IN_B_s_axi_U_n_68,
      \ap_CS_fsm_reg[1]_3\ => DATA_IN_B_s_axi_U_n_69,
      \ap_CS_fsm_reg[1]_4\ => DATA_IN_B_s_axi_U_n_66,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      interrupt => interrupt,
      s_axi_CTRL_ARADDR(3 downto 0) => s_axi_CTRL_ARADDR(3 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(1 downto 0) => s_axi_CTRL_AWADDR(3 downto 2),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(5) => \^s_axi_ctrl_rdata\(9),
      s_axi_CTRL_RDATA(4) => \^s_axi_ctrl_rdata\(7),
      s_axi_CTRL_RDATA(3 downto 0) => \^s_axi_ctrl_rdata\(3 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(2) => s_axi_CTRL_WDATA(7),
      s_axi_CTRL_WDATA(1 downto 0) => s_axi_CTRL_WDATA(1 downto 0),
      s_axi_CTRL_WSTRB(0) => s_axi_CTRL_WSTRB(0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
DATA_IN_B_s_axi_U: entity work.main_array_mult_0_0_array_mult_DATA_IN_B_s_axi
     port map (
      D(31 downto 0) => in_b_q0(31 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_DATA_IN_B_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_DATA_IN_B_AWREADY,
      Q(24) => ap_CS_fsm_state28,
      Q(23) => ap_CS_fsm_state27,
      Q(22) => ap_CS_fsm_state26,
      Q(21) => ap_CS_fsm_state25,
      Q(20) => ap_CS_fsm_state24,
      Q(19) => ap_CS_fsm_state23,
      Q(18) => ap_CS_fsm_state22,
      Q(17) => ap_CS_fsm_state21,
      Q(16) => ap_CS_fsm_state20,
      Q(15) => ap_CS_fsm_state19,
      Q(14) => ap_CS_fsm_state18,
      Q(13) => ap_CS_fsm_state17,
      Q(12) => ap_CS_fsm_state16,
      Q(11) => ap_CS_fsm_state15,
      Q(10) => ap_CS_fsm_state14,
      Q(9) => ap_CS_fsm_state13,
      Q(8) => ap_CS_fsm_state12,
      Q(7) => ap_CS_fsm_state11,
      Q(6) => ap_CS_fsm_state10,
      Q(5) => ap_CS_fsm_state9,
      Q(4) => ap_CS_fsm_state8,
      Q(3) => ap_CS_fsm_state7,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state4,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[19]\ => DATA_IN_B_s_axi_U_n_66,
      \ap_CS_fsm_reg[22]\ => DATA_IN_B_s_axi_U_n_70,
      \ap_CS_fsm_reg[25]\ => DATA_IN_B_s_axi_U_n_69,
      \ap_CS_fsm_reg[5]\ => DATA_IN_B_s_axi_U_n_71,
      \ap_CS_fsm_reg[8]\ => DATA_IN_B_s_axi_U_n_67,
      \ap_CS_fsm_reg[9]\ => DATA_IN_B_s_axi_U_n_68,
      ap_clk => ap_clk,
      s_axi_DATA_IN_B_ARADDR(5 downto 0) => s_axi_DATA_IN_B_ARADDR(7 downto 2),
      s_axi_DATA_IN_B_ARVALID => s_axi_DATA_IN_B_ARVALID,
      s_axi_DATA_IN_B_AWADDR(5 downto 0) => s_axi_DATA_IN_B_AWADDR(7 downto 2),
      s_axi_DATA_IN_B_AWVALID => s_axi_DATA_IN_B_AWVALID,
      s_axi_DATA_IN_B_BREADY => s_axi_DATA_IN_B_BREADY,
      s_axi_DATA_IN_B_BVALID => s_axi_DATA_IN_B_BVALID,
      s_axi_DATA_IN_B_RDATA(31 downto 0) => s_axi_DATA_IN_B_RDATA(31 downto 0),
      s_axi_DATA_IN_B_RREADY => s_axi_DATA_IN_B_RREADY,
      s_axi_DATA_IN_B_RVALID => s_axi_DATA_IN_B_RVALID,
      s_axi_DATA_IN_B_WDATA(31 downto 0) => s_axi_DATA_IN_B_WDATA(31 downto 0),
      s_axi_DATA_IN_B_WREADY => s_axi_DATA_IN_B_WREADY,
      s_axi_DATA_IN_B_WSTRB(3 downto 0) => s_axi_DATA_IN_B_WSTRB(3 downto 0),
      s_axi_DATA_IN_B_WVALID => s_axi_DATA_IN_B_WVALID
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state12,
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state13,
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state14,
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state15,
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state16,
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state17,
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state18,
      Q => ap_CS_fsm_state19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state19,
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state20,
      Q => ap_CS_fsm_state21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state21,
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state22,
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state23,
      Q => ap_CS_fsm_state24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state24,
      Q => ap_CS_fsm_state25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state25,
      Q => ap_CS_fsm_state26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state26,
      Q => ap_CS_fsm_state27,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state27,
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state28,
      Q => ap_CS_fsm_state29,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(29),
      Q => ap_CS_fsm_state30,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(30),
      Q => ap_CS_fsm_state31,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
grp_array_mult_Pipeline_ROWS_LOOP_fu_400: entity work.main_array_mult_0_0_array_mult_array_mult_Pipeline_ROWS_LOOP
     port map (
      D(1 downto 0) => ap_NS_fsm(30 downto 29),
      E(0) => in_a_store_keep_ce0,
      Q(3) => ap_CS_fsm_state31,
      Q(2) => ap_CS_fsm_state30,
      Q(1) => ap_CS_fsm_state29,
      Q(0) => ap_CS_fsm_state3,
      SS(0) => ap_rst_n_inv,
      ack_in_t_reg(0) => load_p2_1,
      ack_in_t_reg_0(0) => load_p2_0,
      ack_in_t_reg_1(0) => load_p2,
      \ap_CS_fsm_reg[1]_0\(0) => ap_CS_fsm_pp0_stage1,
      \ap_CS_fsm_reg[28]\ => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_30,
      \ap_CS_fsm_reg[2]_0\ => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_27,
      \ap_CS_fsm_reg[2]_1\ => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_28,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_2,
      ap_loop_init => ap_loop_init,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      buff0_reg(31 downto 0) => in_b_load_15_reg_601(31 downto 0),
      buff0_reg_0(31 downto 0) => in_b_load_20_reg_651(31 downto 0),
      buff0_reg_1(31 downto 0) => in_b_load_16_reg_611(31 downto 0),
      buff0_reg_10(31 downto 0) => in_b_load_3_reg_481(31 downto 0),
      buff0_reg_11(31 downto 0) => in_b_load_13_reg_581(31 downto 0),
      buff0_reg_12(31 downto 0) => in_b_load_7_reg_521(31 downto 0),
      buff0_reg_13(31 downto 0) => in_b_load_2_reg_471(31 downto 0),
      buff0_reg_14(31 downto 0) => in_b_load_12_reg_571(31 downto 0),
      buff0_reg_15(31 downto 0) => in_b_load_9_reg_541(31 downto 0),
      buff0_reg_16(31 downto 0) => in_b_load_4_reg_491(31 downto 0),
      buff0_reg_17(31 downto 0) => in_b_load_14_reg_591(31 downto 0),
      buff0_reg_18(31 downto 0) => in_b_load_6_reg_511(31 downto 0),
      buff0_reg_19(31 downto 0) => in_b_load_1_reg_461(31 downto 0),
      buff0_reg_2(31 downto 0) => in_b_load_21_reg_661(31 downto 0),
      buff0_reg_20(31 downto 0) => in_b_load_11_reg_561(31 downto 0),
      buff0_reg_21(31 downto 0) => in_b_load_5_reg_501(31 downto 0),
      buff0_reg_22(31 downto 0) => in_b_load_reg_451(31 downto 0),
      buff0_reg_23(31 downto 0) => in_b_load_10_reg_551(31 downto 0),
      buff0_reg_3(31 downto 0) => in_b_load_19_reg_641(31 downto 0),
      buff0_reg_4(31 downto 0) => in_b_load_24_reg_691(31 downto 0),
      buff0_reg_5(31 downto 0) => in_b_load_17_reg_621(31 downto 0),
      buff0_reg_6(31 downto 0) => in_b_load_22_reg_671(31 downto 0),
      buff0_reg_7(31 downto 0) => in_b_load_18_reg_631(31 downto 0),
      buff0_reg_8(31 downto 0) => in_b_load_23_reg_681(31 downto 0),
      buff0_reg_9(31 downto 0) => in_b_load_8_reg_531(31 downto 0),
      \data_p1_reg[0]\(1 downto 0) => \state__0_5\(1 downto 0),
      \data_p1_reg[0]_0\(1 downto 0) => \state__0\(1 downto 0),
      \data_p1_reg[3]\(3 downto 0) => data_p2_4(3 downto 0),
      \data_p1_reg[3]_0\(3 downto 0) => data_p2(3 downto 0),
      data_p2 => data_p2_3,
      \data_p2_reg[0]\ => regslice_both_result_V_last_V_U_n_2,
      \data_p2_reg[3]\ => regslice_both_result_V_keep_V_U_n_2,
      \data_p2_reg[3]_0\ => regslice_both_result_V_strb_V_U_n_2,
      grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      \i_reg_693_reg[1]_0\(1 downto 0) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_in_a_store_keep_address0(1 downto 0),
      in_a_TREADY_int_regslice => in_a_TREADY_int_regslice,
      in_a_store_data_1_q0(31 downto 0) => \q00__0\(31 downto 0),
      in_a_store_data_2_q0(31 downto 0) => \q00__1\(31 downto 0),
      in_a_store_data_3_q0(31 downto 0) => \q00__2\(31 downto 0),
      in_a_store_data_4_q0(31 downto 0) => \q00__3\(31 downto 0),
      in_a_store_data_address0(2 downto 0) => in_a_store_data_address0(2 downto 0),
      in_a_store_data_ce0 => in_a_store_data_ce0,
      in_a_store_data_q0(31 downto 0) => q00(31 downto 0),
      in_a_store_keep_address0(2 downto 0) => in_a_store_keep_address0(4 downto 2),
      in_a_store_last_address0(4 downto 0) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_in_a_store_last_address0(4 downto 0),
      in_a_store_last_q0(0) => in_a_store_last_q0,
      \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_0\(3) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_14,
      \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_0\(2) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_15,
      \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_0\(1) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_16,
      \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_0\(0) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_17,
      \mult_acc_keep_reg_769_pp0_iter1_reg_reg[3]_1\(3 downto 0) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TKEEP(3 downto 0),
      \mult_acc_keep_reg_769_reg[3]_0\(3 downto 0) => in_a_store_keep_q0(3 downto 0),
      mult_acc_last_reg_794 => mult_acc_last_reg_794,
      \mult_acc_last_reg_794_reg[0]_0\ => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_31,
      \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_0\(3) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_10,
      \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_0\(2) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_11,
      \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_0\(1) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_12,
      \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_0\(0) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_13,
      \mult_acc_strb_reg_774_pp0_iter1_reg_reg[3]_1\(3 downto 0) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TSTRB(3 downto 0),
      \mult_acc_strb_reg_774_reg[3]_0\(3 downto 0) => in_a_store_strb_q0(3 downto 0),
      \q0_reg[3]\(2) => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_10,
      \q0_reg[3]\(1) => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_11,
      \q0_reg[3]\(0) => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_12,
      \reg_471_reg[0]_0\ => regslice_both_result_V_data_V_U_n_6,
      result_TDATA(31 downto 0) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TDATA(31 downto 0),
      result_TREADY_int_regslice => result_TREADY_int_regslice,
      result_TVALID2 => result_TVALID2,
      tmp_product(2 downto 0) => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_in_a_store_data_address0(2 downto 0)
    );
grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_30,
      Q => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380: entity work.main_array_mult_0_0_array_mult_array_mult_Pipeline_VITIS_LOOP_26_1
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => i_fu_92,
      Q(2) => ap_CS_fsm_state30,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[29]\ => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_6,
      \ap_CS_fsm_reg[29]_0\ => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_30,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_2,
      ap_loop_init => ap_loop_init,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_31,
      \i_fu_92_reg[4]_0\(2) => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_10,
      \i_fu_92_reg[4]_0\(1) => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_11,
      \i_fu_92_reg[4]_0\(0) => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_12,
      icmp_ln26_fu_230_p210_in => icmp_ln26_fu_230_p210_in,
      \icmp_ln26_reg_359_reg[0]_0\(0) => in_a_TVALID_int_regslice,
      in_a_TREADY_int_regslice => in_a_TREADY_int_regslice,
      in_a_store_data_ce0 => in_a_store_data_ce0,
      in_a_store_keep_address0(1 downto 0) => in_a_store_keep_address0(1 downto 0),
      in_a_store_last_address0(4 downto 0) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_in_a_store_last_address0(4 downto 0),
      in_a_store_last_ce0 => in_a_store_last_ce0,
      \p_0_in__0\ => \p_0_in__0\,
      \p_0_in__1\ => \p_0_in__1\,
      \p_0_in__2\ => \p_0_in__2\,
      \p_0_in__3\ => \p_0_in__3\,
      \p_0_in__4\ => \p_0_in__4\,
      \p_s_reg_363_reg[31]_0\(31 downto 0) => p_s_reg_363(31 downto 0),
      \p_s_reg_363_reg[31]_1\(31) => regslice_both_in_a_V_data_V_U_n_5,
      \p_s_reg_363_reg[31]_1\(30) => regslice_both_in_a_V_data_V_U_n_6,
      \p_s_reg_363_reg[31]_1\(29) => regslice_both_in_a_V_data_V_U_n_7,
      \p_s_reg_363_reg[31]_1\(28) => regslice_both_in_a_V_data_V_U_n_8,
      \p_s_reg_363_reg[31]_1\(27) => regslice_both_in_a_V_data_V_U_n_9,
      \p_s_reg_363_reg[31]_1\(26) => regslice_both_in_a_V_data_V_U_n_10,
      \p_s_reg_363_reg[31]_1\(25) => regslice_both_in_a_V_data_V_U_n_11,
      \p_s_reg_363_reg[31]_1\(24) => regslice_both_in_a_V_data_V_U_n_12,
      \p_s_reg_363_reg[31]_1\(23) => regslice_both_in_a_V_data_V_U_n_13,
      \p_s_reg_363_reg[31]_1\(22) => regslice_both_in_a_V_data_V_U_n_14,
      \p_s_reg_363_reg[31]_1\(21) => regslice_both_in_a_V_data_V_U_n_15,
      \p_s_reg_363_reg[31]_1\(20) => regslice_both_in_a_V_data_V_U_n_16,
      \p_s_reg_363_reg[31]_1\(19) => regslice_both_in_a_V_data_V_U_n_17,
      \p_s_reg_363_reg[31]_1\(18) => regslice_both_in_a_V_data_V_U_n_18,
      \p_s_reg_363_reg[31]_1\(17) => regslice_both_in_a_V_data_V_U_n_19,
      \p_s_reg_363_reg[31]_1\(16) => regslice_both_in_a_V_data_V_U_n_20,
      \p_s_reg_363_reg[31]_1\(15) => regslice_both_in_a_V_data_V_U_n_21,
      \p_s_reg_363_reg[31]_1\(14) => regslice_both_in_a_V_data_V_U_n_22,
      \p_s_reg_363_reg[31]_1\(13) => regslice_both_in_a_V_data_V_U_n_23,
      \p_s_reg_363_reg[31]_1\(12) => regslice_both_in_a_V_data_V_U_n_24,
      \p_s_reg_363_reg[31]_1\(11) => regslice_both_in_a_V_data_V_U_n_25,
      \p_s_reg_363_reg[31]_1\(10) => regslice_both_in_a_V_data_V_U_n_26,
      \p_s_reg_363_reg[31]_1\(9) => regslice_both_in_a_V_data_V_U_n_27,
      \p_s_reg_363_reg[31]_1\(8) => regslice_both_in_a_V_data_V_U_n_28,
      \p_s_reg_363_reg[31]_1\(7) => regslice_both_in_a_V_data_V_U_n_29,
      \p_s_reg_363_reg[31]_1\(6) => regslice_both_in_a_V_data_V_U_n_30,
      \p_s_reg_363_reg[31]_1\(5) => regslice_both_in_a_V_data_V_U_n_31,
      \p_s_reg_363_reg[31]_1\(4) => regslice_both_in_a_V_data_V_U_n_32,
      \p_s_reg_363_reg[31]_1\(3) => regslice_both_in_a_V_data_V_U_n_33,
      \p_s_reg_363_reg[31]_1\(2) => regslice_both_in_a_V_data_V_U_n_34,
      \p_s_reg_363_reg[31]_1\(1) => regslice_both_in_a_V_data_V_U_n_35,
      \p_s_reg_363_reg[31]_1\(0) => regslice_both_in_a_V_data_V_U_n_36,
      \phi_mul_fu_88_reg[10]_0\(2 downto 0) => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_in_a_store_data_address0(2 downto 0),
      \q0_reg[0]\(0) => ap_CS_fsm_pp0_stage1,
      \q0_reg[0]_0\ => regslice_both_result_V_data_V_U_n_6,
      ram_reg_0_15_0_0(1 downto 0) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_in_a_store_keep_address0(1 downto 0),
      \zext_ln40_1_reg_749_reg[4]\(4 downto 0) => in_a_store_last_address0(4 downto 0)
    );
grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_31,
      Q => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      R => ap_rst_n_inv
    );
in_a_store_data_1_U: entity work.main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W
     port map (
      ap_clk => ap_clk,
      in_a_store_data_1_q0(31 downto 0) => \q00__0\(31 downto 0),
      in_a_store_data_address0(2 downto 0) => in_a_store_data_address0(2 downto 0),
      \p_0_in__1\ => \p_0_in__1\,
      p_s_reg_363(31 downto 0) => p_s_reg_363(31 downto 0)
    );
in_a_store_data_2_U: entity work.main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_0
     port map (
      ap_clk => ap_clk,
      in_a_store_data_2_q0(31 downto 0) => \q00__1\(31 downto 0),
      in_a_store_data_address0(2 downto 0) => in_a_store_data_address0(2 downto 0),
      \p_0_in__2\ => \p_0_in__2\,
      p_s_reg_363(31 downto 0) => p_s_reg_363(31 downto 0)
    );
in_a_store_data_3_U: entity work.main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_1
     port map (
      ap_clk => ap_clk,
      in_a_store_data_3_q0(31 downto 0) => \q00__2\(31 downto 0),
      in_a_store_data_address0(2 downto 0) => in_a_store_data_address0(2 downto 0),
      \p_0_in__3\ => \p_0_in__3\,
      p_s_reg_363(31 downto 0) => p_s_reg_363(31 downto 0)
    );
in_a_store_data_4_U: entity work.main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_2
     port map (
      ap_clk => ap_clk,
      in_a_store_data_4_q0(31 downto 0) => \q00__3\(31 downto 0),
      in_a_store_data_address0(2 downto 0) => in_a_store_data_address0(2 downto 0),
      \p_0_in__4\ => \p_0_in__4\,
      tmp_product(31 downto 0) => p_s_reg_363(31 downto 0)
    );
in_a_store_data_U: entity work.main_array_mult_0_0_array_mult_in_a_store_data_RAM_AUTO_1R1W_3
     port map (
      ap_clk => ap_clk,
      in_a_store_data_address0(2 downto 0) => in_a_store_data_address0(2 downto 0),
      in_a_store_data_q0(31 downto 0) => q00(31 downto 0),
      \p_0_in__0\ => \p_0_in__0\,
      tmp_product(31 downto 0) => p_s_reg_363(31 downto 0)
    );
in_a_store_keep_U: entity work.main_array_mult_0_0_array_mult_in_a_store_keep_RAM_AUTO_1R1W
     port map (
      E(0) => in_a_store_keep_ce0,
      Q(3) => regslice_both_in_a_V_keep_V_U_n_2,
      Q(2) => regslice_both_in_a_V_keep_V_U_n_3,
      Q(1) => regslice_both_in_a_V_keep_V_U_n_4,
      Q(0) => regslice_both_in_a_V_keep_V_U_n_5,
      ap_clk => ap_clk,
      in_a_store_keep_address0(4 downto 0) => in_a_store_keep_address0(4 downto 0),
      q0(3 downto 0) => in_a_store_keep_q0(3 downto 0),
      \q0_reg[0]_0\ => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_28,
      \q0_reg[3]_0\ => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_27
    );
in_a_store_last_U: entity work.main_array_mult_0_0_array_mult_in_a_store_last_RAM_AUTO_1R1W
     port map (
      ap_clk => ap_clk,
      in_a_store_last_ce0 => in_a_store_last_ce0,
      in_a_store_last_q0(0) => in_a_store_last_q0,
      \q0_reg[0]_0\ => regslice_both_in_a_V_last_V_U_n_2,
      \q0_reg[0]_1\ => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_30,
      \q0_reg[0]_2\(4 downto 0) => in_a_store_last_address0(4 downto 0),
      \q0_reg[0]_3\ => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_n_6
    );
in_a_store_strb_U: entity work.main_array_mult_0_0_array_mult_in_a_store_keep_RAM_AUTO_1R1W_4
     port map (
      E(0) => in_a_store_keep_ce0,
      Q(3) => regslice_both_in_a_V_strb_V_U_n_2,
      Q(2) => regslice_both_in_a_V_strb_V_U_n_3,
      Q(1) => regslice_both_in_a_V_strb_V_U_n_4,
      Q(0) => regslice_both_in_a_V_strb_V_U_n_5,
      ap_clk => ap_clk,
      in_a_store_keep_address0(4 downto 0) => in_a_store_keep_address0(4 downto 0),
      q0(3 downto 0) => in_a_store_strb_q0(3 downto 0),
      \q0_reg[2]_0\ => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_27,
      \q0_reg[3]_0\ => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_28
    );
\in_b_load_10_reg_551_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(0),
      Q => in_b_load_10_reg_551(0),
      R => '0'
    );
\in_b_load_10_reg_551_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(10),
      Q => in_b_load_10_reg_551(10),
      R => '0'
    );
\in_b_load_10_reg_551_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(11),
      Q => in_b_load_10_reg_551(11),
      R => '0'
    );
\in_b_load_10_reg_551_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(12),
      Q => in_b_load_10_reg_551(12),
      R => '0'
    );
\in_b_load_10_reg_551_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(13),
      Q => in_b_load_10_reg_551(13),
      R => '0'
    );
\in_b_load_10_reg_551_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(14),
      Q => in_b_load_10_reg_551(14),
      R => '0'
    );
\in_b_load_10_reg_551_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(15),
      Q => in_b_load_10_reg_551(15),
      R => '0'
    );
\in_b_load_10_reg_551_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(16),
      Q => in_b_load_10_reg_551(16),
      R => '0'
    );
\in_b_load_10_reg_551_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(17),
      Q => in_b_load_10_reg_551(17),
      R => '0'
    );
\in_b_load_10_reg_551_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(18),
      Q => in_b_load_10_reg_551(18),
      R => '0'
    );
\in_b_load_10_reg_551_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(19),
      Q => in_b_load_10_reg_551(19),
      R => '0'
    );
\in_b_load_10_reg_551_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(1),
      Q => in_b_load_10_reg_551(1),
      R => '0'
    );
\in_b_load_10_reg_551_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(20),
      Q => in_b_load_10_reg_551(20),
      R => '0'
    );
\in_b_load_10_reg_551_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(21),
      Q => in_b_load_10_reg_551(21),
      R => '0'
    );
\in_b_load_10_reg_551_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(22),
      Q => in_b_load_10_reg_551(22),
      R => '0'
    );
\in_b_load_10_reg_551_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(23),
      Q => in_b_load_10_reg_551(23),
      R => '0'
    );
\in_b_load_10_reg_551_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(24),
      Q => in_b_load_10_reg_551(24),
      R => '0'
    );
\in_b_load_10_reg_551_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(25),
      Q => in_b_load_10_reg_551(25),
      R => '0'
    );
\in_b_load_10_reg_551_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(26),
      Q => in_b_load_10_reg_551(26),
      R => '0'
    );
\in_b_load_10_reg_551_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(27),
      Q => in_b_load_10_reg_551(27),
      R => '0'
    );
\in_b_load_10_reg_551_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(28),
      Q => in_b_load_10_reg_551(28),
      R => '0'
    );
\in_b_load_10_reg_551_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(29),
      Q => in_b_load_10_reg_551(29),
      R => '0'
    );
\in_b_load_10_reg_551_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(2),
      Q => in_b_load_10_reg_551(2),
      R => '0'
    );
\in_b_load_10_reg_551_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(30),
      Q => in_b_load_10_reg_551(30),
      R => '0'
    );
\in_b_load_10_reg_551_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(31),
      Q => in_b_load_10_reg_551(31),
      R => '0'
    );
\in_b_load_10_reg_551_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(3),
      Q => in_b_load_10_reg_551(3),
      R => '0'
    );
\in_b_load_10_reg_551_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(4),
      Q => in_b_load_10_reg_551(4),
      R => '0'
    );
\in_b_load_10_reg_551_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(5),
      Q => in_b_load_10_reg_551(5),
      R => '0'
    );
\in_b_load_10_reg_551_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(6),
      Q => in_b_load_10_reg_551(6),
      R => '0'
    );
\in_b_load_10_reg_551_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(7),
      Q => in_b_load_10_reg_551(7),
      R => '0'
    );
\in_b_load_10_reg_551_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(8),
      Q => in_b_load_10_reg_551(8),
      R => '0'
    );
\in_b_load_10_reg_551_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => in_b_q0(9),
      Q => in_b_load_10_reg_551(9),
      R => '0'
    );
\in_b_load_11_reg_561_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(0),
      Q => in_b_load_11_reg_561(0),
      R => '0'
    );
\in_b_load_11_reg_561_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(10),
      Q => in_b_load_11_reg_561(10),
      R => '0'
    );
\in_b_load_11_reg_561_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(11),
      Q => in_b_load_11_reg_561(11),
      R => '0'
    );
\in_b_load_11_reg_561_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(12),
      Q => in_b_load_11_reg_561(12),
      R => '0'
    );
\in_b_load_11_reg_561_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(13),
      Q => in_b_load_11_reg_561(13),
      R => '0'
    );
\in_b_load_11_reg_561_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(14),
      Q => in_b_load_11_reg_561(14),
      R => '0'
    );
\in_b_load_11_reg_561_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(15),
      Q => in_b_load_11_reg_561(15),
      R => '0'
    );
\in_b_load_11_reg_561_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(16),
      Q => in_b_load_11_reg_561(16),
      R => '0'
    );
\in_b_load_11_reg_561_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(17),
      Q => in_b_load_11_reg_561(17),
      R => '0'
    );
\in_b_load_11_reg_561_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(18),
      Q => in_b_load_11_reg_561(18),
      R => '0'
    );
\in_b_load_11_reg_561_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(19),
      Q => in_b_load_11_reg_561(19),
      R => '0'
    );
\in_b_load_11_reg_561_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(1),
      Q => in_b_load_11_reg_561(1),
      R => '0'
    );
\in_b_load_11_reg_561_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(20),
      Q => in_b_load_11_reg_561(20),
      R => '0'
    );
\in_b_load_11_reg_561_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(21),
      Q => in_b_load_11_reg_561(21),
      R => '0'
    );
\in_b_load_11_reg_561_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(22),
      Q => in_b_load_11_reg_561(22),
      R => '0'
    );
\in_b_load_11_reg_561_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(23),
      Q => in_b_load_11_reg_561(23),
      R => '0'
    );
\in_b_load_11_reg_561_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(24),
      Q => in_b_load_11_reg_561(24),
      R => '0'
    );
\in_b_load_11_reg_561_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(25),
      Q => in_b_load_11_reg_561(25),
      R => '0'
    );
\in_b_load_11_reg_561_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(26),
      Q => in_b_load_11_reg_561(26),
      R => '0'
    );
\in_b_load_11_reg_561_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(27),
      Q => in_b_load_11_reg_561(27),
      R => '0'
    );
\in_b_load_11_reg_561_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(28),
      Q => in_b_load_11_reg_561(28),
      R => '0'
    );
\in_b_load_11_reg_561_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(29),
      Q => in_b_load_11_reg_561(29),
      R => '0'
    );
\in_b_load_11_reg_561_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(2),
      Q => in_b_load_11_reg_561(2),
      R => '0'
    );
\in_b_load_11_reg_561_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(30),
      Q => in_b_load_11_reg_561(30),
      R => '0'
    );
\in_b_load_11_reg_561_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(31),
      Q => in_b_load_11_reg_561(31),
      R => '0'
    );
\in_b_load_11_reg_561_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(3),
      Q => in_b_load_11_reg_561(3),
      R => '0'
    );
\in_b_load_11_reg_561_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(4),
      Q => in_b_load_11_reg_561(4),
      R => '0'
    );
\in_b_load_11_reg_561_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(5),
      Q => in_b_load_11_reg_561(5),
      R => '0'
    );
\in_b_load_11_reg_561_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(6),
      Q => in_b_load_11_reg_561(6),
      R => '0'
    );
\in_b_load_11_reg_561_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(7),
      Q => in_b_load_11_reg_561(7),
      R => '0'
    );
\in_b_load_11_reg_561_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(8),
      Q => in_b_load_11_reg_561(8),
      R => '0'
    );
\in_b_load_11_reg_561_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => in_b_q0(9),
      Q => in_b_load_11_reg_561(9),
      R => '0'
    );
\in_b_load_12_reg_571_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(0),
      Q => in_b_load_12_reg_571(0),
      R => '0'
    );
\in_b_load_12_reg_571_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(10),
      Q => in_b_load_12_reg_571(10),
      R => '0'
    );
\in_b_load_12_reg_571_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(11),
      Q => in_b_load_12_reg_571(11),
      R => '0'
    );
\in_b_load_12_reg_571_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(12),
      Q => in_b_load_12_reg_571(12),
      R => '0'
    );
\in_b_load_12_reg_571_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(13),
      Q => in_b_load_12_reg_571(13),
      R => '0'
    );
\in_b_load_12_reg_571_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(14),
      Q => in_b_load_12_reg_571(14),
      R => '0'
    );
\in_b_load_12_reg_571_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(15),
      Q => in_b_load_12_reg_571(15),
      R => '0'
    );
\in_b_load_12_reg_571_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(16),
      Q => in_b_load_12_reg_571(16),
      R => '0'
    );
\in_b_load_12_reg_571_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(17),
      Q => in_b_load_12_reg_571(17),
      R => '0'
    );
\in_b_load_12_reg_571_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(18),
      Q => in_b_load_12_reg_571(18),
      R => '0'
    );
\in_b_load_12_reg_571_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(19),
      Q => in_b_load_12_reg_571(19),
      R => '0'
    );
\in_b_load_12_reg_571_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(1),
      Q => in_b_load_12_reg_571(1),
      R => '0'
    );
\in_b_load_12_reg_571_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(20),
      Q => in_b_load_12_reg_571(20),
      R => '0'
    );
\in_b_load_12_reg_571_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(21),
      Q => in_b_load_12_reg_571(21),
      R => '0'
    );
\in_b_load_12_reg_571_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(22),
      Q => in_b_load_12_reg_571(22),
      R => '0'
    );
\in_b_load_12_reg_571_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(23),
      Q => in_b_load_12_reg_571(23),
      R => '0'
    );
\in_b_load_12_reg_571_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(24),
      Q => in_b_load_12_reg_571(24),
      R => '0'
    );
\in_b_load_12_reg_571_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(25),
      Q => in_b_load_12_reg_571(25),
      R => '0'
    );
\in_b_load_12_reg_571_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(26),
      Q => in_b_load_12_reg_571(26),
      R => '0'
    );
\in_b_load_12_reg_571_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(27),
      Q => in_b_load_12_reg_571(27),
      R => '0'
    );
\in_b_load_12_reg_571_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(28),
      Q => in_b_load_12_reg_571(28),
      R => '0'
    );
\in_b_load_12_reg_571_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(29),
      Q => in_b_load_12_reg_571(29),
      R => '0'
    );
\in_b_load_12_reg_571_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(2),
      Q => in_b_load_12_reg_571(2),
      R => '0'
    );
\in_b_load_12_reg_571_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(30),
      Q => in_b_load_12_reg_571(30),
      R => '0'
    );
\in_b_load_12_reg_571_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(31),
      Q => in_b_load_12_reg_571(31),
      R => '0'
    );
\in_b_load_12_reg_571_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(3),
      Q => in_b_load_12_reg_571(3),
      R => '0'
    );
\in_b_load_12_reg_571_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(4),
      Q => in_b_load_12_reg_571(4),
      R => '0'
    );
\in_b_load_12_reg_571_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(5),
      Q => in_b_load_12_reg_571(5),
      R => '0'
    );
\in_b_load_12_reg_571_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(6),
      Q => in_b_load_12_reg_571(6),
      R => '0'
    );
\in_b_load_12_reg_571_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(7),
      Q => in_b_load_12_reg_571(7),
      R => '0'
    );
\in_b_load_12_reg_571_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(8),
      Q => in_b_load_12_reg_571(8),
      R => '0'
    );
\in_b_load_12_reg_571_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => in_b_q0(9),
      Q => in_b_load_12_reg_571(9),
      R => '0'
    );
\in_b_load_13_reg_581_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(0),
      Q => in_b_load_13_reg_581(0),
      R => '0'
    );
\in_b_load_13_reg_581_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(10),
      Q => in_b_load_13_reg_581(10),
      R => '0'
    );
\in_b_load_13_reg_581_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(11),
      Q => in_b_load_13_reg_581(11),
      R => '0'
    );
\in_b_load_13_reg_581_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(12),
      Q => in_b_load_13_reg_581(12),
      R => '0'
    );
\in_b_load_13_reg_581_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(13),
      Q => in_b_load_13_reg_581(13),
      R => '0'
    );
\in_b_load_13_reg_581_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(14),
      Q => in_b_load_13_reg_581(14),
      R => '0'
    );
\in_b_load_13_reg_581_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(15),
      Q => in_b_load_13_reg_581(15),
      R => '0'
    );
\in_b_load_13_reg_581_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(16),
      Q => in_b_load_13_reg_581(16),
      R => '0'
    );
\in_b_load_13_reg_581_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(17),
      Q => in_b_load_13_reg_581(17),
      R => '0'
    );
\in_b_load_13_reg_581_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(18),
      Q => in_b_load_13_reg_581(18),
      R => '0'
    );
\in_b_load_13_reg_581_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(19),
      Q => in_b_load_13_reg_581(19),
      R => '0'
    );
\in_b_load_13_reg_581_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(1),
      Q => in_b_load_13_reg_581(1),
      R => '0'
    );
\in_b_load_13_reg_581_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(20),
      Q => in_b_load_13_reg_581(20),
      R => '0'
    );
\in_b_load_13_reg_581_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(21),
      Q => in_b_load_13_reg_581(21),
      R => '0'
    );
\in_b_load_13_reg_581_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(22),
      Q => in_b_load_13_reg_581(22),
      R => '0'
    );
\in_b_load_13_reg_581_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(23),
      Q => in_b_load_13_reg_581(23),
      R => '0'
    );
\in_b_load_13_reg_581_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(24),
      Q => in_b_load_13_reg_581(24),
      R => '0'
    );
\in_b_load_13_reg_581_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(25),
      Q => in_b_load_13_reg_581(25),
      R => '0'
    );
\in_b_load_13_reg_581_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(26),
      Q => in_b_load_13_reg_581(26),
      R => '0'
    );
\in_b_load_13_reg_581_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(27),
      Q => in_b_load_13_reg_581(27),
      R => '0'
    );
\in_b_load_13_reg_581_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(28),
      Q => in_b_load_13_reg_581(28),
      R => '0'
    );
\in_b_load_13_reg_581_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(29),
      Q => in_b_load_13_reg_581(29),
      R => '0'
    );
\in_b_load_13_reg_581_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(2),
      Q => in_b_load_13_reg_581(2),
      R => '0'
    );
\in_b_load_13_reg_581_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(30),
      Q => in_b_load_13_reg_581(30),
      R => '0'
    );
\in_b_load_13_reg_581_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(31),
      Q => in_b_load_13_reg_581(31),
      R => '0'
    );
\in_b_load_13_reg_581_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(3),
      Q => in_b_load_13_reg_581(3),
      R => '0'
    );
\in_b_load_13_reg_581_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(4),
      Q => in_b_load_13_reg_581(4),
      R => '0'
    );
\in_b_load_13_reg_581_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(5),
      Q => in_b_load_13_reg_581(5),
      R => '0'
    );
\in_b_load_13_reg_581_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(6),
      Q => in_b_load_13_reg_581(6),
      R => '0'
    );
\in_b_load_13_reg_581_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(7),
      Q => in_b_load_13_reg_581(7),
      R => '0'
    );
\in_b_load_13_reg_581_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(8),
      Q => in_b_load_13_reg_581(8),
      R => '0'
    );
\in_b_load_13_reg_581_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => in_b_q0(9),
      Q => in_b_load_13_reg_581(9),
      R => '0'
    );
\in_b_load_14_reg_591_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(0),
      Q => in_b_load_14_reg_591(0),
      R => '0'
    );
\in_b_load_14_reg_591_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(10),
      Q => in_b_load_14_reg_591(10),
      R => '0'
    );
\in_b_load_14_reg_591_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(11),
      Q => in_b_load_14_reg_591(11),
      R => '0'
    );
\in_b_load_14_reg_591_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(12),
      Q => in_b_load_14_reg_591(12),
      R => '0'
    );
\in_b_load_14_reg_591_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(13),
      Q => in_b_load_14_reg_591(13),
      R => '0'
    );
\in_b_load_14_reg_591_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(14),
      Q => in_b_load_14_reg_591(14),
      R => '0'
    );
\in_b_load_14_reg_591_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(15),
      Q => in_b_load_14_reg_591(15),
      R => '0'
    );
\in_b_load_14_reg_591_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(16),
      Q => in_b_load_14_reg_591(16),
      R => '0'
    );
\in_b_load_14_reg_591_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(17),
      Q => in_b_load_14_reg_591(17),
      R => '0'
    );
\in_b_load_14_reg_591_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(18),
      Q => in_b_load_14_reg_591(18),
      R => '0'
    );
\in_b_load_14_reg_591_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(19),
      Q => in_b_load_14_reg_591(19),
      R => '0'
    );
\in_b_load_14_reg_591_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(1),
      Q => in_b_load_14_reg_591(1),
      R => '0'
    );
\in_b_load_14_reg_591_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(20),
      Q => in_b_load_14_reg_591(20),
      R => '0'
    );
\in_b_load_14_reg_591_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(21),
      Q => in_b_load_14_reg_591(21),
      R => '0'
    );
\in_b_load_14_reg_591_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(22),
      Q => in_b_load_14_reg_591(22),
      R => '0'
    );
\in_b_load_14_reg_591_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(23),
      Q => in_b_load_14_reg_591(23),
      R => '0'
    );
\in_b_load_14_reg_591_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(24),
      Q => in_b_load_14_reg_591(24),
      R => '0'
    );
\in_b_load_14_reg_591_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(25),
      Q => in_b_load_14_reg_591(25),
      R => '0'
    );
\in_b_load_14_reg_591_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(26),
      Q => in_b_load_14_reg_591(26),
      R => '0'
    );
\in_b_load_14_reg_591_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(27),
      Q => in_b_load_14_reg_591(27),
      R => '0'
    );
\in_b_load_14_reg_591_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(28),
      Q => in_b_load_14_reg_591(28),
      R => '0'
    );
\in_b_load_14_reg_591_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(29),
      Q => in_b_load_14_reg_591(29),
      R => '0'
    );
\in_b_load_14_reg_591_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(2),
      Q => in_b_load_14_reg_591(2),
      R => '0'
    );
\in_b_load_14_reg_591_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(30),
      Q => in_b_load_14_reg_591(30),
      R => '0'
    );
\in_b_load_14_reg_591_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(31),
      Q => in_b_load_14_reg_591(31),
      R => '0'
    );
\in_b_load_14_reg_591_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(3),
      Q => in_b_load_14_reg_591(3),
      R => '0'
    );
\in_b_load_14_reg_591_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(4),
      Q => in_b_load_14_reg_591(4),
      R => '0'
    );
\in_b_load_14_reg_591_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(5),
      Q => in_b_load_14_reg_591(5),
      R => '0'
    );
\in_b_load_14_reg_591_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(6),
      Q => in_b_load_14_reg_591(6),
      R => '0'
    );
\in_b_load_14_reg_591_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(7),
      Q => in_b_load_14_reg_591(7),
      R => '0'
    );
\in_b_load_14_reg_591_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(8),
      Q => in_b_load_14_reg_591(8),
      R => '0'
    );
\in_b_load_14_reg_591_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => in_b_q0(9),
      Q => in_b_load_14_reg_591(9),
      R => '0'
    );
\in_b_load_15_reg_601_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(0),
      Q => in_b_load_15_reg_601(0),
      R => '0'
    );
\in_b_load_15_reg_601_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(10),
      Q => in_b_load_15_reg_601(10),
      R => '0'
    );
\in_b_load_15_reg_601_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(11),
      Q => in_b_load_15_reg_601(11),
      R => '0'
    );
\in_b_load_15_reg_601_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(12),
      Q => in_b_load_15_reg_601(12),
      R => '0'
    );
\in_b_load_15_reg_601_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(13),
      Q => in_b_load_15_reg_601(13),
      R => '0'
    );
\in_b_load_15_reg_601_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(14),
      Q => in_b_load_15_reg_601(14),
      R => '0'
    );
\in_b_load_15_reg_601_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(15),
      Q => in_b_load_15_reg_601(15),
      R => '0'
    );
\in_b_load_15_reg_601_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(16),
      Q => in_b_load_15_reg_601(16),
      R => '0'
    );
\in_b_load_15_reg_601_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(17),
      Q => in_b_load_15_reg_601(17),
      R => '0'
    );
\in_b_load_15_reg_601_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(18),
      Q => in_b_load_15_reg_601(18),
      R => '0'
    );
\in_b_load_15_reg_601_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(19),
      Q => in_b_load_15_reg_601(19),
      R => '0'
    );
\in_b_load_15_reg_601_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(1),
      Q => in_b_load_15_reg_601(1),
      R => '0'
    );
\in_b_load_15_reg_601_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(20),
      Q => in_b_load_15_reg_601(20),
      R => '0'
    );
\in_b_load_15_reg_601_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(21),
      Q => in_b_load_15_reg_601(21),
      R => '0'
    );
\in_b_load_15_reg_601_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(22),
      Q => in_b_load_15_reg_601(22),
      R => '0'
    );
\in_b_load_15_reg_601_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(23),
      Q => in_b_load_15_reg_601(23),
      R => '0'
    );
\in_b_load_15_reg_601_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(24),
      Q => in_b_load_15_reg_601(24),
      R => '0'
    );
\in_b_load_15_reg_601_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(25),
      Q => in_b_load_15_reg_601(25),
      R => '0'
    );
\in_b_load_15_reg_601_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(26),
      Q => in_b_load_15_reg_601(26),
      R => '0'
    );
\in_b_load_15_reg_601_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(27),
      Q => in_b_load_15_reg_601(27),
      R => '0'
    );
\in_b_load_15_reg_601_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(28),
      Q => in_b_load_15_reg_601(28),
      R => '0'
    );
\in_b_load_15_reg_601_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(29),
      Q => in_b_load_15_reg_601(29),
      R => '0'
    );
\in_b_load_15_reg_601_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(2),
      Q => in_b_load_15_reg_601(2),
      R => '0'
    );
\in_b_load_15_reg_601_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(30),
      Q => in_b_load_15_reg_601(30),
      R => '0'
    );
\in_b_load_15_reg_601_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(31),
      Q => in_b_load_15_reg_601(31),
      R => '0'
    );
\in_b_load_15_reg_601_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(3),
      Q => in_b_load_15_reg_601(3),
      R => '0'
    );
\in_b_load_15_reg_601_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(4),
      Q => in_b_load_15_reg_601(4),
      R => '0'
    );
\in_b_load_15_reg_601_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(5),
      Q => in_b_load_15_reg_601(5),
      R => '0'
    );
\in_b_load_15_reg_601_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(6),
      Q => in_b_load_15_reg_601(6),
      R => '0'
    );
\in_b_load_15_reg_601_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(7),
      Q => in_b_load_15_reg_601(7),
      R => '0'
    );
\in_b_load_15_reg_601_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(8),
      Q => in_b_load_15_reg_601(8),
      R => '0'
    );
\in_b_load_15_reg_601_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => in_b_q0(9),
      Q => in_b_load_15_reg_601(9),
      R => '0'
    );
\in_b_load_16_reg_611_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(0),
      Q => in_b_load_16_reg_611(0),
      R => '0'
    );
\in_b_load_16_reg_611_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(10),
      Q => in_b_load_16_reg_611(10),
      R => '0'
    );
\in_b_load_16_reg_611_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(11),
      Q => in_b_load_16_reg_611(11),
      R => '0'
    );
\in_b_load_16_reg_611_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(12),
      Q => in_b_load_16_reg_611(12),
      R => '0'
    );
\in_b_load_16_reg_611_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(13),
      Q => in_b_load_16_reg_611(13),
      R => '0'
    );
\in_b_load_16_reg_611_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(14),
      Q => in_b_load_16_reg_611(14),
      R => '0'
    );
\in_b_load_16_reg_611_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(15),
      Q => in_b_load_16_reg_611(15),
      R => '0'
    );
\in_b_load_16_reg_611_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(16),
      Q => in_b_load_16_reg_611(16),
      R => '0'
    );
\in_b_load_16_reg_611_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(17),
      Q => in_b_load_16_reg_611(17),
      R => '0'
    );
\in_b_load_16_reg_611_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(18),
      Q => in_b_load_16_reg_611(18),
      R => '0'
    );
\in_b_load_16_reg_611_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(19),
      Q => in_b_load_16_reg_611(19),
      R => '0'
    );
\in_b_load_16_reg_611_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(1),
      Q => in_b_load_16_reg_611(1),
      R => '0'
    );
\in_b_load_16_reg_611_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(20),
      Q => in_b_load_16_reg_611(20),
      R => '0'
    );
\in_b_load_16_reg_611_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(21),
      Q => in_b_load_16_reg_611(21),
      R => '0'
    );
\in_b_load_16_reg_611_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(22),
      Q => in_b_load_16_reg_611(22),
      R => '0'
    );
\in_b_load_16_reg_611_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(23),
      Q => in_b_load_16_reg_611(23),
      R => '0'
    );
\in_b_load_16_reg_611_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(24),
      Q => in_b_load_16_reg_611(24),
      R => '0'
    );
\in_b_load_16_reg_611_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(25),
      Q => in_b_load_16_reg_611(25),
      R => '0'
    );
\in_b_load_16_reg_611_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(26),
      Q => in_b_load_16_reg_611(26),
      R => '0'
    );
\in_b_load_16_reg_611_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(27),
      Q => in_b_load_16_reg_611(27),
      R => '0'
    );
\in_b_load_16_reg_611_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(28),
      Q => in_b_load_16_reg_611(28),
      R => '0'
    );
\in_b_load_16_reg_611_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(29),
      Q => in_b_load_16_reg_611(29),
      R => '0'
    );
\in_b_load_16_reg_611_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(2),
      Q => in_b_load_16_reg_611(2),
      R => '0'
    );
\in_b_load_16_reg_611_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(30),
      Q => in_b_load_16_reg_611(30),
      R => '0'
    );
\in_b_load_16_reg_611_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(31),
      Q => in_b_load_16_reg_611(31),
      R => '0'
    );
\in_b_load_16_reg_611_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(3),
      Q => in_b_load_16_reg_611(3),
      R => '0'
    );
\in_b_load_16_reg_611_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(4),
      Q => in_b_load_16_reg_611(4),
      R => '0'
    );
\in_b_load_16_reg_611_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(5),
      Q => in_b_load_16_reg_611(5),
      R => '0'
    );
\in_b_load_16_reg_611_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(6),
      Q => in_b_load_16_reg_611(6),
      R => '0'
    );
\in_b_load_16_reg_611_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(7),
      Q => in_b_load_16_reg_611(7),
      R => '0'
    );
\in_b_load_16_reg_611_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(8),
      Q => in_b_load_16_reg_611(8),
      R => '0'
    );
\in_b_load_16_reg_611_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => in_b_q0(9),
      Q => in_b_load_16_reg_611(9),
      R => '0'
    );
\in_b_load_17_reg_621_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(0),
      Q => in_b_load_17_reg_621(0),
      R => '0'
    );
\in_b_load_17_reg_621_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(10),
      Q => in_b_load_17_reg_621(10),
      R => '0'
    );
\in_b_load_17_reg_621_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(11),
      Q => in_b_load_17_reg_621(11),
      R => '0'
    );
\in_b_load_17_reg_621_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(12),
      Q => in_b_load_17_reg_621(12),
      R => '0'
    );
\in_b_load_17_reg_621_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(13),
      Q => in_b_load_17_reg_621(13),
      R => '0'
    );
\in_b_load_17_reg_621_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(14),
      Q => in_b_load_17_reg_621(14),
      R => '0'
    );
\in_b_load_17_reg_621_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(15),
      Q => in_b_load_17_reg_621(15),
      R => '0'
    );
\in_b_load_17_reg_621_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(16),
      Q => in_b_load_17_reg_621(16),
      R => '0'
    );
\in_b_load_17_reg_621_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(17),
      Q => in_b_load_17_reg_621(17),
      R => '0'
    );
\in_b_load_17_reg_621_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(18),
      Q => in_b_load_17_reg_621(18),
      R => '0'
    );
\in_b_load_17_reg_621_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(19),
      Q => in_b_load_17_reg_621(19),
      R => '0'
    );
\in_b_load_17_reg_621_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(1),
      Q => in_b_load_17_reg_621(1),
      R => '0'
    );
\in_b_load_17_reg_621_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(20),
      Q => in_b_load_17_reg_621(20),
      R => '0'
    );
\in_b_load_17_reg_621_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(21),
      Q => in_b_load_17_reg_621(21),
      R => '0'
    );
\in_b_load_17_reg_621_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(22),
      Q => in_b_load_17_reg_621(22),
      R => '0'
    );
\in_b_load_17_reg_621_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(23),
      Q => in_b_load_17_reg_621(23),
      R => '0'
    );
\in_b_load_17_reg_621_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(24),
      Q => in_b_load_17_reg_621(24),
      R => '0'
    );
\in_b_load_17_reg_621_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(25),
      Q => in_b_load_17_reg_621(25),
      R => '0'
    );
\in_b_load_17_reg_621_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(26),
      Q => in_b_load_17_reg_621(26),
      R => '0'
    );
\in_b_load_17_reg_621_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(27),
      Q => in_b_load_17_reg_621(27),
      R => '0'
    );
\in_b_load_17_reg_621_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(28),
      Q => in_b_load_17_reg_621(28),
      R => '0'
    );
\in_b_load_17_reg_621_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(29),
      Q => in_b_load_17_reg_621(29),
      R => '0'
    );
\in_b_load_17_reg_621_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(2),
      Q => in_b_load_17_reg_621(2),
      R => '0'
    );
\in_b_load_17_reg_621_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(30),
      Q => in_b_load_17_reg_621(30),
      R => '0'
    );
\in_b_load_17_reg_621_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(31),
      Q => in_b_load_17_reg_621(31),
      R => '0'
    );
\in_b_load_17_reg_621_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(3),
      Q => in_b_load_17_reg_621(3),
      R => '0'
    );
\in_b_load_17_reg_621_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(4),
      Q => in_b_load_17_reg_621(4),
      R => '0'
    );
\in_b_load_17_reg_621_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(5),
      Q => in_b_load_17_reg_621(5),
      R => '0'
    );
\in_b_load_17_reg_621_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(6),
      Q => in_b_load_17_reg_621(6),
      R => '0'
    );
\in_b_load_17_reg_621_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(7),
      Q => in_b_load_17_reg_621(7),
      R => '0'
    );
\in_b_load_17_reg_621_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(8),
      Q => in_b_load_17_reg_621(8),
      R => '0'
    );
\in_b_load_17_reg_621_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => in_b_q0(9),
      Q => in_b_load_17_reg_621(9),
      R => '0'
    );
\in_b_load_18_reg_631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(0),
      Q => in_b_load_18_reg_631(0),
      R => '0'
    );
\in_b_load_18_reg_631_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(10),
      Q => in_b_load_18_reg_631(10),
      R => '0'
    );
\in_b_load_18_reg_631_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(11),
      Q => in_b_load_18_reg_631(11),
      R => '0'
    );
\in_b_load_18_reg_631_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(12),
      Q => in_b_load_18_reg_631(12),
      R => '0'
    );
\in_b_load_18_reg_631_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(13),
      Q => in_b_load_18_reg_631(13),
      R => '0'
    );
\in_b_load_18_reg_631_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(14),
      Q => in_b_load_18_reg_631(14),
      R => '0'
    );
\in_b_load_18_reg_631_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(15),
      Q => in_b_load_18_reg_631(15),
      R => '0'
    );
\in_b_load_18_reg_631_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(16),
      Q => in_b_load_18_reg_631(16),
      R => '0'
    );
\in_b_load_18_reg_631_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(17),
      Q => in_b_load_18_reg_631(17),
      R => '0'
    );
\in_b_load_18_reg_631_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(18),
      Q => in_b_load_18_reg_631(18),
      R => '0'
    );
\in_b_load_18_reg_631_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(19),
      Q => in_b_load_18_reg_631(19),
      R => '0'
    );
\in_b_load_18_reg_631_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(1),
      Q => in_b_load_18_reg_631(1),
      R => '0'
    );
\in_b_load_18_reg_631_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(20),
      Q => in_b_load_18_reg_631(20),
      R => '0'
    );
\in_b_load_18_reg_631_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(21),
      Q => in_b_load_18_reg_631(21),
      R => '0'
    );
\in_b_load_18_reg_631_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(22),
      Q => in_b_load_18_reg_631(22),
      R => '0'
    );
\in_b_load_18_reg_631_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(23),
      Q => in_b_load_18_reg_631(23),
      R => '0'
    );
\in_b_load_18_reg_631_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(24),
      Q => in_b_load_18_reg_631(24),
      R => '0'
    );
\in_b_load_18_reg_631_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(25),
      Q => in_b_load_18_reg_631(25),
      R => '0'
    );
\in_b_load_18_reg_631_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(26),
      Q => in_b_load_18_reg_631(26),
      R => '0'
    );
\in_b_load_18_reg_631_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(27),
      Q => in_b_load_18_reg_631(27),
      R => '0'
    );
\in_b_load_18_reg_631_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(28),
      Q => in_b_load_18_reg_631(28),
      R => '0'
    );
\in_b_load_18_reg_631_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(29),
      Q => in_b_load_18_reg_631(29),
      R => '0'
    );
\in_b_load_18_reg_631_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(2),
      Q => in_b_load_18_reg_631(2),
      R => '0'
    );
\in_b_load_18_reg_631_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(30),
      Q => in_b_load_18_reg_631(30),
      R => '0'
    );
\in_b_load_18_reg_631_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(31),
      Q => in_b_load_18_reg_631(31),
      R => '0'
    );
\in_b_load_18_reg_631_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(3),
      Q => in_b_load_18_reg_631(3),
      R => '0'
    );
\in_b_load_18_reg_631_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(4),
      Q => in_b_load_18_reg_631(4),
      R => '0'
    );
\in_b_load_18_reg_631_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(5),
      Q => in_b_load_18_reg_631(5),
      R => '0'
    );
\in_b_load_18_reg_631_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(6),
      Q => in_b_load_18_reg_631(6),
      R => '0'
    );
\in_b_load_18_reg_631_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(7),
      Q => in_b_load_18_reg_631(7),
      R => '0'
    );
\in_b_load_18_reg_631_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(8),
      Q => in_b_load_18_reg_631(8),
      R => '0'
    );
\in_b_load_18_reg_631_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => in_b_q0(9),
      Q => in_b_load_18_reg_631(9),
      R => '0'
    );
\in_b_load_19_reg_641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(0),
      Q => in_b_load_19_reg_641(0),
      R => '0'
    );
\in_b_load_19_reg_641_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(10),
      Q => in_b_load_19_reg_641(10),
      R => '0'
    );
\in_b_load_19_reg_641_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(11),
      Q => in_b_load_19_reg_641(11),
      R => '0'
    );
\in_b_load_19_reg_641_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(12),
      Q => in_b_load_19_reg_641(12),
      R => '0'
    );
\in_b_load_19_reg_641_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(13),
      Q => in_b_load_19_reg_641(13),
      R => '0'
    );
\in_b_load_19_reg_641_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(14),
      Q => in_b_load_19_reg_641(14),
      R => '0'
    );
\in_b_load_19_reg_641_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(15),
      Q => in_b_load_19_reg_641(15),
      R => '0'
    );
\in_b_load_19_reg_641_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(16),
      Q => in_b_load_19_reg_641(16),
      R => '0'
    );
\in_b_load_19_reg_641_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(17),
      Q => in_b_load_19_reg_641(17),
      R => '0'
    );
\in_b_load_19_reg_641_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(18),
      Q => in_b_load_19_reg_641(18),
      R => '0'
    );
\in_b_load_19_reg_641_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(19),
      Q => in_b_load_19_reg_641(19),
      R => '0'
    );
\in_b_load_19_reg_641_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(1),
      Q => in_b_load_19_reg_641(1),
      R => '0'
    );
\in_b_load_19_reg_641_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(20),
      Q => in_b_load_19_reg_641(20),
      R => '0'
    );
\in_b_load_19_reg_641_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(21),
      Q => in_b_load_19_reg_641(21),
      R => '0'
    );
\in_b_load_19_reg_641_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(22),
      Q => in_b_load_19_reg_641(22),
      R => '0'
    );
\in_b_load_19_reg_641_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(23),
      Q => in_b_load_19_reg_641(23),
      R => '0'
    );
\in_b_load_19_reg_641_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(24),
      Q => in_b_load_19_reg_641(24),
      R => '0'
    );
\in_b_load_19_reg_641_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(25),
      Q => in_b_load_19_reg_641(25),
      R => '0'
    );
\in_b_load_19_reg_641_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(26),
      Q => in_b_load_19_reg_641(26),
      R => '0'
    );
\in_b_load_19_reg_641_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(27),
      Q => in_b_load_19_reg_641(27),
      R => '0'
    );
\in_b_load_19_reg_641_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(28),
      Q => in_b_load_19_reg_641(28),
      R => '0'
    );
\in_b_load_19_reg_641_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(29),
      Q => in_b_load_19_reg_641(29),
      R => '0'
    );
\in_b_load_19_reg_641_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(2),
      Q => in_b_load_19_reg_641(2),
      R => '0'
    );
\in_b_load_19_reg_641_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(30),
      Q => in_b_load_19_reg_641(30),
      R => '0'
    );
\in_b_load_19_reg_641_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(31),
      Q => in_b_load_19_reg_641(31),
      R => '0'
    );
\in_b_load_19_reg_641_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(3),
      Q => in_b_load_19_reg_641(3),
      R => '0'
    );
\in_b_load_19_reg_641_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(4),
      Q => in_b_load_19_reg_641(4),
      R => '0'
    );
\in_b_load_19_reg_641_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(5),
      Q => in_b_load_19_reg_641(5),
      R => '0'
    );
\in_b_load_19_reg_641_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(6),
      Q => in_b_load_19_reg_641(6),
      R => '0'
    );
\in_b_load_19_reg_641_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(7),
      Q => in_b_load_19_reg_641(7),
      R => '0'
    );
\in_b_load_19_reg_641_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(8),
      Q => in_b_load_19_reg_641(8),
      R => '0'
    );
\in_b_load_19_reg_641_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => in_b_q0(9),
      Q => in_b_load_19_reg_641(9),
      R => '0'
    );
\in_b_load_1_reg_461_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(0),
      Q => in_b_load_1_reg_461(0),
      R => '0'
    );
\in_b_load_1_reg_461_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(10),
      Q => in_b_load_1_reg_461(10),
      R => '0'
    );
\in_b_load_1_reg_461_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(11),
      Q => in_b_load_1_reg_461(11),
      R => '0'
    );
\in_b_load_1_reg_461_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(12),
      Q => in_b_load_1_reg_461(12),
      R => '0'
    );
\in_b_load_1_reg_461_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(13),
      Q => in_b_load_1_reg_461(13),
      R => '0'
    );
\in_b_load_1_reg_461_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(14),
      Q => in_b_load_1_reg_461(14),
      R => '0'
    );
\in_b_load_1_reg_461_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(15),
      Q => in_b_load_1_reg_461(15),
      R => '0'
    );
\in_b_load_1_reg_461_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(16),
      Q => in_b_load_1_reg_461(16),
      R => '0'
    );
\in_b_load_1_reg_461_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(17),
      Q => in_b_load_1_reg_461(17),
      R => '0'
    );
\in_b_load_1_reg_461_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(18),
      Q => in_b_load_1_reg_461(18),
      R => '0'
    );
\in_b_load_1_reg_461_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(19),
      Q => in_b_load_1_reg_461(19),
      R => '0'
    );
\in_b_load_1_reg_461_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(1),
      Q => in_b_load_1_reg_461(1),
      R => '0'
    );
\in_b_load_1_reg_461_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(20),
      Q => in_b_load_1_reg_461(20),
      R => '0'
    );
\in_b_load_1_reg_461_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(21),
      Q => in_b_load_1_reg_461(21),
      R => '0'
    );
\in_b_load_1_reg_461_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(22),
      Q => in_b_load_1_reg_461(22),
      R => '0'
    );
\in_b_load_1_reg_461_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(23),
      Q => in_b_load_1_reg_461(23),
      R => '0'
    );
\in_b_load_1_reg_461_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(24),
      Q => in_b_load_1_reg_461(24),
      R => '0'
    );
\in_b_load_1_reg_461_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(25),
      Q => in_b_load_1_reg_461(25),
      R => '0'
    );
\in_b_load_1_reg_461_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(26),
      Q => in_b_load_1_reg_461(26),
      R => '0'
    );
\in_b_load_1_reg_461_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(27),
      Q => in_b_load_1_reg_461(27),
      R => '0'
    );
\in_b_load_1_reg_461_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(28),
      Q => in_b_load_1_reg_461(28),
      R => '0'
    );
\in_b_load_1_reg_461_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(29),
      Q => in_b_load_1_reg_461(29),
      R => '0'
    );
\in_b_load_1_reg_461_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(2),
      Q => in_b_load_1_reg_461(2),
      R => '0'
    );
\in_b_load_1_reg_461_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(30),
      Q => in_b_load_1_reg_461(30),
      R => '0'
    );
\in_b_load_1_reg_461_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(31),
      Q => in_b_load_1_reg_461(31),
      R => '0'
    );
\in_b_load_1_reg_461_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(3),
      Q => in_b_load_1_reg_461(3),
      R => '0'
    );
\in_b_load_1_reg_461_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(4),
      Q => in_b_load_1_reg_461(4),
      R => '0'
    );
\in_b_load_1_reg_461_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(5),
      Q => in_b_load_1_reg_461(5),
      R => '0'
    );
\in_b_load_1_reg_461_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(6),
      Q => in_b_load_1_reg_461(6),
      R => '0'
    );
\in_b_load_1_reg_461_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(7),
      Q => in_b_load_1_reg_461(7),
      R => '0'
    );
\in_b_load_1_reg_461_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(8),
      Q => in_b_load_1_reg_461(8),
      R => '0'
    );
\in_b_load_1_reg_461_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => in_b_q0(9),
      Q => in_b_load_1_reg_461(9),
      R => '0'
    );
\in_b_load_20_reg_651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(0),
      Q => in_b_load_20_reg_651(0),
      R => '0'
    );
\in_b_load_20_reg_651_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(10),
      Q => in_b_load_20_reg_651(10),
      R => '0'
    );
\in_b_load_20_reg_651_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(11),
      Q => in_b_load_20_reg_651(11),
      R => '0'
    );
\in_b_load_20_reg_651_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(12),
      Q => in_b_load_20_reg_651(12),
      R => '0'
    );
\in_b_load_20_reg_651_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(13),
      Q => in_b_load_20_reg_651(13),
      R => '0'
    );
\in_b_load_20_reg_651_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(14),
      Q => in_b_load_20_reg_651(14),
      R => '0'
    );
\in_b_load_20_reg_651_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(15),
      Q => in_b_load_20_reg_651(15),
      R => '0'
    );
\in_b_load_20_reg_651_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(16),
      Q => in_b_load_20_reg_651(16),
      R => '0'
    );
\in_b_load_20_reg_651_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(17),
      Q => in_b_load_20_reg_651(17),
      R => '0'
    );
\in_b_load_20_reg_651_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(18),
      Q => in_b_load_20_reg_651(18),
      R => '0'
    );
\in_b_load_20_reg_651_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(19),
      Q => in_b_load_20_reg_651(19),
      R => '0'
    );
\in_b_load_20_reg_651_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(1),
      Q => in_b_load_20_reg_651(1),
      R => '0'
    );
\in_b_load_20_reg_651_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(20),
      Q => in_b_load_20_reg_651(20),
      R => '0'
    );
\in_b_load_20_reg_651_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(21),
      Q => in_b_load_20_reg_651(21),
      R => '0'
    );
\in_b_load_20_reg_651_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(22),
      Q => in_b_load_20_reg_651(22),
      R => '0'
    );
\in_b_load_20_reg_651_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(23),
      Q => in_b_load_20_reg_651(23),
      R => '0'
    );
\in_b_load_20_reg_651_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(24),
      Q => in_b_load_20_reg_651(24),
      R => '0'
    );
\in_b_load_20_reg_651_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(25),
      Q => in_b_load_20_reg_651(25),
      R => '0'
    );
\in_b_load_20_reg_651_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(26),
      Q => in_b_load_20_reg_651(26),
      R => '0'
    );
\in_b_load_20_reg_651_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(27),
      Q => in_b_load_20_reg_651(27),
      R => '0'
    );
\in_b_load_20_reg_651_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(28),
      Q => in_b_load_20_reg_651(28),
      R => '0'
    );
\in_b_load_20_reg_651_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(29),
      Q => in_b_load_20_reg_651(29),
      R => '0'
    );
\in_b_load_20_reg_651_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(2),
      Q => in_b_load_20_reg_651(2),
      R => '0'
    );
\in_b_load_20_reg_651_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(30),
      Q => in_b_load_20_reg_651(30),
      R => '0'
    );
\in_b_load_20_reg_651_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(31),
      Q => in_b_load_20_reg_651(31),
      R => '0'
    );
\in_b_load_20_reg_651_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(3),
      Q => in_b_load_20_reg_651(3),
      R => '0'
    );
\in_b_load_20_reg_651_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(4),
      Q => in_b_load_20_reg_651(4),
      R => '0'
    );
\in_b_load_20_reg_651_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(5),
      Q => in_b_load_20_reg_651(5),
      R => '0'
    );
\in_b_load_20_reg_651_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(6),
      Q => in_b_load_20_reg_651(6),
      R => '0'
    );
\in_b_load_20_reg_651_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(7),
      Q => in_b_load_20_reg_651(7),
      R => '0'
    );
\in_b_load_20_reg_651_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(8),
      Q => in_b_load_20_reg_651(8),
      R => '0'
    );
\in_b_load_20_reg_651_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => in_b_q0(9),
      Q => in_b_load_20_reg_651(9),
      R => '0'
    );
\in_b_load_21_reg_661_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(0),
      Q => in_b_load_21_reg_661(0),
      R => '0'
    );
\in_b_load_21_reg_661_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(10),
      Q => in_b_load_21_reg_661(10),
      R => '0'
    );
\in_b_load_21_reg_661_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(11),
      Q => in_b_load_21_reg_661(11),
      R => '0'
    );
\in_b_load_21_reg_661_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(12),
      Q => in_b_load_21_reg_661(12),
      R => '0'
    );
\in_b_load_21_reg_661_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(13),
      Q => in_b_load_21_reg_661(13),
      R => '0'
    );
\in_b_load_21_reg_661_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(14),
      Q => in_b_load_21_reg_661(14),
      R => '0'
    );
\in_b_load_21_reg_661_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(15),
      Q => in_b_load_21_reg_661(15),
      R => '0'
    );
\in_b_load_21_reg_661_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(16),
      Q => in_b_load_21_reg_661(16),
      R => '0'
    );
\in_b_load_21_reg_661_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(17),
      Q => in_b_load_21_reg_661(17),
      R => '0'
    );
\in_b_load_21_reg_661_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(18),
      Q => in_b_load_21_reg_661(18),
      R => '0'
    );
\in_b_load_21_reg_661_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(19),
      Q => in_b_load_21_reg_661(19),
      R => '0'
    );
\in_b_load_21_reg_661_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(1),
      Q => in_b_load_21_reg_661(1),
      R => '0'
    );
\in_b_load_21_reg_661_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(20),
      Q => in_b_load_21_reg_661(20),
      R => '0'
    );
\in_b_load_21_reg_661_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(21),
      Q => in_b_load_21_reg_661(21),
      R => '0'
    );
\in_b_load_21_reg_661_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(22),
      Q => in_b_load_21_reg_661(22),
      R => '0'
    );
\in_b_load_21_reg_661_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(23),
      Q => in_b_load_21_reg_661(23),
      R => '0'
    );
\in_b_load_21_reg_661_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(24),
      Q => in_b_load_21_reg_661(24),
      R => '0'
    );
\in_b_load_21_reg_661_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(25),
      Q => in_b_load_21_reg_661(25),
      R => '0'
    );
\in_b_load_21_reg_661_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(26),
      Q => in_b_load_21_reg_661(26),
      R => '0'
    );
\in_b_load_21_reg_661_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(27),
      Q => in_b_load_21_reg_661(27),
      R => '0'
    );
\in_b_load_21_reg_661_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(28),
      Q => in_b_load_21_reg_661(28),
      R => '0'
    );
\in_b_load_21_reg_661_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(29),
      Q => in_b_load_21_reg_661(29),
      R => '0'
    );
\in_b_load_21_reg_661_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(2),
      Q => in_b_load_21_reg_661(2),
      R => '0'
    );
\in_b_load_21_reg_661_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(30),
      Q => in_b_load_21_reg_661(30),
      R => '0'
    );
\in_b_load_21_reg_661_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(31),
      Q => in_b_load_21_reg_661(31),
      R => '0'
    );
\in_b_load_21_reg_661_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(3),
      Q => in_b_load_21_reg_661(3),
      R => '0'
    );
\in_b_load_21_reg_661_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(4),
      Q => in_b_load_21_reg_661(4),
      R => '0'
    );
\in_b_load_21_reg_661_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(5),
      Q => in_b_load_21_reg_661(5),
      R => '0'
    );
\in_b_load_21_reg_661_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(6),
      Q => in_b_load_21_reg_661(6),
      R => '0'
    );
\in_b_load_21_reg_661_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(7),
      Q => in_b_load_21_reg_661(7),
      R => '0'
    );
\in_b_load_21_reg_661_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(8),
      Q => in_b_load_21_reg_661(8),
      R => '0'
    );
\in_b_load_21_reg_661_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => in_b_q0(9),
      Q => in_b_load_21_reg_661(9),
      R => '0'
    );
\in_b_load_22_reg_671_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(0),
      Q => in_b_load_22_reg_671(0),
      R => '0'
    );
\in_b_load_22_reg_671_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(10),
      Q => in_b_load_22_reg_671(10),
      R => '0'
    );
\in_b_load_22_reg_671_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(11),
      Q => in_b_load_22_reg_671(11),
      R => '0'
    );
\in_b_load_22_reg_671_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(12),
      Q => in_b_load_22_reg_671(12),
      R => '0'
    );
\in_b_load_22_reg_671_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(13),
      Q => in_b_load_22_reg_671(13),
      R => '0'
    );
\in_b_load_22_reg_671_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(14),
      Q => in_b_load_22_reg_671(14),
      R => '0'
    );
\in_b_load_22_reg_671_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(15),
      Q => in_b_load_22_reg_671(15),
      R => '0'
    );
\in_b_load_22_reg_671_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(16),
      Q => in_b_load_22_reg_671(16),
      R => '0'
    );
\in_b_load_22_reg_671_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(17),
      Q => in_b_load_22_reg_671(17),
      R => '0'
    );
\in_b_load_22_reg_671_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(18),
      Q => in_b_load_22_reg_671(18),
      R => '0'
    );
\in_b_load_22_reg_671_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(19),
      Q => in_b_load_22_reg_671(19),
      R => '0'
    );
\in_b_load_22_reg_671_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(1),
      Q => in_b_load_22_reg_671(1),
      R => '0'
    );
\in_b_load_22_reg_671_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(20),
      Q => in_b_load_22_reg_671(20),
      R => '0'
    );
\in_b_load_22_reg_671_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(21),
      Q => in_b_load_22_reg_671(21),
      R => '0'
    );
\in_b_load_22_reg_671_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(22),
      Q => in_b_load_22_reg_671(22),
      R => '0'
    );
\in_b_load_22_reg_671_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(23),
      Q => in_b_load_22_reg_671(23),
      R => '0'
    );
\in_b_load_22_reg_671_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(24),
      Q => in_b_load_22_reg_671(24),
      R => '0'
    );
\in_b_load_22_reg_671_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(25),
      Q => in_b_load_22_reg_671(25),
      R => '0'
    );
\in_b_load_22_reg_671_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(26),
      Q => in_b_load_22_reg_671(26),
      R => '0'
    );
\in_b_load_22_reg_671_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(27),
      Q => in_b_load_22_reg_671(27),
      R => '0'
    );
\in_b_load_22_reg_671_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(28),
      Q => in_b_load_22_reg_671(28),
      R => '0'
    );
\in_b_load_22_reg_671_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(29),
      Q => in_b_load_22_reg_671(29),
      R => '0'
    );
\in_b_load_22_reg_671_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(2),
      Q => in_b_load_22_reg_671(2),
      R => '0'
    );
\in_b_load_22_reg_671_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(30),
      Q => in_b_load_22_reg_671(30),
      R => '0'
    );
\in_b_load_22_reg_671_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(31),
      Q => in_b_load_22_reg_671(31),
      R => '0'
    );
\in_b_load_22_reg_671_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(3),
      Q => in_b_load_22_reg_671(3),
      R => '0'
    );
\in_b_load_22_reg_671_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(4),
      Q => in_b_load_22_reg_671(4),
      R => '0'
    );
\in_b_load_22_reg_671_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(5),
      Q => in_b_load_22_reg_671(5),
      R => '0'
    );
\in_b_load_22_reg_671_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(6),
      Q => in_b_load_22_reg_671(6),
      R => '0'
    );
\in_b_load_22_reg_671_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(7),
      Q => in_b_load_22_reg_671(7),
      R => '0'
    );
\in_b_load_22_reg_671_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(8),
      Q => in_b_load_22_reg_671(8),
      R => '0'
    );
\in_b_load_22_reg_671_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => in_b_q0(9),
      Q => in_b_load_22_reg_671(9),
      R => '0'
    );
\in_b_load_23_reg_681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(0),
      Q => in_b_load_23_reg_681(0),
      R => '0'
    );
\in_b_load_23_reg_681_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(10),
      Q => in_b_load_23_reg_681(10),
      R => '0'
    );
\in_b_load_23_reg_681_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(11),
      Q => in_b_load_23_reg_681(11),
      R => '0'
    );
\in_b_load_23_reg_681_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(12),
      Q => in_b_load_23_reg_681(12),
      R => '0'
    );
\in_b_load_23_reg_681_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(13),
      Q => in_b_load_23_reg_681(13),
      R => '0'
    );
\in_b_load_23_reg_681_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(14),
      Q => in_b_load_23_reg_681(14),
      R => '0'
    );
\in_b_load_23_reg_681_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(15),
      Q => in_b_load_23_reg_681(15),
      R => '0'
    );
\in_b_load_23_reg_681_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(16),
      Q => in_b_load_23_reg_681(16),
      R => '0'
    );
\in_b_load_23_reg_681_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(17),
      Q => in_b_load_23_reg_681(17),
      R => '0'
    );
\in_b_load_23_reg_681_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(18),
      Q => in_b_load_23_reg_681(18),
      R => '0'
    );
\in_b_load_23_reg_681_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(19),
      Q => in_b_load_23_reg_681(19),
      R => '0'
    );
\in_b_load_23_reg_681_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(1),
      Q => in_b_load_23_reg_681(1),
      R => '0'
    );
\in_b_load_23_reg_681_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(20),
      Q => in_b_load_23_reg_681(20),
      R => '0'
    );
\in_b_load_23_reg_681_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(21),
      Q => in_b_load_23_reg_681(21),
      R => '0'
    );
\in_b_load_23_reg_681_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(22),
      Q => in_b_load_23_reg_681(22),
      R => '0'
    );
\in_b_load_23_reg_681_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(23),
      Q => in_b_load_23_reg_681(23),
      R => '0'
    );
\in_b_load_23_reg_681_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(24),
      Q => in_b_load_23_reg_681(24),
      R => '0'
    );
\in_b_load_23_reg_681_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(25),
      Q => in_b_load_23_reg_681(25),
      R => '0'
    );
\in_b_load_23_reg_681_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(26),
      Q => in_b_load_23_reg_681(26),
      R => '0'
    );
\in_b_load_23_reg_681_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(27),
      Q => in_b_load_23_reg_681(27),
      R => '0'
    );
\in_b_load_23_reg_681_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(28),
      Q => in_b_load_23_reg_681(28),
      R => '0'
    );
\in_b_load_23_reg_681_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(29),
      Q => in_b_load_23_reg_681(29),
      R => '0'
    );
\in_b_load_23_reg_681_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(2),
      Q => in_b_load_23_reg_681(2),
      R => '0'
    );
\in_b_load_23_reg_681_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(30),
      Q => in_b_load_23_reg_681(30),
      R => '0'
    );
\in_b_load_23_reg_681_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(31),
      Q => in_b_load_23_reg_681(31),
      R => '0'
    );
\in_b_load_23_reg_681_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(3),
      Q => in_b_load_23_reg_681(3),
      R => '0'
    );
\in_b_load_23_reg_681_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(4),
      Q => in_b_load_23_reg_681(4),
      R => '0'
    );
\in_b_load_23_reg_681_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(5),
      Q => in_b_load_23_reg_681(5),
      R => '0'
    );
\in_b_load_23_reg_681_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(6),
      Q => in_b_load_23_reg_681(6),
      R => '0'
    );
\in_b_load_23_reg_681_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(7),
      Q => in_b_load_23_reg_681(7),
      R => '0'
    );
\in_b_load_23_reg_681_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(8),
      Q => in_b_load_23_reg_681(8),
      R => '0'
    );
\in_b_load_23_reg_681_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => in_b_q0(9),
      Q => in_b_load_23_reg_681(9),
      R => '0'
    );
\in_b_load_24_reg_691_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(0),
      Q => in_b_load_24_reg_691(0),
      R => '0'
    );
\in_b_load_24_reg_691_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(10),
      Q => in_b_load_24_reg_691(10),
      R => '0'
    );
\in_b_load_24_reg_691_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(11),
      Q => in_b_load_24_reg_691(11),
      R => '0'
    );
\in_b_load_24_reg_691_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(12),
      Q => in_b_load_24_reg_691(12),
      R => '0'
    );
\in_b_load_24_reg_691_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(13),
      Q => in_b_load_24_reg_691(13),
      R => '0'
    );
\in_b_load_24_reg_691_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(14),
      Q => in_b_load_24_reg_691(14),
      R => '0'
    );
\in_b_load_24_reg_691_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(15),
      Q => in_b_load_24_reg_691(15),
      R => '0'
    );
\in_b_load_24_reg_691_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(16),
      Q => in_b_load_24_reg_691(16),
      R => '0'
    );
\in_b_load_24_reg_691_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(17),
      Q => in_b_load_24_reg_691(17),
      R => '0'
    );
\in_b_load_24_reg_691_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(18),
      Q => in_b_load_24_reg_691(18),
      R => '0'
    );
\in_b_load_24_reg_691_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(19),
      Q => in_b_load_24_reg_691(19),
      R => '0'
    );
\in_b_load_24_reg_691_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(1),
      Q => in_b_load_24_reg_691(1),
      R => '0'
    );
\in_b_load_24_reg_691_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(20),
      Q => in_b_load_24_reg_691(20),
      R => '0'
    );
\in_b_load_24_reg_691_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(21),
      Q => in_b_load_24_reg_691(21),
      R => '0'
    );
\in_b_load_24_reg_691_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(22),
      Q => in_b_load_24_reg_691(22),
      R => '0'
    );
\in_b_load_24_reg_691_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(23),
      Q => in_b_load_24_reg_691(23),
      R => '0'
    );
\in_b_load_24_reg_691_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(24),
      Q => in_b_load_24_reg_691(24),
      R => '0'
    );
\in_b_load_24_reg_691_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(25),
      Q => in_b_load_24_reg_691(25),
      R => '0'
    );
\in_b_load_24_reg_691_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(26),
      Q => in_b_load_24_reg_691(26),
      R => '0'
    );
\in_b_load_24_reg_691_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(27),
      Q => in_b_load_24_reg_691(27),
      R => '0'
    );
\in_b_load_24_reg_691_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(28),
      Q => in_b_load_24_reg_691(28),
      R => '0'
    );
\in_b_load_24_reg_691_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(29),
      Q => in_b_load_24_reg_691(29),
      R => '0'
    );
\in_b_load_24_reg_691_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(2),
      Q => in_b_load_24_reg_691(2),
      R => '0'
    );
\in_b_load_24_reg_691_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(30),
      Q => in_b_load_24_reg_691(30),
      R => '0'
    );
\in_b_load_24_reg_691_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(31),
      Q => in_b_load_24_reg_691(31),
      R => '0'
    );
\in_b_load_24_reg_691_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(3),
      Q => in_b_load_24_reg_691(3),
      R => '0'
    );
\in_b_load_24_reg_691_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(4),
      Q => in_b_load_24_reg_691(4),
      R => '0'
    );
\in_b_load_24_reg_691_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(5),
      Q => in_b_load_24_reg_691(5),
      R => '0'
    );
\in_b_load_24_reg_691_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(6),
      Q => in_b_load_24_reg_691(6),
      R => '0'
    );
\in_b_load_24_reg_691_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(7),
      Q => in_b_load_24_reg_691(7),
      R => '0'
    );
\in_b_load_24_reg_691_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(8),
      Q => in_b_load_24_reg_691(8),
      R => '0'
    );
\in_b_load_24_reg_691_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => in_b_q0(9),
      Q => in_b_load_24_reg_691(9),
      R => '0'
    );
\in_b_load_2_reg_471_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(0),
      Q => in_b_load_2_reg_471(0),
      R => '0'
    );
\in_b_load_2_reg_471_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(10),
      Q => in_b_load_2_reg_471(10),
      R => '0'
    );
\in_b_load_2_reg_471_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(11),
      Q => in_b_load_2_reg_471(11),
      R => '0'
    );
\in_b_load_2_reg_471_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(12),
      Q => in_b_load_2_reg_471(12),
      R => '0'
    );
\in_b_load_2_reg_471_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(13),
      Q => in_b_load_2_reg_471(13),
      R => '0'
    );
\in_b_load_2_reg_471_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(14),
      Q => in_b_load_2_reg_471(14),
      R => '0'
    );
\in_b_load_2_reg_471_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(15),
      Q => in_b_load_2_reg_471(15),
      R => '0'
    );
\in_b_load_2_reg_471_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(16),
      Q => in_b_load_2_reg_471(16),
      R => '0'
    );
\in_b_load_2_reg_471_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(17),
      Q => in_b_load_2_reg_471(17),
      R => '0'
    );
\in_b_load_2_reg_471_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(18),
      Q => in_b_load_2_reg_471(18),
      R => '0'
    );
\in_b_load_2_reg_471_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(19),
      Q => in_b_load_2_reg_471(19),
      R => '0'
    );
\in_b_load_2_reg_471_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(1),
      Q => in_b_load_2_reg_471(1),
      R => '0'
    );
\in_b_load_2_reg_471_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(20),
      Q => in_b_load_2_reg_471(20),
      R => '0'
    );
\in_b_load_2_reg_471_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(21),
      Q => in_b_load_2_reg_471(21),
      R => '0'
    );
\in_b_load_2_reg_471_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(22),
      Q => in_b_load_2_reg_471(22),
      R => '0'
    );
\in_b_load_2_reg_471_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(23),
      Q => in_b_load_2_reg_471(23),
      R => '0'
    );
\in_b_load_2_reg_471_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(24),
      Q => in_b_load_2_reg_471(24),
      R => '0'
    );
\in_b_load_2_reg_471_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(25),
      Q => in_b_load_2_reg_471(25),
      R => '0'
    );
\in_b_load_2_reg_471_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(26),
      Q => in_b_load_2_reg_471(26),
      R => '0'
    );
\in_b_load_2_reg_471_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(27),
      Q => in_b_load_2_reg_471(27),
      R => '0'
    );
\in_b_load_2_reg_471_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(28),
      Q => in_b_load_2_reg_471(28),
      R => '0'
    );
\in_b_load_2_reg_471_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(29),
      Q => in_b_load_2_reg_471(29),
      R => '0'
    );
\in_b_load_2_reg_471_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(2),
      Q => in_b_load_2_reg_471(2),
      R => '0'
    );
\in_b_load_2_reg_471_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(30),
      Q => in_b_load_2_reg_471(30),
      R => '0'
    );
\in_b_load_2_reg_471_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(31),
      Q => in_b_load_2_reg_471(31),
      R => '0'
    );
\in_b_load_2_reg_471_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(3),
      Q => in_b_load_2_reg_471(3),
      R => '0'
    );
\in_b_load_2_reg_471_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(4),
      Q => in_b_load_2_reg_471(4),
      R => '0'
    );
\in_b_load_2_reg_471_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(5),
      Q => in_b_load_2_reg_471(5),
      R => '0'
    );
\in_b_load_2_reg_471_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(6),
      Q => in_b_load_2_reg_471(6),
      R => '0'
    );
\in_b_load_2_reg_471_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(7),
      Q => in_b_load_2_reg_471(7),
      R => '0'
    );
\in_b_load_2_reg_471_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(8),
      Q => in_b_load_2_reg_471(8),
      R => '0'
    );
\in_b_load_2_reg_471_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_b_q0(9),
      Q => in_b_load_2_reg_471(9),
      R => '0'
    );
\in_b_load_3_reg_481_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(0),
      Q => in_b_load_3_reg_481(0),
      R => '0'
    );
\in_b_load_3_reg_481_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(10),
      Q => in_b_load_3_reg_481(10),
      R => '0'
    );
\in_b_load_3_reg_481_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(11),
      Q => in_b_load_3_reg_481(11),
      R => '0'
    );
\in_b_load_3_reg_481_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(12),
      Q => in_b_load_3_reg_481(12),
      R => '0'
    );
\in_b_load_3_reg_481_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(13),
      Q => in_b_load_3_reg_481(13),
      R => '0'
    );
\in_b_load_3_reg_481_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(14),
      Q => in_b_load_3_reg_481(14),
      R => '0'
    );
\in_b_load_3_reg_481_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(15),
      Q => in_b_load_3_reg_481(15),
      R => '0'
    );
\in_b_load_3_reg_481_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(16),
      Q => in_b_load_3_reg_481(16),
      R => '0'
    );
\in_b_load_3_reg_481_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(17),
      Q => in_b_load_3_reg_481(17),
      R => '0'
    );
\in_b_load_3_reg_481_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(18),
      Q => in_b_load_3_reg_481(18),
      R => '0'
    );
\in_b_load_3_reg_481_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(19),
      Q => in_b_load_3_reg_481(19),
      R => '0'
    );
\in_b_load_3_reg_481_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(1),
      Q => in_b_load_3_reg_481(1),
      R => '0'
    );
\in_b_load_3_reg_481_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(20),
      Q => in_b_load_3_reg_481(20),
      R => '0'
    );
\in_b_load_3_reg_481_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(21),
      Q => in_b_load_3_reg_481(21),
      R => '0'
    );
\in_b_load_3_reg_481_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(22),
      Q => in_b_load_3_reg_481(22),
      R => '0'
    );
\in_b_load_3_reg_481_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(23),
      Q => in_b_load_3_reg_481(23),
      R => '0'
    );
\in_b_load_3_reg_481_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(24),
      Q => in_b_load_3_reg_481(24),
      R => '0'
    );
\in_b_load_3_reg_481_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(25),
      Q => in_b_load_3_reg_481(25),
      R => '0'
    );
\in_b_load_3_reg_481_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(26),
      Q => in_b_load_3_reg_481(26),
      R => '0'
    );
\in_b_load_3_reg_481_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(27),
      Q => in_b_load_3_reg_481(27),
      R => '0'
    );
\in_b_load_3_reg_481_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(28),
      Q => in_b_load_3_reg_481(28),
      R => '0'
    );
\in_b_load_3_reg_481_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(29),
      Q => in_b_load_3_reg_481(29),
      R => '0'
    );
\in_b_load_3_reg_481_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(2),
      Q => in_b_load_3_reg_481(2),
      R => '0'
    );
\in_b_load_3_reg_481_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(30),
      Q => in_b_load_3_reg_481(30),
      R => '0'
    );
\in_b_load_3_reg_481_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(31),
      Q => in_b_load_3_reg_481(31),
      R => '0'
    );
\in_b_load_3_reg_481_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(3),
      Q => in_b_load_3_reg_481(3),
      R => '0'
    );
\in_b_load_3_reg_481_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(4),
      Q => in_b_load_3_reg_481(4),
      R => '0'
    );
\in_b_load_3_reg_481_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(5),
      Q => in_b_load_3_reg_481(5),
      R => '0'
    );
\in_b_load_3_reg_481_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(6),
      Q => in_b_load_3_reg_481(6),
      R => '0'
    );
\in_b_load_3_reg_481_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(7),
      Q => in_b_load_3_reg_481(7),
      R => '0'
    );
\in_b_load_3_reg_481_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(8),
      Q => in_b_load_3_reg_481(8),
      R => '0'
    );
\in_b_load_3_reg_481_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => in_b_q0(9),
      Q => in_b_load_3_reg_481(9),
      R => '0'
    );
\in_b_load_4_reg_491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(0),
      Q => in_b_load_4_reg_491(0),
      R => '0'
    );
\in_b_load_4_reg_491_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(10),
      Q => in_b_load_4_reg_491(10),
      R => '0'
    );
\in_b_load_4_reg_491_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(11),
      Q => in_b_load_4_reg_491(11),
      R => '0'
    );
\in_b_load_4_reg_491_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(12),
      Q => in_b_load_4_reg_491(12),
      R => '0'
    );
\in_b_load_4_reg_491_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(13),
      Q => in_b_load_4_reg_491(13),
      R => '0'
    );
\in_b_load_4_reg_491_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(14),
      Q => in_b_load_4_reg_491(14),
      R => '0'
    );
\in_b_load_4_reg_491_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(15),
      Q => in_b_load_4_reg_491(15),
      R => '0'
    );
\in_b_load_4_reg_491_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(16),
      Q => in_b_load_4_reg_491(16),
      R => '0'
    );
\in_b_load_4_reg_491_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(17),
      Q => in_b_load_4_reg_491(17),
      R => '0'
    );
\in_b_load_4_reg_491_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(18),
      Q => in_b_load_4_reg_491(18),
      R => '0'
    );
\in_b_load_4_reg_491_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(19),
      Q => in_b_load_4_reg_491(19),
      R => '0'
    );
\in_b_load_4_reg_491_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(1),
      Q => in_b_load_4_reg_491(1),
      R => '0'
    );
\in_b_load_4_reg_491_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(20),
      Q => in_b_load_4_reg_491(20),
      R => '0'
    );
\in_b_load_4_reg_491_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(21),
      Q => in_b_load_4_reg_491(21),
      R => '0'
    );
\in_b_load_4_reg_491_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(22),
      Q => in_b_load_4_reg_491(22),
      R => '0'
    );
\in_b_load_4_reg_491_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(23),
      Q => in_b_load_4_reg_491(23),
      R => '0'
    );
\in_b_load_4_reg_491_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(24),
      Q => in_b_load_4_reg_491(24),
      R => '0'
    );
\in_b_load_4_reg_491_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(25),
      Q => in_b_load_4_reg_491(25),
      R => '0'
    );
\in_b_load_4_reg_491_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(26),
      Q => in_b_load_4_reg_491(26),
      R => '0'
    );
\in_b_load_4_reg_491_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(27),
      Q => in_b_load_4_reg_491(27),
      R => '0'
    );
\in_b_load_4_reg_491_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(28),
      Q => in_b_load_4_reg_491(28),
      R => '0'
    );
\in_b_load_4_reg_491_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(29),
      Q => in_b_load_4_reg_491(29),
      R => '0'
    );
\in_b_load_4_reg_491_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(2),
      Q => in_b_load_4_reg_491(2),
      R => '0'
    );
\in_b_load_4_reg_491_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(30),
      Q => in_b_load_4_reg_491(30),
      R => '0'
    );
\in_b_load_4_reg_491_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(31),
      Q => in_b_load_4_reg_491(31),
      R => '0'
    );
\in_b_load_4_reg_491_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(3),
      Q => in_b_load_4_reg_491(3),
      R => '0'
    );
\in_b_load_4_reg_491_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(4),
      Q => in_b_load_4_reg_491(4),
      R => '0'
    );
\in_b_load_4_reg_491_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(5),
      Q => in_b_load_4_reg_491(5),
      R => '0'
    );
\in_b_load_4_reg_491_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(6),
      Q => in_b_load_4_reg_491(6),
      R => '0'
    );
\in_b_load_4_reg_491_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(7),
      Q => in_b_load_4_reg_491(7),
      R => '0'
    );
\in_b_load_4_reg_491_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(8),
      Q => in_b_load_4_reg_491(8),
      R => '0'
    );
\in_b_load_4_reg_491_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_b_q0(9),
      Q => in_b_load_4_reg_491(9),
      R => '0'
    );
\in_b_load_5_reg_501_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(0),
      Q => in_b_load_5_reg_501(0),
      R => '0'
    );
\in_b_load_5_reg_501_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(10),
      Q => in_b_load_5_reg_501(10),
      R => '0'
    );
\in_b_load_5_reg_501_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(11),
      Q => in_b_load_5_reg_501(11),
      R => '0'
    );
\in_b_load_5_reg_501_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(12),
      Q => in_b_load_5_reg_501(12),
      R => '0'
    );
\in_b_load_5_reg_501_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(13),
      Q => in_b_load_5_reg_501(13),
      R => '0'
    );
\in_b_load_5_reg_501_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(14),
      Q => in_b_load_5_reg_501(14),
      R => '0'
    );
\in_b_load_5_reg_501_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(15),
      Q => in_b_load_5_reg_501(15),
      R => '0'
    );
\in_b_load_5_reg_501_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(16),
      Q => in_b_load_5_reg_501(16),
      R => '0'
    );
\in_b_load_5_reg_501_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(17),
      Q => in_b_load_5_reg_501(17),
      R => '0'
    );
\in_b_load_5_reg_501_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(18),
      Q => in_b_load_5_reg_501(18),
      R => '0'
    );
\in_b_load_5_reg_501_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(19),
      Q => in_b_load_5_reg_501(19),
      R => '0'
    );
\in_b_load_5_reg_501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(1),
      Q => in_b_load_5_reg_501(1),
      R => '0'
    );
\in_b_load_5_reg_501_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(20),
      Q => in_b_load_5_reg_501(20),
      R => '0'
    );
\in_b_load_5_reg_501_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(21),
      Q => in_b_load_5_reg_501(21),
      R => '0'
    );
\in_b_load_5_reg_501_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(22),
      Q => in_b_load_5_reg_501(22),
      R => '0'
    );
\in_b_load_5_reg_501_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(23),
      Q => in_b_load_5_reg_501(23),
      R => '0'
    );
\in_b_load_5_reg_501_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(24),
      Q => in_b_load_5_reg_501(24),
      R => '0'
    );
\in_b_load_5_reg_501_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(25),
      Q => in_b_load_5_reg_501(25),
      R => '0'
    );
\in_b_load_5_reg_501_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(26),
      Q => in_b_load_5_reg_501(26),
      R => '0'
    );
\in_b_load_5_reg_501_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(27),
      Q => in_b_load_5_reg_501(27),
      R => '0'
    );
\in_b_load_5_reg_501_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(28),
      Q => in_b_load_5_reg_501(28),
      R => '0'
    );
\in_b_load_5_reg_501_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(29),
      Q => in_b_load_5_reg_501(29),
      R => '0'
    );
\in_b_load_5_reg_501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(2),
      Q => in_b_load_5_reg_501(2),
      R => '0'
    );
\in_b_load_5_reg_501_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(30),
      Q => in_b_load_5_reg_501(30),
      R => '0'
    );
\in_b_load_5_reg_501_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(31),
      Q => in_b_load_5_reg_501(31),
      R => '0'
    );
\in_b_load_5_reg_501_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(3),
      Q => in_b_load_5_reg_501(3),
      R => '0'
    );
\in_b_load_5_reg_501_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(4),
      Q => in_b_load_5_reg_501(4),
      R => '0'
    );
\in_b_load_5_reg_501_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(5),
      Q => in_b_load_5_reg_501(5),
      R => '0'
    );
\in_b_load_5_reg_501_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(6),
      Q => in_b_load_5_reg_501(6),
      R => '0'
    );
\in_b_load_5_reg_501_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(7),
      Q => in_b_load_5_reg_501(7),
      R => '0'
    );
\in_b_load_5_reg_501_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(8),
      Q => in_b_load_5_reg_501(8),
      R => '0'
    );
\in_b_load_5_reg_501_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => in_b_q0(9),
      Q => in_b_load_5_reg_501(9),
      R => '0'
    );
\in_b_load_6_reg_511_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(0),
      Q => in_b_load_6_reg_511(0),
      R => '0'
    );
\in_b_load_6_reg_511_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(10),
      Q => in_b_load_6_reg_511(10),
      R => '0'
    );
\in_b_load_6_reg_511_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(11),
      Q => in_b_load_6_reg_511(11),
      R => '0'
    );
\in_b_load_6_reg_511_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(12),
      Q => in_b_load_6_reg_511(12),
      R => '0'
    );
\in_b_load_6_reg_511_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(13),
      Q => in_b_load_6_reg_511(13),
      R => '0'
    );
\in_b_load_6_reg_511_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(14),
      Q => in_b_load_6_reg_511(14),
      R => '0'
    );
\in_b_load_6_reg_511_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(15),
      Q => in_b_load_6_reg_511(15),
      R => '0'
    );
\in_b_load_6_reg_511_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(16),
      Q => in_b_load_6_reg_511(16),
      R => '0'
    );
\in_b_load_6_reg_511_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(17),
      Q => in_b_load_6_reg_511(17),
      R => '0'
    );
\in_b_load_6_reg_511_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(18),
      Q => in_b_load_6_reg_511(18),
      R => '0'
    );
\in_b_load_6_reg_511_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(19),
      Q => in_b_load_6_reg_511(19),
      R => '0'
    );
\in_b_load_6_reg_511_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(1),
      Q => in_b_load_6_reg_511(1),
      R => '0'
    );
\in_b_load_6_reg_511_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(20),
      Q => in_b_load_6_reg_511(20),
      R => '0'
    );
\in_b_load_6_reg_511_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(21),
      Q => in_b_load_6_reg_511(21),
      R => '0'
    );
\in_b_load_6_reg_511_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(22),
      Q => in_b_load_6_reg_511(22),
      R => '0'
    );
\in_b_load_6_reg_511_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(23),
      Q => in_b_load_6_reg_511(23),
      R => '0'
    );
\in_b_load_6_reg_511_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(24),
      Q => in_b_load_6_reg_511(24),
      R => '0'
    );
\in_b_load_6_reg_511_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(25),
      Q => in_b_load_6_reg_511(25),
      R => '0'
    );
\in_b_load_6_reg_511_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(26),
      Q => in_b_load_6_reg_511(26),
      R => '0'
    );
\in_b_load_6_reg_511_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(27),
      Q => in_b_load_6_reg_511(27),
      R => '0'
    );
\in_b_load_6_reg_511_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(28),
      Q => in_b_load_6_reg_511(28),
      R => '0'
    );
\in_b_load_6_reg_511_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(29),
      Q => in_b_load_6_reg_511(29),
      R => '0'
    );
\in_b_load_6_reg_511_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(2),
      Q => in_b_load_6_reg_511(2),
      R => '0'
    );
\in_b_load_6_reg_511_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(30),
      Q => in_b_load_6_reg_511(30),
      R => '0'
    );
\in_b_load_6_reg_511_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(31),
      Q => in_b_load_6_reg_511(31),
      R => '0'
    );
\in_b_load_6_reg_511_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(3),
      Q => in_b_load_6_reg_511(3),
      R => '0'
    );
\in_b_load_6_reg_511_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(4),
      Q => in_b_load_6_reg_511(4),
      R => '0'
    );
\in_b_load_6_reg_511_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(5),
      Q => in_b_load_6_reg_511(5),
      R => '0'
    );
\in_b_load_6_reg_511_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(6),
      Q => in_b_load_6_reg_511(6),
      R => '0'
    );
\in_b_load_6_reg_511_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(7),
      Q => in_b_load_6_reg_511(7),
      R => '0'
    );
\in_b_load_6_reg_511_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(8),
      Q => in_b_load_6_reg_511(8),
      R => '0'
    );
\in_b_load_6_reg_511_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_b_q0(9),
      Q => in_b_load_6_reg_511(9),
      R => '0'
    );
\in_b_load_7_reg_521_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(0),
      Q => in_b_load_7_reg_521(0),
      R => '0'
    );
\in_b_load_7_reg_521_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(10),
      Q => in_b_load_7_reg_521(10),
      R => '0'
    );
\in_b_load_7_reg_521_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(11),
      Q => in_b_load_7_reg_521(11),
      R => '0'
    );
\in_b_load_7_reg_521_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(12),
      Q => in_b_load_7_reg_521(12),
      R => '0'
    );
\in_b_load_7_reg_521_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(13),
      Q => in_b_load_7_reg_521(13),
      R => '0'
    );
\in_b_load_7_reg_521_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(14),
      Q => in_b_load_7_reg_521(14),
      R => '0'
    );
\in_b_load_7_reg_521_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(15),
      Q => in_b_load_7_reg_521(15),
      R => '0'
    );
\in_b_load_7_reg_521_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(16),
      Q => in_b_load_7_reg_521(16),
      R => '0'
    );
\in_b_load_7_reg_521_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(17),
      Q => in_b_load_7_reg_521(17),
      R => '0'
    );
\in_b_load_7_reg_521_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(18),
      Q => in_b_load_7_reg_521(18),
      R => '0'
    );
\in_b_load_7_reg_521_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(19),
      Q => in_b_load_7_reg_521(19),
      R => '0'
    );
\in_b_load_7_reg_521_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(1),
      Q => in_b_load_7_reg_521(1),
      R => '0'
    );
\in_b_load_7_reg_521_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(20),
      Q => in_b_load_7_reg_521(20),
      R => '0'
    );
\in_b_load_7_reg_521_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(21),
      Q => in_b_load_7_reg_521(21),
      R => '0'
    );
\in_b_load_7_reg_521_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(22),
      Q => in_b_load_7_reg_521(22),
      R => '0'
    );
\in_b_load_7_reg_521_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(23),
      Q => in_b_load_7_reg_521(23),
      R => '0'
    );
\in_b_load_7_reg_521_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(24),
      Q => in_b_load_7_reg_521(24),
      R => '0'
    );
\in_b_load_7_reg_521_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(25),
      Q => in_b_load_7_reg_521(25),
      R => '0'
    );
\in_b_load_7_reg_521_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(26),
      Q => in_b_load_7_reg_521(26),
      R => '0'
    );
\in_b_load_7_reg_521_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(27),
      Q => in_b_load_7_reg_521(27),
      R => '0'
    );
\in_b_load_7_reg_521_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(28),
      Q => in_b_load_7_reg_521(28),
      R => '0'
    );
\in_b_load_7_reg_521_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(29),
      Q => in_b_load_7_reg_521(29),
      R => '0'
    );
\in_b_load_7_reg_521_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(2),
      Q => in_b_load_7_reg_521(2),
      R => '0'
    );
\in_b_load_7_reg_521_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(30),
      Q => in_b_load_7_reg_521(30),
      R => '0'
    );
\in_b_load_7_reg_521_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(31),
      Q => in_b_load_7_reg_521(31),
      R => '0'
    );
\in_b_load_7_reg_521_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(3),
      Q => in_b_load_7_reg_521(3),
      R => '0'
    );
\in_b_load_7_reg_521_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(4),
      Q => in_b_load_7_reg_521(4),
      R => '0'
    );
\in_b_load_7_reg_521_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(5),
      Q => in_b_load_7_reg_521(5),
      R => '0'
    );
\in_b_load_7_reg_521_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(6),
      Q => in_b_load_7_reg_521(6),
      R => '0'
    );
\in_b_load_7_reg_521_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(7),
      Q => in_b_load_7_reg_521(7),
      R => '0'
    );
\in_b_load_7_reg_521_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(8),
      Q => in_b_load_7_reg_521(8),
      R => '0'
    );
\in_b_load_7_reg_521_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => in_b_q0(9),
      Q => in_b_load_7_reg_521(9),
      R => '0'
    );
\in_b_load_8_reg_531_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(0),
      Q => in_b_load_8_reg_531(0),
      R => '0'
    );
\in_b_load_8_reg_531_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(10),
      Q => in_b_load_8_reg_531(10),
      R => '0'
    );
\in_b_load_8_reg_531_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(11),
      Q => in_b_load_8_reg_531(11),
      R => '0'
    );
\in_b_load_8_reg_531_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(12),
      Q => in_b_load_8_reg_531(12),
      R => '0'
    );
\in_b_load_8_reg_531_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(13),
      Q => in_b_load_8_reg_531(13),
      R => '0'
    );
\in_b_load_8_reg_531_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(14),
      Q => in_b_load_8_reg_531(14),
      R => '0'
    );
\in_b_load_8_reg_531_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(15),
      Q => in_b_load_8_reg_531(15),
      R => '0'
    );
\in_b_load_8_reg_531_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(16),
      Q => in_b_load_8_reg_531(16),
      R => '0'
    );
\in_b_load_8_reg_531_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(17),
      Q => in_b_load_8_reg_531(17),
      R => '0'
    );
\in_b_load_8_reg_531_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(18),
      Q => in_b_load_8_reg_531(18),
      R => '0'
    );
\in_b_load_8_reg_531_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(19),
      Q => in_b_load_8_reg_531(19),
      R => '0'
    );
\in_b_load_8_reg_531_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(1),
      Q => in_b_load_8_reg_531(1),
      R => '0'
    );
\in_b_load_8_reg_531_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(20),
      Q => in_b_load_8_reg_531(20),
      R => '0'
    );
\in_b_load_8_reg_531_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(21),
      Q => in_b_load_8_reg_531(21),
      R => '0'
    );
\in_b_load_8_reg_531_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(22),
      Q => in_b_load_8_reg_531(22),
      R => '0'
    );
\in_b_load_8_reg_531_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(23),
      Q => in_b_load_8_reg_531(23),
      R => '0'
    );
\in_b_load_8_reg_531_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(24),
      Q => in_b_load_8_reg_531(24),
      R => '0'
    );
\in_b_load_8_reg_531_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(25),
      Q => in_b_load_8_reg_531(25),
      R => '0'
    );
\in_b_load_8_reg_531_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(26),
      Q => in_b_load_8_reg_531(26),
      R => '0'
    );
\in_b_load_8_reg_531_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(27),
      Q => in_b_load_8_reg_531(27),
      R => '0'
    );
\in_b_load_8_reg_531_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(28),
      Q => in_b_load_8_reg_531(28),
      R => '0'
    );
\in_b_load_8_reg_531_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(29),
      Q => in_b_load_8_reg_531(29),
      R => '0'
    );
\in_b_load_8_reg_531_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(2),
      Q => in_b_load_8_reg_531(2),
      R => '0'
    );
\in_b_load_8_reg_531_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(30),
      Q => in_b_load_8_reg_531(30),
      R => '0'
    );
\in_b_load_8_reg_531_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(31),
      Q => in_b_load_8_reg_531(31),
      R => '0'
    );
\in_b_load_8_reg_531_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(3),
      Q => in_b_load_8_reg_531(3),
      R => '0'
    );
\in_b_load_8_reg_531_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(4),
      Q => in_b_load_8_reg_531(4),
      R => '0'
    );
\in_b_load_8_reg_531_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(5),
      Q => in_b_load_8_reg_531(5),
      R => '0'
    );
\in_b_load_8_reg_531_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(6),
      Q => in_b_load_8_reg_531(6),
      R => '0'
    );
\in_b_load_8_reg_531_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(7),
      Q => in_b_load_8_reg_531(7),
      R => '0'
    );
\in_b_load_8_reg_531_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(8),
      Q => in_b_load_8_reg_531(8),
      R => '0'
    );
\in_b_load_8_reg_531_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => in_b_q0(9),
      Q => in_b_load_8_reg_531(9),
      R => '0'
    );
\in_b_load_9_reg_541_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(0),
      Q => in_b_load_9_reg_541(0),
      R => '0'
    );
\in_b_load_9_reg_541_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(10),
      Q => in_b_load_9_reg_541(10),
      R => '0'
    );
\in_b_load_9_reg_541_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(11),
      Q => in_b_load_9_reg_541(11),
      R => '0'
    );
\in_b_load_9_reg_541_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(12),
      Q => in_b_load_9_reg_541(12),
      R => '0'
    );
\in_b_load_9_reg_541_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(13),
      Q => in_b_load_9_reg_541(13),
      R => '0'
    );
\in_b_load_9_reg_541_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(14),
      Q => in_b_load_9_reg_541(14),
      R => '0'
    );
\in_b_load_9_reg_541_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(15),
      Q => in_b_load_9_reg_541(15),
      R => '0'
    );
\in_b_load_9_reg_541_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(16),
      Q => in_b_load_9_reg_541(16),
      R => '0'
    );
\in_b_load_9_reg_541_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(17),
      Q => in_b_load_9_reg_541(17),
      R => '0'
    );
\in_b_load_9_reg_541_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(18),
      Q => in_b_load_9_reg_541(18),
      R => '0'
    );
\in_b_load_9_reg_541_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(19),
      Q => in_b_load_9_reg_541(19),
      R => '0'
    );
\in_b_load_9_reg_541_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(1),
      Q => in_b_load_9_reg_541(1),
      R => '0'
    );
\in_b_load_9_reg_541_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(20),
      Q => in_b_load_9_reg_541(20),
      R => '0'
    );
\in_b_load_9_reg_541_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(21),
      Q => in_b_load_9_reg_541(21),
      R => '0'
    );
\in_b_load_9_reg_541_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(22),
      Q => in_b_load_9_reg_541(22),
      R => '0'
    );
\in_b_load_9_reg_541_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(23),
      Q => in_b_load_9_reg_541(23),
      R => '0'
    );
\in_b_load_9_reg_541_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(24),
      Q => in_b_load_9_reg_541(24),
      R => '0'
    );
\in_b_load_9_reg_541_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(25),
      Q => in_b_load_9_reg_541(25),
      R => '0'
    );
\in_b_load_9_reg_541_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(26),
      Q => in_b_load_9_reg_541(26),
      R => '0'
    );
\in_b_load_9_reg_541_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(27),
      Q => in_b_load_9_reg_541(27),
      R => '0'
    );
\in_b_load_9_reg_541_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(28),
      Q => in_b_load_9_reg_541(28),
      R => '0'
    );
\in_b_load_9_reg_541_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(29),
      Q => in_b_load_9_reg_541(29),
      R => '0'
    );
\in_b_load_9_reg_541_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(2),
      Q => in_b_load_9_reg_541(2),
      R => '0'
    );
\in_b_load_9_reg_541_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(30),
      Q => in_b_load_9_reg_541(30),
      R => '0'
    );
\in_b_load_9_reg_541_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(31),
      Q => in_b_load_9_reg_541(31),
      R => '0'
    );
\in_b_load_9_reg_541_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(3),
      Q => in_b_load_9_reg_541(3),
      R => '0'
    );
\in_b_load_9_reg_541_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(4),
      Q => in_b_load_9_reg_541(4),
      R => '0'
    );
\in_b_load_9_reg_541_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(5),
      Q => in_b_load_9_reg_541(5),
      R => '0'
    );
\in_b_load_9_reg_541_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(6),
      Q => in_b_load_9_reg_541(6),
      R => '0'
    );
\in_b_load_9_reg_541_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(7),
      Q => in_b_load_9_reg_541(7),
      R => '0'
    );
\in_b_load_9_reg_541_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(8),
      Q => in_b_load_9_reg_541(8),
      R => '0'
    );
\in_b_load_9_reg_541_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => in_b_q0(9),
      Q => in_b_load_9_reg_541(9),
      R => '0'
    );
\in_b_load_reg_451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(0),
      Q => in_b_load_reg_451(0),
      R => '0'
    );
\in_b_load_reg_451_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(10),
      Q => in_b_load_reg_451(10),
      R => '0'
    );
\in_b_load_reg_451_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(11),
      Q => in_b_load_reg_451(11),
      R => '0'
    );
\in_b_load_reg_451_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(12),
      Q => in_b_load_reg_451(12),
      R => '0'
    );
\in_b_load_reg_451_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(13),
      Q => in_b_load_reg_451(13),
      R => '0'
    );
\in_b_load_reg_451_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(14),
      Q => in_b_load_reg_451(14),
      R => '0'
    );
\in_b_load_reg_451_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(15),
      Q => in_b_load_reg_451(15),
      R => '0'
    );
\in_b_load_reg_451_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(16),
      Q => in_b_load_reg_451(16),
      R => '0'
    );
\in_b_load_reg_451_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(17),
      Q => in_b_load_reg_451(17),
      R => '0'
    );
\in_b_load_reg_451_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(18),
      Q => in_b_load_reg_451(18),
      R => '0'
    );
\in_b_load_reg_451_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(19),
      Q => in_b_load_reg_451(19),
      R => '0'
    );
\in_b_load_reg_451_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(1),
      Q => in_b_load_reg_451(1),
      R => '0'
    );
\in_b_load_reg_451_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(20),
      Q => in_b_load_reg_451(20),
      R => '0'
    );
\in_b_load_reg_451_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(21),
      Q => in_b_load_reg_451(21),
      R => '0'
    );
\in_b_load_reg_451_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(22),
      Q => in_b_load_reg_451(22),
      R => '0'
    );
\in_b_load_reg_451_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(23),
      Q => in_b_load_reg_451(23),
      R => '0'
    );
\in_b_load_reg_451_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(24),
      Q => in_b_load_reg_451(24),
      R => '0'
    );
\in_b_load_reg_451_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(25),
      Q => in_b_load_reg_451(25),
      R => '0'
    );
\in_b_load_reg_451_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(26),
      Q => in_b_load_reg_451(26),
      R => '0'
    );
\in_b_load_reg_451_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(27),
      Q => in_b_load_reg_451(27),
      R => '0'
    );
\in_b_load_reg_451_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(28),
      Q => in_b_load_reg_451(28),
      R => '0'
    );
\in_b_load_reg_451_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(29),
      Q => in_b_load_reg_451(29),
      R => '0'
    );
\in_b_load_reg_451_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(2),
      Q => in_b_load_reg_451(2),
      R => '0'
    );
\in_b_load_reg_451_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(30),
      Q => in_b_load_reg_451(30),
      R => '0'
    );
\in_b_load_reg_451_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(31),
      Q => in_b_load_reg_451(31),
      R => '0'
    );
\in_b_load_reg_451_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(3),
      Q => in_b_load_reg_451(3),
      R => '0'
    );
\in_b_load_reg_451_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(4),
      Q => in_b_load_reg_451(4),
      R => '0'
    );
\in_b_load_reg_451_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(5),
      Q => in_b_load_reg_451(5),
      R => '0'
    );
\in_b_load_reg_451_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(6),
      Q => in_b_load_reg_451(6),
      R => '0'
    );
\in_b_load_reg_451_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(7),
      Q => in_b_load_reg_451(7),
      R => '0'
    );
\in_b_load_reg_451_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(8),
      Q => in_b_load_reg_451(8),
      R => '0'
    );
\in_b_load_reg_451_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => in_b_q0(9),
      Q => in_b_load_reg_451(9),
      R => '0'
    );
regslice_both_in_a_V_data_V_U: entity work.main_array_mult_0_0_array_mult_regslice_both
     port map (
      E(0) => i_fu_92,
      Q(0) => in_a_TVALID_int_regslice,
      SS(0) => ap_rst_n_inv,
      ack_in_t_reg_0 => in_a_TREADY,
      ap_clk => ap_clk,
      \data_p1_reg[31]_0\(31) => regslice_both_in_a_V_data_V_U_n_5,
      \data_p1_reg[31]_0\(30) => regslice_both_in_a_V_data_V_U_n_6,
      \data_p1_reg[31]_0\(29) => regslice_both_in_a_V_data_V_U_n_7,
      \data_p1_reg[31]_0\(28) => regslice_both_in_a_V_data_V_U_n_8,
      \data_p1_reg[31]_0\(27) => regslice_both_in_a_V_data_V_U_n_9,
      \data_p1_reg[31]_0\(26) => regslice_both_in_a_V_data_V_U_n_10,
      \data_p1_reg[31]_0\(25) => regslice_both_in_a_V_data_V_U_n_11,
      \data_p1_reg[31]_0\(24) => regslice_both_in_a_V_data_V_U_n_12,
      \data_p1_reg[31]_0\(23) => regslice_both_in_a_V_data_V_U_n_13,
      \data_p1_reg[31]_0\(22) => regslice_both_in_a_V_data_V_U_n_14,
      \data_p1_reg[31]_0\(21) => regslice_both_in_a_V_data_V_U_n_15,
      \data_p1_reg[31]_0\(20) => regslice_both_in_a_V_data_V_U_n_16,
      \data_p1_reg[31]_0\(19) => regslice_both_in_a_V_data_V_U_n_17,
      \data_p1_reg[31]_0\(18) => regslice_both_in_a_V_data_V_U_n_18,
      \data_p1_reg[31]_0\(17) => regslice_both_in_a_V_data_V_U_n_19,
      \data_p1_reg[31]_0\(16) => regslice_both_in_a_V_data_V_U_n_20,
      \data_p1_reg[31]_0\(15) => regslice_both_in_a_V_data_V_U_n_21,
      \data_p1_reg[31]_0\(14) => regslice_both_in_a_V_data_V_U_n_22,
      \data_p1_reg[31]_0\(13) => regslice_both_in_a_V_data_V_U_n_23,
      \data_p1_reg[31]_0\(12) => regslice_both_in_a_V_data_V_U_n_24,
      \data_p1_reg[31]_0\(11) => regslice_both_in_a_V_data_V_U_n_25,
      \data_p1_reg[31]_0\(10) => regslice_both_in_a_V_data_V_U_n_26,
      \data_p1_reg[31]_0\(9) => regslice_both_in_a_V_data_V_U_n_27,
      \data_p1_reg[31]_0\(8) => regslice_both_in_a_V_data_V_U_n_28,
      \data_p1_reg[31]_0\(7) => regslice_both_in_a_V_data_V_U_n_29,
      \data_p1_reg[31]_0\(6) => regslice_both_in_a_V_data_V_U_n_30,
      \data_p1_reg[31]_0\(5) => regslice_both_in_a_V_data_V_U_n_31,
      \data_p1_reg[31]_0\(4) => regslice_both_in_a_V_data_V_U_n_32,
      \data_p1_reg[31]_0\(3) => regslice_both_in_a_V_data_V_U_n_33,
      \data_p1_reg[31]_0\(2) => regslice_both_in_a_V_data_V_U_n_34,
      \data_p1_reg[31]_0\(1) => regslice_both_in_a_V_data_V_U_n_35,
      \data_p1_reg[31]_0\(0) => regslice_both_in_a_V_data_V_U_n_36,
      grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_380_ap_start_reg,
      icmp_ln26_fu_230_p210_in => icmp_ln26_fu_230_p210_in,
      in_a_TDATA(31 downto 0) => in_a_TDATA(31 downto 0),
      in_a_TREADY_int_regslice => in_a_TREADY_int_regslice,
      in_a_TVALID => in_a_TVALID
    );
regslice_both_in_a_V_keep_V_U: entity work.\main_array_mult_0_0_array_mult_regslice_both__parameterized0\
     port map (
      Q(3) => regslice_both_in_a_V_keep_V_U_n_2,
      Q(2) => regslice_both_in_a_V_keep_V_U_n_3,
      Q(1) => regslice_both_in_a_V_keep_V_U_n_4,
      Q(0) => regslice_both_in_a_V_keep_V_U_n_5,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      in_a_TKEEP(3 downto 0) => in_a_TKEEP(3 downto 0),
      in_a_TREADY_int_regslice => in_a_TREADY_int_regslice,
      in_a_TVALID => in_a_TVALID
    );
regslice_both_in_a_V_last_V_U: entity work.\main_array_mult_0_0_array_mult_regslice_both__parameterized1\
     port map (
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      \data_p1_reg[0]_0\ => regslice_both_in_a_V_last_V_U_n_2,
      in_a_TLAST(0) => in_a_TLAST(0),
      in_a_TREADY_int_regslice => in_a_TREADY_int_regslice,
      in_a_TVALID => in_a_TVALID
    );
regslice_both_in_a_V_strb_V_U: entity work.\main_array_mult_0_0_array_mult_regslice_both__parameterized0_5\
     port map (
      Q(3) => regslice_both_in_a_V_strb_V_U_n_2,
      Q(2) => regslice_both_in_a_V_strb_V_U_n_3,
      Q(1) => regslice_both_in_a_V_strb_V_U_n_4,
      Q(0) => regslice_both_in_a_V_strb_V_U_n_5,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      in_a_TREADY_int_regslice => in_a_TREADY_int_regslice,
      in_a_TSTRB(3 downto 0) => in_a_TSTRB(3 downto 0),
      in_a_TVALID => in_a_TVALID
    );
regslice_both_result_V_data_V_U: entity work.main_array_mult_0_0_array_mult_regslice_both_6
     port map (
      D(0) => ap_NS_fsm(0),
      E(0) => load_p2_1,
      Q(2) => ap_CS_fsm_state31,
      Q(1) => ap_CS_fsm_state30,
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      SS(0) => ap_rst_n_inv,
      ack_in_t_reg_0 => regslice_both_result_V_data_V_U_n_6,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_start => ap_start,
      \data_p2_reg[31]_0\(31 downto 0) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TDATA(31 downto 0),
      grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      result_TDATA(31 downto 0) => result_TDATA(31 downto 0),
      result_TREADY => result_TREADY,
      result_TREADY_int_regslice => result_TREADY_int_regslice,
      result_TVALID => result_TVALID
    );
regslice_both_result_V_keep_V_U: entity work.\main_array_mult_0_0_array_mult_regslice_both__parameterized0_7\
     port map (
      D(3 downto 0) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TKEEP(3 downto 0),
      E(0) => load_p2_0,
      Q(1 downto 0) => \state__0\(1 downto 0),
      SS(0) => ap_rst_n_inv,
      ack_in_t_reg_0 => regslice_both_result_V_keep_V_U_n_2,
      ap_clk => ap_clk,
      \data_p1_reg[3]_0\(3) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_14,
      \data_p1_reg[3]_0\(2) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_15,
      \data_p1_reg[3]_0\(1) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_16,
      \data_p1_reg[3]_0\(0) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_17,
      \data_p2_reg[3]_0\(3 downto 0) => data_p2(3 downto 0),
      grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      result_TKEEP(3 downto 0) => result_TKEEP(3 downto 0),
      result_TREADY => result_TREADY
    );
regslice_both_result_V_last_V_U: entity work.\main_array_mult_0_0_array_mult_regslice_both__parameterized1_8\
     port map (
      SS(0) => ap_rst_n_inv,
      ack_in_t_reg_0 => regslice_both_result_V_last_V_U_n_2,
      ap_clk => ap_clk,
      data_p2 => data_p2_3,
      \data_p2_reg[0]_0\ => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_31,
      grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      mult_acc_last_reg_794 => mult_acc_last_reg_794,
      result_TLAST(0) => result_TLAST(0),
      result_TREADY => result_TREADY,
      result_TVALID2 => result_TVALID2
    );
regslice_both_result_V_strb_V_U: entity work.\main_array_mult_0_0_array_mult_regslice_both__parameterized0_9\
     port map (
      D(3 downto 0) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TSTRB(3 downto 0),
      E(0) => load_p2,
      Q(1 downto 0) => \state__0_5\(1 downto 0),
      SS(0) => ap_rst_n_inv,
      ack_in_t_reg_0 => regslice_both_result_V_strb_V_U_n_2,
      ap_clk => ap_clk,
      \data_p1_reg[3]_0\(3) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_10,
      \data_p1_reg[3]_0\(2) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_11,
      \data_p1_reg[3]_0\(1) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_12,
      \data_p1_reg[3]_0\(0) => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_n_13,
      \data_p2_reg[3]_0\(3 downto 0) => data_p2_4(3 downto 0),
      grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID => grp_array_mult_Pipeline_ROWS_LOOP_fu_400_result_TVALID,
      result_TREADY => result_TREADY,
      result_TSTRB(3 downto 0) => result_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_array_mult_0_0 is
  port (
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_DATA_IN_B_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_DATA_IN_B_ARREADY : out STD_LOGIC;
    s_axi_DATA_IN_B_ARVALID : in STD_LOGIC;
    s_axi_DATA_IN_B_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_DATA_IN_B_AWREADY : out STD_LOGIC;
    s_axi_DATA_IN_B_AWVALID : in STD_LOGIC;
    s_axi_DATA_IN_B_BREADY : in STD_LOGIC;
    s_axi_DATA_IN_B_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_DATA_IN_B_BVALID : out STD_LOGIC;
    s_axi_DATA_IN_B_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_DATA_IN_B_RREADY : in STD_LOGIC;
    s_axi_DATA_IN_B_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_DATA_IN_B_RVALID : out STD_LOGIC;
    s_axi_DATA_IN_B_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_DATA_IN_B_WREADY : out STD_LOGIC;
    s_axi_DATA_IN_B_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_DATA_IN_B_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    in_a_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_a_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_a_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_a_TREADY : out STD_LOGIC;
    in_a_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_a_TVALID : in STD_LOGIC;
    result_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    result_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    result_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    result_TREADY : in STD_LOGIC;
    result_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    result_TVALID : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of main_array_mult_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of main_array_mult_0_0 : entity is "main_array_mult_0_0,array_mult,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of main_array_mult_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of main_array_mult_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of main_array_mult_0_0 : entity is "array_mult,Vivado 2024.1";
  attribute hls_module : string;
  attribute hls_module of main_array_mult_0_0 : entity is "yes";
end main_array_mult_0_0;

architecture STRUCTURE of main_array_mult_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_DATA_IN_B_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_DATA_IN_B_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 4;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_IN_B_ADDR_WIDTH : integer;
  attribute C_S_AXI_DATA_IN_B_ADDR_WIDTH of inst : label is 8;
  attribute C_S_AXI_DATA_IN_B_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_IN_B_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_DATA_IN_B_WSTRB_WIDTH : integer;
  attribute C_S_AXI_DATA_IN_B_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "31'b0000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "31'b0000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "31'b0000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "31'b0000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "31'b0000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "31'b0000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "31'b0000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "31'b0000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "31'b0000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "31'b0000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "31'b0000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "31'b0000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "31'b0000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "31'b0000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "31'b0000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "31'b0000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "31'b0000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "31'b0000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "31'b0000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "31'b0000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "31'b0001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "31'b0010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "31'b0000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "31'b0100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "31'b1000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "31'b0000000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "31'b0000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "31'b0000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "31'b0000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "31'b0000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "31'b0000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axi_DATA_IN_B:in_a:result, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN main_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_a_TREADY : signal is "xilinx.com:interface:axis:1.0 in_a TREADY";
  attribute X_INTERFACE_INFO of in_a_TVALID : signal is "xilinx.com:interface:axis:1.0 in_a TVALID";
  attribute X_INTERFACE_PARAMETER of in_a_TVALID : signal is "XIL_INTERFACENAME in_a, TUSER_WIDTH 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN main_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of result_TREADY : signal is "xilinx.com:interface:axis:1.0 result TREADY";
  attribute X_INTERFACE_INFO of result_TVALID : signal is "xilinx.com:interface:axis:1.0 result TVALID";
  attribute X_INTERFACE_PARAMETER of result_TVALID : signal is "XIL_INTERFACENAME result, TUSER_WIDTH 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN main_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_WVALID : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN main_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B ARREADY";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B ARVALID";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B AWREADY";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B AWVALID";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B BREADY";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B BVALID";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B RREADY";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B RVALID";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B WREADY";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B WVALID";
  attribute X_INTERFACE_PARAMETER of s_axi_DATA_IN_B_WVALID : signal is "XIL_INTERFACENAME s_axi_DATA_IN_B, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN main_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_a_TDATA : signal is "xilinx.com:interface:axis:1.0 in_a TDATA";
  attribute X_INTERFACE_INFO of in_a_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_a TKEEP";
  attribute X_INTERFACE_INFO of in_a_TLAST : signal is "xilinx.com:interface:axis:1.0 in_a TLAST";
  attribute X_INTERFACE_INFO of in_a_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_a TSTRB";
  attribute X_INTERFACE_INFO of result_TDATA : signal is "xilinx.com:interface:axis:1.0 result TDATA";
  attribute X_INTERFACE_INFO of result_TKEEP : signal is "xilinx.com:interface:axis:1.0 result TKEEP";
  attribute X_INTERFACE_INFO of result_TLAST : signal is "xilinx.com:interface:axis:1.0 result TLAST";
  attribute X_INTERFACE_INFO of result_TSTRB : signal is "xilinx.com:interface:axis:1.0 result TSTRB";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B ARADDR";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B AWADDR";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B BRESP";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B RDATA";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B RRESP";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B WDATA";
  attribute X_INTERFACE_INFO of s_axi_DATA_IN_B_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B WSTRB";
begin
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15) <= \<const0>\;
  s_axi_CTRL_RDATA(14) <= \<const0>\;
  s_axi_CTRL_RDATA(13) <= \<const0>\;
  s_axi_CTRL_RDATA(12) <= \<const0>\;
  s_axi_CTRL_RDATA(11) <= \<const0>\;
  s_axi_CTRL_RDATA(10) <= \<const0>\;
  s_axi_CTRL_RDATA(9) <= \^s_axi_ctrl_rdata\(9);
  s_axi_CTRL_RDATA(8) <= \<const0>\;
  s_axi_CTRL_RDATA(7) <= \^s_axi_ctrl_rdata\(7);
  s_axi_CTRL_RDATA(6) <= \<const0>\;
  s_axi_CTRL_RDATA(5) <= \<const0>\;
  s_axi_CTRL_RDATA(4) <= \<const0>\;
  s_axi_CTRL_RDATA(3 downto 0) <= \^s_axi_ctrl_rdata\(3 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
  s_axi_DATA_IN_B_BRESP(1) <= \<const0>\;
  s_axi_DATA_IN_B_BRESP(0) <= \<const0>\;
  s_axi_DATA_IN_B_RRESP(1) <= \<const0>\;
  s_axi_DATA_IN_B_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.main_array_mult_0_0_array_mult
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_a_TDATA(31 downto 0) => in_a_TDATA(31 downto 0),
      in_a_TKEEP(3 downto 0) => in_a_TKEEP(3 downto 0),
      in_a_TLAST(0) => in_a_TLAST(0),
      in_a_TREADY => in_a_TREADY,
      in_a_TSTRB(3 downto 0) => in_a_TSTRB(3 downto 0),
      in_a_TVALID => in_a_TVALID,
      interrupt => interrupt,
      result_TDATA(31 downto 0) => result_TDATA(31 downto 0),
      result_TKEEP(3 downto 0) => result_TKEEP(3 downto 0),
      result_TLAST(0) => result_TLAST(0),
      result_TREADY => result_TREADY,
      result_TSTRB(3 downto 0) => result_TSTRB(3 downto 0),
      result_TVALID => result_TVALID,
      s_axi_CTRL_ARADDR(3 downto 0) => s_axi_CTRL_ARADDR(3 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(3 downto 2) => s_axi_CTRL_AWADDR(3 downto 2),
      s_axi_CTRL_AWADDR(1 downto 0) => B"00",
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 10) => NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED(31 downto 10),
      s_axi_CTRL_RDATA(9) => \^s_axi_ctrl_rdata\(9),
      s_axi_CTRL_RDATA(8) => NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED(8),
      s_axi_CTRL_RDATA(7) => \^s_axi_ctrl_rdata\(7),
      s_axi_CTRL_RDATA(6 downto 4) => NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED(6 downto 4),
      s_axi_CTRL_RDATA(3 downto 0) => \^s_axi_ctrl_rdata\(3 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 8) => B"000000000000000000000000",
      s_axi_CTRL_WDATA(7) => s_axi_CTRL_WDATA(7),
      s_axi_CTRL_WDATA(6 downto 2) => B"00000",
      s_axi_CTRL_WDATA(1 downto 0) => s_axi_CTRL_WDATA(1 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 1) => B"000",
      s_axi_CTRL_WSTRB(0) => s_axi_CTRL_WSTRB(0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axi_DATA_IN_B_ARADDR(7 downto 2) => s_axi_DATA_IN_B_ARADDR(7 downto 2),
      s_axi_DATA_IN_B_ARADDR(1 downto 0) => B"00",
      s_axi_DATA_IN_B_ARREADY => s_axi_DATA_IN_B_ARREADY,
      s_axi_DATA_IN_B_ARVALID => s_axi_DATA_IN_B_ARVALID,
      s_axi_DATA_IN_B_AWADDR(7 downto 2) => s_axi_DATA_IN_B_AWADDR(7 downto 2),
      s_axi_DATA_IN_B_AWADDR(1 downto 0) => B"00",
      s_axi_DATA_IN_B_AWREADY => s_axi_DATA_IN_B_AWREADY,
      s_axi_DATA_IN_B_AWVALID => s_axi_DATA_IN_B_AWVALID,
      s_axi_DATA_IN_B_BREADY => s_axi_DATA_IN_B_BREADY,
      s_axi_DATA_IN_B_BRESP(1 downto 0) => NLW_inst_s_axi_DATA_IN_B_BRESP_UNCONNECTED(1 downto 0),
      s_axi_DATA_IN_B_BVALID => s_axi_DATA_IN_B_BVALID,
      s_axi_DATA_IN_B_RDATA(31 downto 0) => s_axi_DATA_IN_B_RDATA(31 downto 0),
      s_axi_DATA_IN_B_RREADY => s_axi_DATA_IN_B_RREADY,
      s_axi_DATA_IN_B_RRESP(1 downto 0) => NLW_inst_s_axi_DATA_IN_B_RRESP_UNCONNECTED(1 downto 0),
      s_axi_DATA_IN_B_RVALID => s_axi_DATA_IN_B_RVALID,
      s_axi_DATA_IN_B_WDATA(31 downto 0) => s_axi_DATA_IN_B_WDATA(31 downto 0),
      s_axi_DATA_IN_B_WREADY => s_axi_DATA_IN_B_WREADY,
      s_axi_DATA_IN_B_WSTRB(3 downto 0) => s_axi_DATA_IN_B_WSTRB(3 downto 0),
      s_axi_DATA_IN_B_WVALID => s_axi_DATA_IN_B_WVALID
    );
end STRUCTURE;
