$comment
	File created using the following command:
		vcd file proc.msim.vcd -direction
$end
$date
	Sat May 26 20:23:07 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module proc_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 16 " DIN [15:0] $end
$var reg 1 # Reset $end
$var reg 1 $ Run $end
$var wire 1 % BusWires [15] $end
$var wire 1 & BusWires [14] $end
$var wire 1 ' BusWires [13] $end
$var wire 1 ( BusWires [12] $end
$var wire 1 ) BusWires [11] $end
$var wire 1 * BusWires [10] $end
$var wire 1 + BusWires [9] $end
$var wire 1 , BusWires [8] $end
$var wire 1 - BusWires [7] $end
$var wire 1 . BusWires [6] $end
$var wire 1 / BusWires [5] $end
$var wire 1 0 BusWires [4] $end
$var wire 1 1 BusWires [3] $end
$var wire 1 2 BusWires [2] $end
$var wire 1 3 BusWires [1] $end
$var wire 1 4 BusWires [0] $end
$var wire 1 5 Done $end
$var wire 1 6 sampler $end
$scope module i1 $end
$var wire 1 7 gnd $end
$var wire 1 8 vcc $end
$var wire 1 9 unknown $end
$var tri1 1 : devclrn $end
$var tri1 1 ; devpor $end
$var tri1 1 < devoe $end
$var wire 1 = reg_G|Q[0]~18_combout $end
$var wire 1 > reg_G|Q[2]~22_combout $end
$var wire 1 ? reg_G|Q[4]~26_combout $end
$var wire 1 @ reg_G|Q[6]~30_combout $end
$var wire 1 A reg_G|Q[8]~34_combout $end
$var wire 1 B reg_G|Q[10]~38_combout $end
$var wire 1 C reg_G|Q[12]~42_combout $end
$var wire 1 D reg_G|Q[14]~46_combout $end
$var wire 1 E Mux34~0_combout $end
$var wire 1 F Mux33~1_combout $end
$var wire 1 G Equal0~0_combout $end
$var wire 1 H Mux29~3_combout $end
$var wire 1 I Mux30~0_combout $end
$var wire 1 J Mux19~0_combout $end
$var wire 1 K Add0|auto_generated|_~14_combout $end
$var wire 1 L Add0|auto_generated|_~15_combout $end
$var wire 1 M Add0|auto_generated|_~16_combout $end
$var wire 1 N Add0|auto_generated|_~17_combout $end
$var wire 1 O Add0|auto_generated|_~18_combout $end
$var wire 1 P Add0|auto_generated|_~19_combout $end
$var wire 1 Q Add0|auto_generated|_~20_combout $end
$var wire 1 R Add0|auto_generated|_~21_combout $end
$var wire 1 S Add0|auto_generated|_~22_combout $end
$var wire 1 T Add0|auto_generated|_~23_combout $end
$var wire 1 U Add0|auto_generated|_~24_combout $end
$var wire 1 V Add0|auto_generated|_~25_combout $end
$var wire 1 W Add0|auto_generated|_~26_combout $end
$var wire 1 X Add0|auto_generated|_~27_combout $end
$var wire 1 Y Add0|auto_generated|_~28_combout $end
$var wire 1 Z Add0|auto_generated|_~29_combout $end
$var wire 1 [ BusWires~3_combout $end
$var wire 1 \ BusWires~113_combout $end
$var wire 1 ] Clock~input_o $end
$var wire 1 ^ Done~output_o $end
$var wire 1 _ BusWires[0]~output_o $end
$var wire 1 ` BusWires[1]~output_o $end
$var wire 1 a BusWires[2]~output_o $end
$var wire 1 b BusWires[3]~output_o $end
$var wire 1 c BusWires[4]~output_o $end
$var wire 1 d BusWires[5]~output_o $end
$var wire 1 e BusWires[6]~output_o $end
$var wire 1 f BusWires[7]~output_o $end
$var wire 1 g BusWires[8]~output_o $end
$var wire 1 h BusWires[9]~output_o $end
$var wire 1 i BusWires[10]~output_o $end
$var wire 1 j BusWires[11]~output_o $end
$var wire 1 k BusWires[12]~output_o $end
$var wire 1 l BusWires[13]~output_o $end
$var wire 1 m BusWires[14]~output_o $end
$var wire 1 n BusWires[15]~output_o $end
$var wire 1 o Tstep|Count~1_combout $end
$var wire 1 p Clear~0_combout $end
$var wire 1 q Run~input_o $end
$var wire 1 r Reset~input_o $end
$var wire 1 s Clear~combout $end
$var wire 1 t Tstep|Count~0_combout $end
$var wire 1 u DIN[14]~input_o $end
$var wire 1 v DIN[15]~input_o $end
$var wire 1 w Mux37~0_combout $end
$var wire 1 x DIN[11]~input_o $end
$var wire 1 y DIN[10]~input_o $end
$var wire 1 z DIN[12]~input_o $end
$var wire 1 { Mux23~0_combout $end
$var wire 1 | Mux38~0_combout $end
$var wire 1 } Equal0~1_combout $end
$var wire 1 ~ Mux29~2_combout $end
$var wire 1 !! Mux29~4_combout $end
$var wire 1 "! Mux29~5_combout $end
$var wire 1 #! Equal3~0_combout $end
$var wire 1 $! Mux30~1_combout $end
$var wire 1 %! DIN[8]~input_o $end
$var wire 1 &! Mux29~0_combout $end
$var wire 1 '! Mux29~1_combout $end
$var wire 1 (! Mux36~0_combout $end
$var wire 1 )! DIN[9]~input_o $end
$var wire 1 *! Mux32~0_combout $end
$var wire 1 +! BusWires~9_combout $end
$var wire 1 ,! Mux31~0_combout $end
$var wire 1 -! Mux31~1_combout $end
$var wire 1 .! Equal1~0_combout $end
$var wire 1 /! BusWires~10_combout $end
$var wire 1 0! Mux22~0_combout $end
$var wire 1 1! Equal0~2_combout $end
$var wire 1 2! Equal0~3_combout $end
$var wire 1 3! BusWires~11_combout $end
$var wire 1 4! Equal3~1_combout $end
$var wire 1 5! Mux33~0_combout $end
$var wire 1 6! Mux33~2_combout $end
$var wire 1 7! Mux24~2_combout $end
$var wire 1 8! Mux36~1_combout $end
$var wire 1 9! DIN[7]~input_o $end
$var wire 1 :! Mux35~0_combout $end
$var wire 1 ;! Mux35~1_combout $end
$var wire 1 <! Equal4~0_combout $end
$var wire 1 =! Mux34~1_combout $end
$var wire 1 >! Equal6~0_combout $end
$var wire 1 ?! BusWires~12_combout $end
$var wire 1 @! BusWires~13_combout $end
$var wire 1 A! BusWires~14_combout $end
$var wire 1 B! Mux25~0_combout $end
$var wire 1 C! Equal6~1_combout $end
$var wire 1 D! BusWires~15_combout $end
$var wire 1 E! Mux28~2_combout $end
$var wire 1 F! BusWires~16_combout $end
$var wire 1 G! DIN[0]~input_o $end
$var wire 1 H! BusWires~17_combout $end
$var wire 1 I! Mux27~0_combout $end
$var wire 1 J! BusWires~18_combout $end
$var wire 1 K! BusWires~19_combout $end
$var wire 1 L! Mux24~3_combout $end
$var wire 1 M! BusWires~20_combout $end
$var wire 1 N! BusWires~21_combout $end
$var wire 1 O! Mux21~0_combout $end
$var wire 1 P! BusWires~22_combout $end
$var wire 1 Q! Mux26~0_combout $end
$var wire 1 R! Mux41~0_combout $end
$var wire 1 S! reg_G|Q[0]~17_cout $end
$var wire 1 T! reg_G|Q[0]~19 $end
$var wire 1 U! reg_G|Q[1]~20_combout $end
$var wire 1 V! DIN[1]~input_o $end
$var wire 1 W! BusWires~23_combout $end
$var wire 1 X! BusWires~24_combout $end
$var wire 1 Y! BusWires~25_combout $end
$var wire 1 Z! BusWires~26_combout $end
$var wire 1 [! BusWires~27_combout $end
$var wire 1 \! BusWires~28_combout $end
$var wire 1 ]! DIN[2]~input_o $end
$var wire 1 ^! BusWires~29_combout $end
$var wire 1 _! BusWires~30_combout $end
$var wire 1 `! BusWires~31_combout $end
$var wire 1 a! BusWires~32_combout $end
$var wire 1 b! BusWires~33_combout $end
$var wire 1 c! BusWires~34_combout $end
$var wire 1 d! reg_G|Q[1]~21 $end
$var wire 1 e! reg_G|Q[2]~23 $end
$var wire 1 f! reg_G|Q[3]~24_combout $end
$var wire 1 g! DIN[3]~input_o $end
$var wire 1 h! BusWires~35_combout $end
$var wire 1 i! BusWires~36_combout $end
$var wire 1 j! BusWires~37_combout $end
$var wire 1 k! BusWires~38_combout $end
$var wire 1 l! BusWires~39_combout $end
$var wire 1 m! BusWires~40_combout $end
$var wire 1 n! DIN[4]~input_o $end
$var wire 1 o! BusWires~41_combout $end
$var wire 1 p! BusWires~42_combout $end
$var wire 1 q! BusWires~43_combout $end
$var wire 1 r! BusWires~44_combout $end
$var wire 1 s! BusWires~45_combout $end
$var wire 1 t! BusWires~46_combout $end
$var wire 1 u! reg_G|Q[3]~25 $end
$var wire 1 v! reg_G|Q[4]~27 $end
$var wire 1 w! reg_G|Q[5]~28_combout $end
$var wire 1 x! DIN[5]~input_o $end
$var wire 1 y! BusWires~47_combout $end
$var wire 1 z! BusWires~48_combout $end
$var wire 1 {! BusWires~49_combout $end
$var wire 1 |! BusWires~50_combout $end
$var wire 1 }! BusWires~51_combout $end
$var wire 1 ~! BusWires~52_combout $end
$var wire 1 !" DIN[6]~input_o $end
$var wire 1 "" BusWires~53_combout $end
$var wire 1 #" BusWires~54_combout $end
$var wire 1 $" BusWires~55_combout $end
$var wire 1 %" BusWires~56_combout $end
$var wire 1 &" BusWires~57_combout $end
$var wire 1 '" BusWires~58_combout $end
$var wire 1 (" reg_G|Q[5]~29 $end
$var wire 1 )" reg_G|Q[6]~31 $end
$var wire 1 *" reg_G|Q[7]~32_combout $end
$var wire 1 +" BusWires~59_combout $end
$var wire 1 ," BusWires~60_combout $end
$var wire 1 -" BusWires~61_combout $end
$var wire 1 ." BusWires~62_combout $end
$var wire 1 /" BusWires~63_combout $end
$var wire 1 0" BusWires~64_combout $end
$var wire 1 1" BusWires~65_combout $end
$var wire 1 2" BusWires~66_combout $end
$var wire 1 3" BusWires~67_combout $end
$var wire 1 4" BusWires~68_combout $end
$var wire 1 5" BusWires~69_combout $end
$var wire 1 6" BusWires~70_combout $end
$var wire 1 7" reg_G|Q[7]~33 $end
$var wire 1 8" reg_G|Q[8]~35 $end
$var wire 1 9" reg_G|Q[9]~36_combout $end
$var wire 1 :" BusWires~71_combout $end
$var wire 1 ;" BusWires~72_combout $end
$var wire 1 <" BusWires~73_combout $end
$var wire 1 =" BusWires~74_combout $end
$var wire 1 >" BusWires~75_combout $end
$var wire 1 ?" BusWires~76_combout $end
$var wire 1 @" BusWires~77_combout $end
$var wire 1 A" BusWires~78_combout $end
$var wire 1 B" BusWires~79_combout $end
$var wire 1 C" BusWires~80_combout $end
$var wire 1 D" BusWires~81_combout $end
$var wire 1 E" BusWires~82_combout $end
$var wire 1 F" reg_G|Q[9]~37 $end
$var wire 1 G" reg_G|Q[10]~39 $end
$var wire 1 H" reg_G|Q[11]~40_combout $end
$var wire 1 I" BusWires~83_combout $end
$var wire 1 J" BusWires~84_combout $end
$var wire 1 K" BusWires~85_combout $end
$var wire 1 L" BusWires~86_combout $end
$var wire 1 M" BusWires~87_combout $end
$var wire 1 N" BusWires~88_combout $end
$var wire 1 O" BusWires~89_combout $end
$var wire 1 P" BusWires~90_combout $end
$var wire 1 Q" BusWires~91_combout $end
$var wire 1 R" BusWires~92_combout $end
$var wire 1 S" BusWires~93_combout $end
$var wire 1 T" BusWires~94_combout $end
$var wire 1 U" reg_G|Q[11]~41 $end
$var wire 1 V" reg_G|Q[12]~43 $end
$var wire 1 W" reg_G|Q[13]~44_combout $end
$var wire 1 X" DIN[13]~input_o $end
$var wire 1 Y" BusWires~95_combout $end
$var wire 1 Z" BusWires~96_combout $end
$var wire 1 [" BusWires~97_combout $end
$var wire 1 \" BusWires~98_combout $end
$var wire 1 ]" BusWires~99_combout $end
$var wire 1 ^" BusWires~100_combout $end
$var wire 1 _" BusWires~101_combout $end
$var wire 1 `" BusWires~102_combout $end
$var wire 1 a" BusWires~103_combout $end
$var wire 1 b" BusWires~104_combout $end
$var wire 1 c" BusWires~105_combout $end
$var wire 1 d" BusWires~106_combout $end
$var wire 1 e" reg_G|Q[13]~45 $end
$var wire 1 f" reg_G|Q[14]~47 $end
$var wire 1 g" reg_G|Q[15]~48_combout $end
$var wire 1 h" BusWires~107_combout $end
$var wire 1 i" BusWires~108_combout $end
$var wire 1 j" BusWires~109_combout $end
$var wire 1 k" BusWires~110_combout $end
$var wire 1 l" BusWires~111_combout $end
$var wire 1 m" BusWires~112_combout $end
$var wire 1 n" reg_1|Q [15] $end
$var wire 1 o" reg_1|Q [14] $end
$var wire 1 p" reg_1|Q [13] $end
$var wire 1 q" reg_1|Q [12] $end
$var wire 1 r" reg_1|Q [11] $end
$var wire 1 s" reg_1|Q [10] $end
$var wire 1 t" reg_1|Q [9] $end
$var wire 1 u" reg_1|Q [8] $end
$var wire 1 v" reg_1|Q [7] $end
$var wire 1 w" reg_1|Q [6] $end
$var wire 1 x" reg_1|Q [5] $end
$var wire 1 y" reg_1|Q [4] $end
$var wire 1 z" reg_1|Q [3] $end
$var wire 1 {" reg_1|Q [2] $end
$var wire 1 |" reg_1|Q [1] $end
$var wire 1 }" reg_1|Q [0] $end
$var wire 1 ~" reg_2|Q [15] $end
$var wire 1 !# reg_2|Q [14] $end
$var wire 1 "# reg_2|Q [13] $end
$var wire 1 ## reg_2|Q [12] $end
$var wire 1 $# reg_2|Q [11] $end
$var wire 1 %# reg_2|Q [10] $end
$var wire 1 &# reg_2|Q [9] $end
$var wire 1 '# reg_2|Q [8] $end
$var wire 1 (# reg_2|Q [7] $end
$var wire 1 )# reg_2|Q [6] $end
$var wire 1 *# reg_2|Q [5] $end
$var wire 1 +# reg_2|Q [4] $end
$var wire 1 ,# reg_2|Q [3] $end
$var wire 1 -# reg_2|Q [2] $end
$var wire 1 .# reg_2|Q [1] $end
$var wire 1 /# reg_2|Q [0] $end
$var wire 1 0# reg_3|Q [15] $end
$var wire 1 1# reg_3|Q [14] $end
$var wire 1 2# reg_3|Q [13] $end
$var wire 1 3# reg_3|Q [12] $end
$var wire 1 4# reg_3|Q [11] $end
$var wire 1 5# reg_3|Q [10] $end
$var wire 1 6# reg_3|Q [9] $end
$var wire 1 7# reg_3|Q [8] $end
$var wire 1 8# reg_3|Q [7] $end
$var wire 1 9# reg_3|Q [6] $end
$var wire 1 :# reg_3|Q [5] $end
$var wire 1 ;# reg_3|Q [4] $end
$var wire 1 <# reg_3|Q [3] $end
$var wire 1 =# reg_3|Q [2] $end
$var wire 1 ># reg_3|Q [1] $end
$var wire 1 ?# reg_3|Q [0] $end
$var wire 1 @# reg_4|Q [15] $end
$var wire 1 A# reg_4|Q [14] $end
$var wire 1 B# reg_4|Q [13] $end
$var wire 1 C# reg_4|Q [12] $end
$var wire 1 D# reg_4|Q [11] $end
$var wire 1 E# reg_4|Q [10] $end
$var wire 1 F# reg_4|Q [9] $end
$var wire 1 G# reg_4|Q [8] $end
$var wire 1 H# reg_4|Q [7] $end
$var wire 1 I# reg_4|Q [6] $end
$var wire 1 J# reg_4|Q [5] $end
$var wire 1 K# reg_4|Q [4] $end
$var wire 1 L# reg_4|Q [3] $end
$var wire 1 M# reg_4|Q [2] $end
$var wire 1 N# reg_4|Q [1] $end
$var wire 1 O# reg_4|Q [0] $end
$var wire 1 P# reg_5|Q [15] $end
$var wire 1 Q# reg_5|Q [14] $end
$var wire 1 R# reg_5|Q [13] $end
$var wire 1 S# reg_5|Q [12] $end
$var wire 1 T# reg_5|Q [11] $end
$var wire 1 U# reg_5|Q [10] $end
$var wire 1 V# reg_5|Q [9] $end
$var wire 1 W# reg_5|Q [8] $end
$var wire 1 X# reg_5|Q [7] $end
$var wire 1 Y# reg_5|Q [6] $end
$var wire 1 Z# reg_5|Q [5] $end
$var wire 1 [# reg_5|Q [4] $end
$var wire 1 \# reg_5|Q [3] $end
$var wire 1 ]# reg_5|Q [2] $end
$var wire 1 ^# reg_5|Q [1] $end
$var wire 1 _# reg_5|Q [0] $end
$var wire 1 `# reg_6|Q [15] $end
$var wire 1 a# reg_6|Q [14] $end
$var wire 1 b# reg_6|Q [13] $end
$var wire 1 c# reg_6|Q [12] $end
$var wire 1 d# reg_6|Q [11] $end
$var wire 1 e# reg_6|Q [10] $end
$var wire 1 f# reg_6|Q [9] $end
$var wire 1 g# reg_6|Q [8] $end
$var wire 1 h# reg_6|Q [7] $end
$var wire 1 i# reg_6|Q [6] $end
$var wire 1 j# reg_6|Q [5] $end
$var wire 1 k# reg_6|Q [4] $end
$var wire 1 l# reg_6|Q [3] $end
$var wire 1 m# reg_6|Q [2] $end
$var wire 1 n# reg_6|Q [1] $end
$var wire 1 o# reg_6|Q [0] $end
$var wire 1 p# reg_7|Q [15] $end
$var wire 1 q# reg_7|Q [14] $end
$var wire 1 r# reg_7|Q [13] $end
$var wire 1 s# reg_7|Q [12] $end
$var wire 1 t# reg_7|Q [11] $end
$var wire 1 u# reg_7|Q [10] $end
$var wire 1 v# reg_7|Q [9] $end
$var wire 1 w# reg_7|Q [8] $end
$var wire 1 x# reg_7|Q [7] $end
$var wire 1 y# reg_7|Q [6] $end
$var wire 1 z# reg_7|Q [5] $end
$var wire 1 {# reg_7|Q [4] $end
$var wire 1 |# reg_7|Q [3] $end
$var wire 1 }# reg_7|Q [2] $end
$var wire 1 ~# reg_7|Q [1] $end
$var wire 1 !$ reg_7|Q [0] $end
$var wire 1 "$ reg_A|Q [15] $end
$var wire 1 #$ reg_A|Q [14] $end
$var wire 1 $$ reg_A|Q [13] $end
$var wire 1 %$ reg_A|Q [12] $end
$var wire 1 &$ reg_A|Q [11] $end
$var wire 1 '$ reg_A|Q [10] $end
$var wire 1 ($ reg_A|Q [9] $end
$var wire 1 )$ reg_A|Q [8] $end
$var wire 1 *$ reg_A|Q [7] $end
$var wire 1 +$ reg_A|Q [6] $end
$var wire 1 ,$ reg_A|Q [5] $end
$var wire 1 -$ reg_A|Q [4] $end
$var wire 1 .$ reg_A|Q [3] $end
$var wire 1 /$ reg_A|Q [2] $end
$var wire 1 0$ reg_A|Q [1] $end
$var wire 1 1$ reg_A|Q [0] $end
$var wire 1 2$ reg_G|Q [15] $end
$var wire 1 3$ reg_G|Q [14] $end
$var wire 1 4$ reg_G|Q [13] $end
$var wire 1 5$ reg_G|Q [12] $end
$var wire 1 6$ reg_G|Q [11] $end
$var wire 1 7$ reg_G|Q [10] $end
$var wire 1 8$ reg_G|Q [9] $end
$var wire 1 9$ reg_G|Q [8] $end
$var wire 1 :$ reg_G|Q [7] $end
$var wire 1 ;$ reg_G|Q [6] $end
$var wire 1 <$ reg_G|Q [5] $end
$var wire 1 =$ reg_G|Q [4] $end
$var wire 1 >$ reg_G|Q [3] $end
$var wire 1 ?$ reg_G|Q [2] $end
$var wire 1 @$ reg_G|Q [1] $end
$var wire 1 A$ reg_G|Q [0] $end
$var wire 1 B$ Tstep|Count [1] $end
$var wire 1 C$ Tstep|Count [0] $end
$var wire 1 D$ reg_0|Q [15] $end
$var wire 1 E$ reg_0|Q [14] $end
$var wire 1 F$ reg_0|Q [13] $end
$var wire 1 G$ reg_0|Q [12] $end
$var wire 1 H$ reg_0|Q [11] $end
$var wire 1 I$ reg_0|Q [10] $end
$var wire 1 J$ reg_0|Q [9] $end
$var wire 1 K$ reg_0|Q [8] $end
$var wire 1 L$ reg_0|Q [7] $end
$var wire 1 M$ reg_0|Q [6] $end
$var wire 1 N$ reg_0|Q [5] $end
$var wire 1 O$ reg_0|Q [4] $end
$var wire 1 P$ reg_0|Q [3] $end
$var wire 1 Q$ reg_0|Q [2] $end
$var wire 1 R$ reg_0|Q [1] $end
$var wire 1 S$ reg_0|Q [0] $end
$var wire 1 T$ reg_IR|Q [8] $end
$var wire 1 U$ reg_IR|Q [7] $end
$var wire 1 V$ reg_IR|Q [6] $end
$var wire 1 W$ reg_IR|Q [5] $end
$var wire 1 X$ reg_IR|Q [4] $end
$var wire 1 Y$ reg_IR|Q [3] $end
$var wire 1 Z$ reg_IR|Q [2] $end
$var wire 1 [$ reg_IR|Q [1] $end
$var wire 1 \$ reg_IR|Q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
0$
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
1T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
1v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
1)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
18"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
1G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
1V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
1f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
0C$
0B$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
05
x6
07
18
x9
1:
1;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
1G
0H
0I
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
1p
0q
0r
1s
0t
0u
0v
0w
0x
0y
0z
0{
0|
1}
0~
0!!
0"!
1#!
0$!
0%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
11!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
1>!
$end
#500000
