# Bus structures in Verilog


---

created: 14/12/2020
modified: 14/12/2020
