# 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:26:14 on Apr 15,2024
# vlog -sv -timescale 1ps/1ps -work work -f sources.txt 
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling module instr_register_test
# ** Note: ../../lab2/lab01_testbench-interface/instr_register_test.sv(125): (vlog-13177) Promoting concatenation '{opcode,operand_a,operand_b,...}' to an assignment pattern:  Unsized literal found.
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 07:26:14 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -quiet -nocoverage "+notimingchecks" "+nowarnTSCALE" -sva top -GCASE_NAME=INC_RAND -GWRITE_ORDER=0 -GWRITE_NR=20 -GREAD_ORDER=1 -GREAD_NR=20 
# Start time: 07:26:14 on Apr 15,2024
# 
# ************************************************************
# ***  THIS IS A SELF-CHECKING TESTBENCH. YOU DON'T        ***
# ***    NEED TO VISUALLY VERIFY THE OUTPUT VALUES         ***
# *** TO MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION ***
# ************************************************************
# 
# 
# Reseting the instruction register...
# 
# Writing values to register stack...
# 
# Reading back the same register locations written...
# 
# You have 21 tests and only 20 values!
# 
# *************************************************************
# ***  THIS IS NOW A SELF-CHECKING TESTBENCH. YOU NO        ***
# ***  LONGER NEED TO VISUALLY VERIFY THE OUTPUT VALUES     ***
# *** TO MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# *************************************************************
# 
# ** Note: $finish    : ../../lab2/lab01_testbench-interface/instr_register_test.sv(93)
#    Time: 456 ns  Iteration: 1  Instance: /top/test
# End time: 07:26:14 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
