static T_1 F_1 (\r\nT_2 V_1 ,\r\nT_3 V_2 ,\r\nT_3 V_3 ,\r\nT_4 V_4\r\n)\r\n{\r\nT_4 V_5 ;\r\nT_3 V_6 = 0 , V_7 ;\r\nT_3 V_8 , V_9 , V_10 = 0 ;\r\nstruct V_11 V_12 ;\r\nT_4 V_13 = 0 , V_14 = 0 , V_15 = 0 ;\r\nV_14 = V_16 ;\r\nV_1 -> V_11 . V_17 = 0 ;\r\nif ( ( V_1 -> V_18 == V_19 ) || ( V_1 -> V_18 == V_20 ) )\r\nV_6 = 2 ;\r\nelse\r\nV_6 = 1 ;\r\nF_2 ( V_1 , V_21 , V_22 , ( L_1 ) ) ;\r\nmemset ( & V_12 , 0 , sizeof( struct V_11 ) ) ;\r\nif ( V_2 )\r\nF_3 ( V_1 , V_23 , V_3 ) ;\r\nV_13 = V_16 ;\r\nwhile ( 1 ) {\r\nF_4 ( V_1 -> V_24 , V_25 , V_26 , 1 ) ;\r\nV_5 = F_5 ( V_1 -> V_24 , 0x8f8 , V_27 ) ;\r\nF_2 ( V_1 , V_21 , V_22 , ( L_2 , V_5 ) ) ;\r\nF_4 ( V_1 -> V_24 , V_25 , V_26 , 0 ) ;\r\nV_12 . V_28 [ V_29 ] = ( T_3 ) ( V_5 & 0xff ) ;\r\nV_12 . V_28 [ V_30 ] = ( T_3 ) ( ( V_5 & 0xff00 ) >> 8 ) ;\r\nF_2 ( V_1 , V_21 , V_22 , ( L_3 ,\r\nV_12 . V_28 [ V_29 ] , V_12 . V_28 [ V_29 ] , V_12 . V_28 [ V_30 ] , V_12 . V_28 [ V_30 ] ) ) ;\r\nfor ( V_7 = V_29 ; V_7 < V_6 ; V_7 ++ ) {\r\nV_12 . V_31 [ V_7 ] = ( V_32 ) V_12 . V_28 [ V_7 ] ;\r\nV_12 . V_31 [ V_7 ] /= 2 ;\r\n}\r\nF_2 ( V_1 , V_21 , V_22 , ( L_4 ,\r\nV_12 . V_31 [ V_29 ] , V_12 . V_31 [ V_30 ] ) ) ;\r\nfor ( V_7 = V_29 ; V_7 < V_6 ; V_7 ++ ) {\r\nif ( ( V_12 . V_33 [ V_7 ] < V_34 ) && ( V_12 . V_31 [ V_7 ] < V_35 && V_12 . V_31 [ V_7 ] >= V_36 ) ) {\r\nV_12 . V_33 [ V_7 ] ++ ;\r\nV_12 . V_37 [ V_7 ] += V_12 . V_31 [ V_7 ] ;\r\nF_2 ( V_1 , V_21 , V_22 , ( L_5 , V_7 , V_12 . V_31 [ V_7 ] ) ) ;\r\nF_2 ( V_1 , V_21 , V_22 , ( L_6 , V_12 . V_37 [ V_7 ] ) ) ;\r\nif ( V_12 . V_33 [ V_7 ] == V_34 ) {\r\nV_10 ++ ;\r\nF_2 ( V_1 , V_21 , V_22 , ( L_7 , V_7 , V_12 . V_37 [ V_7 ] ) ) ;\r\n}\r\n}\r\n}\r\nif ( ( V_10 == V_6 ) || ( F_6 ( V_16 - V_13 ) > V_4 ) ) {\r\nfor ( V_7 = V_29 ; V_7 < V_6 ; V_7 ++ ) {\r\nif ( V_12 . V_33 [ V_7 ] )\r\nV_12 . V_37 [ V_7 ] /= V_12 . V_33 [ V_7 ] ;\r\nelse\r\nV_12 . V_37 [ V_7 ] = 0 ;\r\n}\r\nbreak;\r\n}\r\n}\r\nV_8 = ( V_38 ) F_5 ( V_1 -> V_24 , V_39 , V_40 ) ;\r\nV_8 &= ~ V_41 ;\r\nF_2 ( V_1 , V_21 , V_22 , ( L_8 , V_39 , V_8 , V_8 ) ) ;\r\nV_1 -> V_11 . V_42 [ V_29 ] = - 110 + V_8 + V_12 . V_37 [ V_29 ] ;\r\nV_1 -> V_11 . V_17 += V_1 -> V_11 . V_42 [ V_29 ] ;\r\nif ( V_6 == 2 ) {\r\nV_9 = ( V_38 ) F_5 ( V_1 -> V_24 , V_43 , V_40 ) ;\r\nV_9 &= ~ V_41 ;\r\nF_2 ( V_1 , V_21 , V_22 , ( L_8 , V_43 , V_9 , V_9 ) ) ;\r\nV_1 -> V_11 . V_42 [ V_30 ] = - 110 + V_9 + V_12 . V_37 [ V_30 ] ;\r\nV_1 -> V_11 . V_17 += V_1 -> V_11 . V_42 [ V_30 ] ;\r\n}\r\nV_1 -> V_11 . V_17 /= V_6 ;\r\nF_2 (\r\nV_1 ,\r\nV_21 ,\r\nV_22 ,\r\n(\r\nL_9 ,\r\nV_1 -> V_11 . V_42 [ V_29 ] ,\r\nV_1 -> V_11 . V_42 [ V_30 ]\r\n)\r\n) ;\r\nif ( V_2 )\r\nF_3 ( V_1 , V_44 , V_3 ) ;\r\nV_15 = F_6 ( V_16 - V_14 ) ;\r\nF_2 ( V_1 , V_21 , V_22 , ( L_10 ) ) ;\r\nreturn V_1 -> V_11 . V_17 ;\r\n}\r\nT_1 F_7 ( void * V_45 , T_3 V_2 , T_3 V_3 , T_4 V_4 )\r\n{\r\nreturn F_1 ( V_45 , V_2 , V_3 , V_4 ) ;\r\n}
