INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.srcs/sources_1/ip/ctr_fft_0/ctr_ofdm.srcs/sources_1/new/ctr_ofdm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_fft
INFO: [VRFC 10-311] analyzing module extend_valid_4096
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.srcs/sources_1/ip/ctr_fft_0/sim/ctr_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.srcs/sources_1/new/fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft
INFO: [VRFC 10-2458] undeclared symbol m_axis_data_tvalid, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.srcs/sources_1/new/fft.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol o_imag_pucch_ofdm, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.srcs/sim_1/new/tb.v:19]
INFO: [VRFC 10-2458] undeclared symbol o_real_pucch_ofdm, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.srcs/sim_1/new/tb.v:19]
INFO: [VRFC 10-2458] undeclared symbol o_valid, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.srcs/sim_1/new/tb.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
