$date
	Tue May 31 01:42:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module pro_tb $end
$var wire 16 ! valC [15:0] $end
$var wire 4 " rB [3:0] $end
$var wire 4 # rA [3:0] $end
$var wire 4 $ ifun [3:0] $end
$var wire 4 % icode [3:0] $end
$var reg 9 & addr [8:0] $end
$var reg 1 ' clock $end
$var reg 32 ( wdata [31:0] $end
$var reg 1 ) working $end
$var reg 1 * wr $end
$scope module processor $end
$var wire 32 + F_read [31:0] $end
$var wire 9 , addr [8:0] $end
$var wire 1 ' clock $end
$var wire 32 - wdata [31:0] $end
$var wire 1 ) working $end
$var wire 1 * wr $end
$var wire 16 . valC [15:0] $end
$var wire 32 / rdata [31:0] $end
$var wire 1 0 rd $end
$var wire 4 1 rB [3:0] $end
$var wire 4 2 rA [3:0] $end
$var wire 4 3 ifun [3:0] $end
$var wire 4 4 icode [3:0] $end
$var wire 9 5 addr_w [8:0] $end
$var reg 9 6 PC [8:0] $end
$scope module ram $end
$var wire 9 7 addr [8:0] $end
$var wire 1 ' clock $end
$var wire 1 0 rd $end
$var wire 32 8 wdata [31:0] $end
$var wire 1 * wr $end
$var reg 32 9 rdata [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz 9
b0 8
b0 7
b0 6
b0 5
bz 4
bz 3
bz 2
bz 1
00
bz /
bz .
b0 -
b0 ,
bz +
0*
0)
b0 (
0'
b0 &
bz %
bz $
bz #
bz "
bz !
$end
#1000
1'
#2000
1*
b10000111100000000000000010000 (
b10000111100000000000000010000 -
b10000111100000000000000010000 8
0'
#3000
1'
#4000
b1 5
b1 7
b100000000000010000000000000000 (
b100000000000010000000000000000 -
b100000000000010000000000000000 8
b1 &
b1 ,
0'
#5000
1'
#6000
b10 5
b10 7
b100001001000110000000000000000 (
b100001001000110000000000000000 -
b100001001000110000000000000000 8
b10 &
b10 ,
0'
#7000
1'
#8000
b11 5
b11 7
b100010010001010000000000000000 (
b100010010001010000000000000000 -
b100010010001010000000000000000 8
b11 &
b11 ,
0'
#9000
1'
#10000
b100 5
b100 7
b100011011001110000000000000000 (
b100011011001110000000000000000 -
b100011011001110000000000000000 8
b100 &
b100 ,
0'
#11000
1'
#12000
10
b0 5
b0 7
1)
0*
b0 (
b0 -
b0 8
b0 &
b0 ,
0'
#13000
b1 %
b1 4
b0 $
b0 3
b1111 #
b1111 2
b0 "
b0 1
b10000 !
b10000 .
b1 5
b1 7
b10000111100000000000000010000 +
b10000111100000000000000010000 /
b10000111100000000000000010000 9
b1 6
1'
#14000
0'
#15000
b10 5
b10 7
b10 %
b10 4
b0 #
b0 2
b1 "
b1 1
b0 !
b0 .
b10 6
b100000000000010000000000000000 +
b100000000000010000000000000000 /
b100000000000010000000000000000 9
1'
#16000
0'
#17000
b1 $
b1 3
b10 #
b10 2
b11 "
b11 1
b11 5
b11 7
b100001001000110000000000000000 +
b100001001000110000000000000000 /
b100001001000110000000000000000 9
b11 6
1'
#18000
0'
#19000
b100 5
b100 7
b10 $
b10 3
b100 #
b100 2
b101 "
b101 1
b100 6
b100010010001010000000000000000 +
b100010010001010000000000000000 /
b100010010001010000000000000000 9
1'
#20000
0'
#21000
b11 $
b11 3
b110 #
b110 2
b111 "
b111 1
b101 5
b101 7
b100011011001110000000000000000 +
b100011011001110000000000000000 /
b100011011001110000000000000000 9
b101 6
1'
#22000
0'
#23000
b110 5
b110 7
bx %
bx 4
bx $
bx 3
bx #
bx 2
bx "
bx 1
bx !
bx .
b110 6
bx +
bx /
bx 9
1'
#24000
0'
#25000
b111 5
b111 7
b111 6
1'
#26000
0'
#27000
