#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Oct 31 11:36:36 2018
# Process ID: 11720
# Current directory: D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13160 D:\University\ENG631 - VHDL and FPGA\VHDL Source\ENG631_CW1_T16\ENG631_CW1_T16.xpr
# Log file: D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/vivado.log
# Journal file: D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 719.109 ; gain = 49.078
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MasterComponent
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 910.109 ; gain = 106.066
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] maxcount is not declared [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:104]
ERROR: [Synth 8-1031] genmaxcount is not declared [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:108]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 949.559 ; gain = 145.516
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MasterComponent
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 949.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:100]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:103]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compCounter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
WARNING: [Synth 8-3848] Net outDigit in module/entity MasterComponent does not have driver. [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:37]
WARNING: [Synth 8-3848] Net outSegmentSelector in module/entity MasterComponent does not have driver. [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MasterComponent' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
WARNING: [Synth 8-3331] design MasterComponent has unconnected port outDigit[7]
WARNING: [Synth 8-3331] design MasterComponent has unconnected port outDigit[6]
WARNING: [Synth 8-3331] design MasterComponent has unconnected port outDigit[5]
WARNING: [Synth 8-3331] design MasterComponent has unconnected port outDigit[4]
WARNING: [Synth 8-3331] design MasterComponent has unconnected port outDigit[3]
WARNING: [Synth 8-3331] design MasterComponent has unconnected port outDigit[2]
WARNING: [Synth 8-3331] design MasterComponent has unconnected port outDigit[1]
WARNING: [Synth 8-3331] design MasterComponent has unconnected port outDigit[0]
WARNING: [Synth 8-3331] design MasterComponent has unconnected port outSegmentSelector[3]
WARNING: [Synth 8-3331] design MasterComponent has unconnected port outSegmentSelector[2]
WARNING: [Synth 8-3331] design MasterComponent has unconnected port outSegmentSelector[1]
WARNING: [Synth 8-3331] design MasterComponent has unconnected port outSegmentSelector[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 955.414 ; gain = 5.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 955.414 ; gain = 5.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 955.414 ; gain = 5.855
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.dcp' for cell 'compClockManager'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MasterComponent_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MasterComponent_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Finished Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1294.047 ; gain = 344.488
21 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1294.063 ; gain = 344.504
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1312.137 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] sigdisplayfrequency is not declared [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:126]
ERROR: [Synth 8-1568] actual of formal out port clockout cannot be an expression [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:126]
ERROR: [Synth 8-2032] formal maxcount is not declared [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:136]
ERROR: [Synth 8-2029] formal genmaxcount has no actual or default value [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-994] genmaxcount is declared here [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:50]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1350.363 ; gain = 38.227
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1350.391 ; gain = 38.254
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] sigdisplayfrequency is not declared [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:126]
ERROR: [Synth 8-1568] actual of formal out port clockout cannot be an expression [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:126]
ERROR: [Synth 8-2032] formal maxcount is not declared [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:136]
ERROR: [Synth 8-2029] formal genmaxcount has no actual or default value [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-994] genmaxcount is declared here [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:50]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal maxcount is not declared [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:136]
ERROR: [Synth 8-2029] formal genmaxcount has no actual or default value [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-994] genmaxcount is declared here [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:50]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compDisplayClock' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'comp9999Counter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'DisplayDriver' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:34' bound to instance 'compDisplayDriver' of component 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DisplayDriver' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compMUXCounter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
ERROR: [Synth 8-549] port width mismatch for port 'outCount': port width = 14, actual width = 3 [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
ERROR: [Synth 8-285] failed synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.898 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compDisplayClock' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'comp9999Counter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'DisplayDriver' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:34' bound to instance 'compDisplayDriver' of component 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DisplayDriver' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compMUXCounter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
ERROR: [Synth 8-549] port width mismatch for port 'outCount': port width = 14, actual width = 3 [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
ERROR: [Synth 8-285] failed synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'MasterComponent' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MasterComponent
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compDisplayClock' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'comp9999Counter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'DisplayDriver' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:34' bound to instance 'compDisplayDriver' of component 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DisplayDriver' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compMUXCounter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
ERROR: [Synth 8-549] port width mismatch for port 'outCount': port width = 14, actual width = 3 [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 2 wide [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:144]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 2 wide [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:145]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 2 wide [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:146]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 2 wide [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:147]
ERROR: [Synth 8-285] failed synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 4 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MasterComponent
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] resize is not declared [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MasterComponent
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compDisplayClock' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'comp9999Counter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'DisplayDriver' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:34' bound to instance 'compDisplayDriver' of component 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DisplayDriver' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compMUXCounter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
ERROR: [Synth 8-422] missing port association for 'outcount' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
ERROR: [Synth 8-285] failed synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MasterComponent
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compDisplayClock' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'comp9999Counter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'DisplayDriver' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:34' bound to instance 'compDisplayDriver' of component 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DisplayDriver' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compMUXCounter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
ERROR: [Synth 8-258] duplicate port association for 'outcount' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
ERROR: [Synth 8-285] failed synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MasterComponent
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compDisplayClock' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'comp9999Counter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'DisplayDriver' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:34' bound to instance 'compDisplayDriver' of component 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DisplayDriver' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compMUXCounter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
ERROR: [Synth 8-258] duplicate port association for 'outcount' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
ERROR: [Synth 8-285] failed synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MasterComponent
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compDisplayClock' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'comp9999Counter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'DisplayDriver' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:34' bound to instance 'compDisplayDriver' of component 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DisplayDriver' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compMUXCounter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
ERROR: [Synth 8-422] missing port association for 'outcount' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
ERROR: [Synth 8-285] failed synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MasterComponent
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2549] positional association cannot follow named association [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MasterComponent
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal outcount cannot have actual OPEN [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compDisplayClock' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'comp9999Counter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'DisplayDriver' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:34' bound to instance 'compDisplayDriver' of component 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DisplayDriver' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compMUXCounter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
ERROR: [Synth 8-690] width mismatch in assignment; target has 3 bits, source has 2 bits [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
ERROR: [Synth 8-285] failed synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MasterComponent
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal outcount cannot have actual OPEN [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compDisplayClock' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'comp9999Counter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'DisplayDriver' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:34' bound to instance 'compDisplayDriver' of component 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DisplayDriver' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compMUXCounter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 2 wide [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:144]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 2 wide [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:145]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 2 wide [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:146]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 2 wide [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'MasterComponent' (4#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.dcp' for cell 'compClockManager'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MasterComponent_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MasterComponent_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Finished Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1399.234 ; gain = 43.336
29 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1399.234 ; gain = 43.336
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1399.234 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal outcount cannot have actual OPEN [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compDisplayClock' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'comp9999Counter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'DisplayDriver' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:34' bound to instance 'compDisplayDriver' of component 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DisplayDriver' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compSegmentCounter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-226] default block is never used [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'MasterComponent' (4#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1399.234 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1399.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1399.234 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.dcp' for cell 'compClockManager'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MasterComponent_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MasterComponent_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Finished Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.504 ; gain = 27.270
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1426.504 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1779] cannot read from 'out' object outdigit ; use 'buffer' or 'inout' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:101]
WARNING: [Synth 8-2040] formal port outsegments of mode in cannot be associated with actual port outdigit of mode out [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:101]
ERROR: [Synth 8-1085] outdigit with mode 'out' cannot be read [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:101]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1426.504 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1426.504 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1426.504 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1789] cannot update 'in' object out0 [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:48]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1426.504 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.504 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1426.504 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal outcount cannot have actual OPEN [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compDisplayClock' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'comp9999Counter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'DisplayDriver' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:34' bound to instance 'compDisplayDriver' of component 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
INFO: [Synth 8-3491] module 'SegmentSelector' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:34' bound to instance 'compSegmentSelector' of component 'SegmentSelector' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:100]
INFO: [Synth 8-638] synthesizing module 'SegmentSelector' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SegmentSelector' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:39]
INFO: [Synth 8-3491] module 'MUX4to1' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:34' bound to instance 'compMUX' of component 'MUX4to1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:103]
INFO: [Synth 8-638] synthesizing module 'MUX4to1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:43]
INFO: [Synth 8-226] default block is never used [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MUX4to1' (4#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:43]
ERROR: [Synth 8-547] port direction mismatch for port 'out0' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:103]
ERROR: [Synth 8-285] failed synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
ERROR: [Synth 8-285] failed synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.504 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.504 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1426.504 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal outcount cannot have actual OPEN [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compDisplayClock' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'comp9999Counter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'DisplayDriver' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:34' bound to instance 'compDisplayDriver' of component 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
INFO: [Synth 8-3491] module 'SegmentSelector' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:34' bound to instance 'compSegmentSelector' of component 'SegmentSelector' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:100]
INFO: [Synth 8-638] synthesizing module 'SegmentSelector' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SegmentSelector' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:39]
INFO: [Synth 8-3491] module 'MUX4to1' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:34' bound to instance 'compMUX' of component 'MUX4to1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:103]
INFO: [Synth 8-638] synthesizing module 'MUX4to1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:43]
INFO: [Synth 8-226] default block is never used [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MUX4to1' (4#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:43]
INFO: [Synth 8-3491] module 'BinaryDecimalConverter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/BinaryDecimalConverter.vhd:34' bound to instance 'compBinaryDecimalConverter' of component 'BinaryDecimalConverter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:106]
INFO: [Synth 8-638] synthesizing module 'BinaryDecimalConverter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/BinaryDecimalConverter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'BinaryDecimalConverter' (5#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/BinaryDecimalConverter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DisplayDriver' (6#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compSegmentCounter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (6#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-226] default block is never used [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'MasterComponent' (7#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
WARNING: [Synth 8-3331] design DisplayDriver has unconnected port inReset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1426.504 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1426.504 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1426.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.dcp' for cell 'compClockManager'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MasterComponent_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MasterComponent_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Finished Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1451.152 ; gain = 24.648
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1451.152 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal outcount cannot have actual OPEN [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compDisplayClock' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'comp9999Counter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'DisplayDriver' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:34' bound to instance 'compDisplayDriver' of component 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
INFO: [Synth 8-3491] module 'SegmentSelector' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:34' bound to instance 'compSegmentSelector' of component 'SegmentSelector' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:100]
INFO: [Synth 8-638] synthesizing module 'SegmentSelector' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SegmentSelector' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:39]
INFO: [Synth 8-3491] module 'MUX4to1' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:34' bound to instance 'compMUX' of component 'MUX4to1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:103]
INFO: [Synth 8-638] synthesizing module 'MUX4to1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:43]
INFO: [Synth 8-226] default block is never used [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MUX4to1' (4#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:43]
INFO: [Synth 8-3491] module 'BinaryDecimalConverter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/BinaryDecimalConverter.vhd:34' bound to instance 'compBinaryDecimalConverter' of component 'BinaryDecimalConverter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:106]
INFO: [Synth 8-638] synthesizing module 'BinaryDecimalConverter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/BinaryDecimalConverter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'BinaryDecimalConverter' (5#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/BinaryDecimalConverter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DisplayDriver' (6#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compSegmentCounter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (6#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-226] default block is never used [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'MasterComponent' (7#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
WARNING: [Synth 8-3331] design DisplayDriver has unconnected port inReset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1451.152 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1451.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1451.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.dcp' for cell 'compClockManager'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MasterComponent_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MasterComponent_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Finished Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1522.953 ; gain = 71.801
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Oct 31 16:16:55 2018] Launched synth_1...
Run output will be captured here: D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.dcp' for cell 'compClockManager'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2051.555 ; gain = 528.602
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Finished Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BinaryDecimalConverter' instantiated as 'compDisplayDriver/compBinaryDecimalConverter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:106]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2051.555 ; gain = 528.602
current_design rtl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Oct 31 16:45:01 2018] Launched synth_1...
Run output will be captured here: D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1

update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Oct 31 16:46:54 2018] Launched synth_1...
Run output will be captured here: D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1/runme.log
current_design synth_1
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.dcp' for cell 'compClockManager'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc:57]
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Finished Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2120.512 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal outcount cannot have actual OPEN [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:137]
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/.Xil/Vivado-11720-Tom-PC/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compDisplayClock' of component 'ClockDivider' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'comp9999Counter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'DisplayDriver' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:34' bound to instance 'compDisplayDriver' of component 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
INFO: [Synth 8-3491] module 'SegmentSelector' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:34' bound to instance 'compSegmentSelector' of component 'SegmentSelector' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:100]
INFO: [Synth 8-638] synthesizing module 'SegmentSelector' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SegmentSelector' (3#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:39]
INFO: [Synth 8-3491] module 'MUX4to1' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:34' bound to instance 'compMUX' of component 'MUX4to1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:103]
INFO: [Synth 8-638] synthesizing module 'MUX4to1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:43]
INFO: [Synth 8-226] default block is never used [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MUX4to1' (4#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MUX4to1.vhd:43]
INFO: [Synth 8-3491] module 'BinaryDecimalConverter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/BinaryDecimalConverter.vhd:35' bound to instance 'compBinaryDecimalConverter' of component 'BinaryDecimalConverter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:106]
INFO: [Synth 8-638] synthesizing module 'BinaryDecimalConverter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/BinaryDecimalConverter.vhd:43]
WARNING: [Synth 8-614] signal 'sigNumber' is read in the process but is not in the sensitivity list [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/BinaryDecimalConverter.vhd:63]
WARNING: [Synth 8-614] signal 'sigUnits' is read in the process but is not in the sensitivity list [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/BinaryDecimalConverter.vhd:63]
WARNING: [Synth 8-614] signal 'sigTens' is read in the process but is not in the sensitivity list [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/BinaryDecimalConverter.vhd:63]
WARNING: [Synth 8-614] signal 'sigHundreds' is read in the process but is not in the sensitivity list [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/BinaryDecimalConverter.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'BinaryDecimalConverter' (5#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/BinaryDecimalConverter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'DisplayDriver' (6#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/DisplayDriver.vhd:41]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compSegmentCounter' of component 'Counter' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (6#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-226] default block is never used [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'MasterComponent' (7#1) [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:41]
WARNING: [Synth 8-3331] design BinaryDecimalConverter has unconnected port inBinaryNumber[13]
WARNING: [Synth 8-3331] design BinaryDecimalConverter has unconnected port inBinaryNumber[12]
WARNING: [Synth 8-3331] design BinaryDecimalConverter has unconnected port inBinaryNumber[11]
WARNING: [Synth 8-3331] design BinaryDecimalConverter has unconnected port inBinaryNumber[10]
WARNING: [Synth 8-3331] design BinaryDecimalConverter has unconnected port inBinaryNumber[9]
WARNING: [Synth 8-3331] design BinaryDecimalConverter has unconnected port inBinaryNumber[8]
WARNING: [Synth 8-3331] design BinaryDecimalConverter has unconnected port inBinaryNumber[7]
WARNING: [Synth 8-3331] design BinaryDecimalConverter has unconnected port inBinaryNumber[6]
WARNING: [Synth 8-3331] design BinaryDecimalConverter has unconnected port inBinaryNumber[5]
WARNING: [Synth 8-3331] design BinaryDecimalConverter has unconnected port inBinaryNumber[4]
WARNING: [Synth 8-3331] design BinaryDecimalConverter has unconnected port inBinaryNumber[3]
WARNING: [Synth 8-3331] design BinaryDecimalConverter has unconnected port inBinaryNumber[2]
WARNING: [Synth 8-3331] design BinaryDecimalConverter has unconnected port inBinaryNumber[1]
WARNING: [Synth 8-3331] design BinaryDecimalConverter has unconnected port inBinaryNumber[0]
WARNING: [Synth 8-3331] design DisplayDriver has unconnected port inReset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2120.512 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2120.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2120.512 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.dcp' for cell 'compClockManager'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_board.xdc] for cell 'compClockManager/inst'
Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
Finished Parsing XDC File [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc] for cell 'compClockManager/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MasterComponent_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MasterComponent_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Finished Parsing XDC File [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2164.973 ; gain = 44.461
exit
