TimeQuest Timing Analyzer report for MIPS32
Thu Aug 14 21:46:51 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLOCK_50'
 24. Fast Model Hold: 'CLOCK_50'
 25. Fast Model Minimum Pulse Width: 'CLOCK_50'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; MIPS32                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 158.03 MHz ; 158.03 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -3.425 ; -221.153      ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.528 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.423 ; -201.988           ;
+----------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.425 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.458      ;
; -3.376 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.409      ;
; -3.353 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.387      ;
; -3.274 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.306      ;
; -3.233 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.266      ;
; -3.230 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.263      ;
; -3.225 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.257      ;
; -3.202 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.235      ;
; -3.201 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.233      ;
; -3.163 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.196      ;
; -3.152 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.184      ;
; -3.136 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.169      ;
; -3.129 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.162      ;
; -3.114 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.147      ;
; -3.091 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.125      ;
; -3.086 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.119      ;
; -3.082 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.114      ;
; -3.079 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.111      ;
; -3.058 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.090      ;
; -3.009 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.041      ;
; -3.009 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.041      ;
; -3.006 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.038      ;
; -2.994 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.027      ;
; -2.986 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.019      ;
; -2.985 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.017      ;
; -2.971 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.004      ;
; -2.968 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.001      ;
; -2.945 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.978      ;
; -2.943 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.976      ;
; -2.942 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.975      ;
; -2.935 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.967      ;
; -2.922 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.956      ;
; -2.912 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.944      ;
; -2.906 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.939      ;
; -2.893 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.926      ;
; -2.874 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.907      ;
; -2.870 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.904      ;
; -2.866 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.898      ;
; -2.863 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.895      ;
; -2.862 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.894      ;
; -2.852 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.885      ;
; -2.837 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.870      ;
; -2.828 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.861      ;
; -2.824 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.857      ;
; -2.802 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.835      ;
; -2.799 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.832      ;
; -2.792 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.824      ;
; -2.781 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.814      ;
; -2.779 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.812      ;
; -2.769 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.801      ;
; -2.756 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.790      ;
; -2.755 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.787      ;
; -2.753 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                                                                                                  ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.786      ;
; -2.750 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.783      ;
; -2.747 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.780      ;
; -2.719 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.751      ;
; -2.719 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.751      ;
; -2.710 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.743      ;
; -2.705 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.738      ;
; -2.704 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                                                                                                  ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.737      ;
; -2.701 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                                                                                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.733      ;
; -2.689 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                                                                                                  ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.722      ;
; -2.686 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.718      ;
; -2.682 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.714      ;
; -2.681 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                                                                                                  ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.715      ;
; -2.681 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.714      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
; -2.664 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.026     ; 3.103      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.528 ; IF_PC_Reg:IF_PC_Reg|PC_IF[1]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.794      ;
; 0.530 ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.662 ; IF_PC_Reg:IF_PC_Reg|PC_IF[31] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.791 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.057      ;
; 0.798 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.806 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.946 ; IF_PC_Reg:IF_PC_Reg|PC_IF[30] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.211      ;
; 0.964 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.230      ;
; 0.964 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.230      ;
; 0.970 ; IF_PC_Reg:IF_PC_Reg|PC_IF[15] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.236      ;
; 0.974 ; IF_PC_Reg:IF_PC_Reg|PC_IF[16] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.239      ;
; 0.976 ; IF_PC_Reg:IF_PC_Reg|PC_IF[17] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.242      ;
; 0.978 ; IF_PC_Reg:IF_PC_Reg|PC_IF[28] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.244      ;
; 0.981 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.247      ;
; 0.981 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.247      ;
; 0.981 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.246      ;
; 0.981 ; IF_PC_Reg:IF_PC_Reg|PC_IF[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.247      ;
; 0.985 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.250      ;
; 0.985 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.251      ;
; 0.985 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.251      ;
; 0.985 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.251      ;
; 0.986 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.251      ;
; 0.986 ; IF_PC_Reg:IF_PC_Reg|PC_IF[24] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.252      ;
; 0.988 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.253      ;
; 0.988 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.988 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.989 ; IF_PC_Reg:IF_PC_Reg|PC_IF[23] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.255      ;
; 1.007 ; IF_PC_Reg:IF_PC_Reg|PC_IF[19] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.273      ;
; 1.007 ; IF_PC_Reg:IF_PC_Reg|PC_IF[25] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.273      ;
; 1.010 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.276      ;
; 1.011 ; IF_PC_Reg:IF_PC_Reg|PC_IF[12] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.277      ;
; 1.174 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.440      ;
; 1.181 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.447      ;
; 1.189 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.235 ; IF_PC_Reg:IF_PC_Reg|PC_IF[31] ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.501      ;
; 1.245 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.511      ;
; 1.252 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.518      ;
; 1.260 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.526      ;
; 1.314 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29] ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.580      ;
; 1.326 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]  ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.592      ;
; 1.329 ; IF_PC_Reg:IF_PC_Reg|PC_IF[30] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.594      ;
; 1.331 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.597      ;
; 1.350 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.616      ;
; 1.350 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.616      ;
; 1.356 ; IF_PC_Reg:IF_PC_Reg|PC_IF[15] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.622      ;
; 1.359 ; IF_PC_Reg:IF_PC_Reg|PC_IF[17] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.625      ;
; 1.361 ; IF_PC_Reg:IF_PC_Reg|PC_IF[28] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.627      ;
; 1.364 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.630      ;
; 1.364 ; IF_PC_Reg:IF_PC_Reg|PC_IF[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.630      ;
; 1.364 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.630      ;
; 1.364 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.629      ;
; 1.368 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.634      ;
; 1.368 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.634      ;
; 1.368 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.634      ;
; 1.368 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.633      ;
; 1.369 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.634      ;
; 1.371 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.637      ;
; 1.371 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.636      ;
; 1.372 ; IF_PC_Reg:IF_PC_Reg|PC_IF[23] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.638      ;
; 1.380 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.646      ;
; 1.393 ; IF_PC_Reg:IF_PC_Reg|PC_IF[19] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.659      ;
; 1.393 ; IF_PC_Reg:IF_PC_Reg|PC_IF[25] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.659      ;
; 1.396 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.662      ;
; 1.397 ; IF_PC_Reg:IF_PC_Reg|PC_IF[12] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.663      ;
; 1.402 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.668      ;
; 1.411 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.677      ;
; 1.421 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.687      ;
; 1.421 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.687      ;
; 1.430 ; IF_PC_Reg:IF_PC_Reg|PC_IF[17] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.696      ;
; 1.431 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]  ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.059      ; 1.224      ;
; 1.432 ; IF_PC_Reg:IF_PC_Reg|PC_IF[28] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.698      ;
; 1.435 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.701      ;
; 1.435 ; IF_PC_Reg:IF_PC_Reg|PC_IF[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.701      ;
; 1.435 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.701      ;
; 1.435 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.700      ;
; 1.436 ; IF_PC_Reg:IF_PC_Reg|PC_IF[1]  ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.059      ; 1.229      ;
; 1.439 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]  ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.060      ; 1.233      ;
; 1.439 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.705      ;
; 1.439 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.705      ;
; 1.439 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.705      ;
; 1.440 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.705      ;
; 1.442 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.707      ;
; 1.442 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.708      ;
; 1.444 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]  ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.060      ; 1.238      ;
; 1.444 ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]  ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.056      ; 1.234      ;
; 1.451 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.717      ;
; 1.452 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]  ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.059      ; 1.245      ;
; 1.452 ; IF_PC_Reg:IF_PC_Reg|PC_IF[16] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.714      ;
; 1.453 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]  ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.059      ; 1.246      ;
; 1.461 ; IF_PC_Reg:IF_PC_Reg|PC_IF[24] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.727      ;
; 1.463 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.729      ;
; 1.464 ; IF_PC_Reg:IF_PC_Reg|PC_IF[19] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; IF_PC_Reg:IF_PC_Reg|PC_IF[25] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.730      ;
; 1.467 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.733      ;
; 1.468 ; IF_PC_Reg:IF_PC_Reg|PC_IF[12] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.473 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.739      ;
; 1.482 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.748      ;
; 1.492 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.758      ;
; 1.492 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.758      ;
; 1.501 ; IF_PC_Reg:IF_PC_Reg|PC_IF[17] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.767      ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Setup Times                                                                        ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]   ; CLOCK_50   ; 4.207  ; 4.207  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]  ; CLOCK_50   ; -0.068 ; -0.068 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]  ; CLOCK_50   ; 3.846  ; 3.846  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]  ; CLOCK_50   ; 3.811  ; 3.811  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]  ; CLOCK_50   ; 4.125  ; 4.125  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]  ; CLOCK_50   ; 4.207  ; 4.207  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]  ; CLOCK_50   ; 3.781  ; 3.781  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]  ; CLOCK_50   ; 3.866  ; 3.866  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]  ; CLOCK_50   ; 3.537  ; 3.537  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]  ; CLOCK_50   ; 4.058  ; 4.058  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]  ; CLOCK_50   ; 3.842  ; 3.842  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10] ; CLOCK_50   ; 3.530  ; 3.530  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11] ; CLOCK_50   ; 3.790  ; 3.790  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12] ; CLOCK_50   ; 3.766  ; 3.766  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13] ; CLOCK_50   ; 3.786  ; 3.786  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14] ; CLOCK_50   ; 4.041  ; 4.041  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15] ; CLOCK_50   ; 3.586  ; 3.586  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16] ; CLOCK_50   ; 3.906  ; 3.906  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17] ; CLOCK_50   ; 3.651  ; 3.651  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18] ; CLOCK_50   ; 3.768  ; 3.768  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19] ; CLOCK_50   ; 3.974  ; 3.974  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20] ; CLOCK_50   ; 3.982  ; 3.982  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21] ; CLOCK_50   ; 3.981  ; 3.981  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22] ; CLOCK_50   ; 4.096  ; 4.096  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23] ; CLOCK_50   ; 4.023  ; 4.023  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24] ; CLOCK_50   ; 3.699  ; 3.699  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25] ; CLOCK_50   ; 3.733  ; 3.733  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26] ; CLOCK_50   ; 3.729  ; 3.729  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27] ; CLOCK_50   ; 3.510  ; 3.510  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28] ; CLOCK_50   ; 4.130  ; 4.130  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29] ; CLOCK_50   ; 3.658  ; 3.658  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30] ; CLOCK_50   ; 4.076  ; 4.076  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31] ; CLOCK_50   ; 3.736  ; 3.736  ; Rise       ; CLOCK_50        ;
; PCSrc_MEM            ; CLOCK_50   ; 0.981  ; 0.981  ; Rise       ; CLOCK_50        ;
+----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]   ; CLOCK_50   ; 0.298  ; 0.298  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]  ; CLOCK_50   ; 0.298  ; 0.298  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]  ; CLOCK_50   ; -3.616 ; -3.616 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]  ; CLOCK_50   ; -3.581 ; -3.581 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]  ; CLOCK_50   ; -3.895 ; -3.895 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]  ; CLOCK_50   ; -3.977 ; -3.977 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]  ; CLOCK_50   ; -3.551 ; -3.551 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]  ; CLOCK_50   ; -3.636 ; -3.636 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]  ; CLOCK_50   ; -3.307 ; -3.307 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]  ; CLOCK_50   ; -3.828 ; -3.828 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]  ; CLOCK_50   ; -3.612 ; -3.612 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10] ; CLOCK_50   ; -3.300 ; -3.300 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11] ; CLOCK_50   ; -3.560 ; -3.560 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12] ; CLOCK_50   ; -3.536 ; -3.536 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13] ; CLOCK_50   ; -3.556 ; -3.556 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14] ; CLOCK_50   ; -3.811 ; -3.811 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15] ; CLOCK_50   ; -3.356 ; -3.356 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16] ; CLOCK_50   ; -3.676 ; -3.676 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17] ; CLOCK_50   ; -3.421 ; -3.421 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18] ; CLOCK_50   ; -3.538 ; -3.538 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19] ; CLOCK_50   ; -3.744 ; -3.744 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20] ; CLOCK_50   ; -3.752 ; -3.752 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21] ; CLOCK_50   ; -3.751 ; -3.751 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22] ; CLOCK_50   ; -3.866 ; -3.866 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23] ; CLOCK_50   ; -3.793 ; -3.793 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24] ; CLOCK_50   ; -3.469 ; -3.469 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25] ; CLOCK_50   ; -3.503 ; -3.503 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26] ; CLOCK_50   ; -3.499 ; -3.499 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27] ; CLOCK_50   ; -3.280 ; -3.280 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28] ; CLOCK_50   ; -3.900 ; -3.900 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29] ; CLOCK_50   ; -3.428 ; -3.428 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30] ; CLOCK_50   ; -3.846 ; -3.846 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31] ; CLOCK_50   ; -3.506 ; -3.506 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM            ; CLOCK_50   ; 0.331  ; 0.331  ; Rise       ; CLOCK_50        ;
+----------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; Instruction_ID[*]   ; CLOCK_50   ; 7.588 ; 7.588 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[0]  ; CLOCK_50   ; 7.135 ; 7.135 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[1]  ; CLOCK_50   ; 7.383 ; 7.383 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[2]  ; CLOCK_50   ; 6.884 ; 6.884 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[3]  ; CLOCK_50   ; 7.352 ; 7.352 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[4]  ; CLOCK_50   ; 6.933 ; 6.933 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[5]  ; CLOCK_50   ; 7.082 ; 7.082 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[6]  ; CLOCK_50   ; 6.936 ; 6.936 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[7]  ; CLOCK_50   ; 6.709 ; 6.709 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[8]  ; CLOCK_50   ; 7.104 ; 7.104 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[9]  ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[10] ; CLOCK_50   ; 6.655 ; 6.655 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[11] ; CLOCK_50   ; 7.588 ; 7.588 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[12] ; CLOCK_50   ; 6.723 ; 6.723 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[13] ; CLOCK_50   ; 7.121 ; 7.121 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[14] ; CLOCK_50   ; 6.668 ; 6.668 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[15] ; CLOCK_50   ; 7.573 ; 7.573 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[16] ; CLOCK_50   ; 7.153 ; 7.153 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[17] ; CLOCK_50   ; 6.443 ; 6.443 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[18] ; CLOCK_50   ; 6.752 ; 6.752 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[19] ; CLOCK_50   ; 6.886 ; 6.886 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[20] ; CLOCK_50   ; 7.415 ; 7.415 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[21] ; CLOCK_50   ; 6.888 ; 6.888 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[22] ; CLOCK_50   ; 7.110 ; 7.110 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[23] ; CLOCK_50   ; 7.181 ; 7.181 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[24] ; CLOCK_50   ; 6.946 ; 6.946 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[25] ; CLOCK_50   ; 7.103 ; 7.103 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[26] ; CLOCK_50   ; 7.083 ; 7.083 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[27] ; CLOCK_50   ; 7.205 ; 7.205 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[28] ; CLOCK_50   ; 7.150 ; 7.150 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[29] ; CLOCK_50   ; 7.152 ; 7.152 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[30] ; CLOCK_50   ; 6.842 ; 6.842 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[31] ; CLOCK_50   ; 6.905 ; 6.905 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_ID[*]     ; CLOCK_50   ; 7.316 ; 7.316 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[0]    ; CLOCK_50   ; 7.316 ; 7.316 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[1]    ; CLOCK_50   ; 6.422 ; 6.422 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[2]    ; CLOCK_50   ; 7.020 ; 7.020 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[3]    ; CLOCK_50   ; 6.774 ; 6.774 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[4]    ; CLOCK_50   ; 6.634 ; 6.634 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[5]    ; CLOCK_50   ; 6.718 ; 6.718 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[6]    ; CLOCK_50   ; 6.641 ; 6.641 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[7]    ; CLOCK_50   ; 6.927 ; 6.927 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[8]    ; CLOCK_50   ; 7.099 ; 7.099 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[9]    ; CLOCK_50   ; 6.769 ; 6.769 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[10]   ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[11]   ; CLOCK_50   ; 6.607 ; 6.607 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[12]   ; CLOCK_50   ; 7.054 ; 7.054 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[13]   ; CLOCK_50   ; 6.657 ; 6.657 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[14]   ; CLOCK_50   ; 6.910 ; 6.910 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[15]   ; CLOCK_50   ; 7.089 ; 7.089 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[16]   ; CLOCK_50   ; 7.087 ; 7.087 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[17]   ; CLOCK_50   ; 7.004 ; 7.004 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[18]   ; CLOCK_50   ; 7.063 ; 7.063 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[19]   ; CLOCK_50   ; 7.072 ; 7.072 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[20]   ; CLOCK_50   ; 6.445 ; 6.445 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[21]   ; CLOCK_50   ; 7.055 ; 7.055 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[22]   ; CLOCK_50   ; 6.758 ; 6.758 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[23]   ; CLOCK_50   ; 6.780 ; 6.780 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[24]   ; CLOCK_50   ; 7.073 ; 7.073 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[25]   ; CLOCK_50   ; 6.672 ; 6.672 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[26]   ; CLOCK_50   ; 6.658 ; 6.658 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[27]   ; CLOCK_50   ; 7.084 ; 7.084 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[28]   ; CLOCK_50   ; 6.751 ; 6.751 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[29]   ; CLOCK_50   ; 6.774 ; 6.774 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[30]   ; CLOCK_50   ; 6.753 ; 6.753 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[31]   ; CLOCK_50   ; 6.973 ; 6.973 ; Rise       ; CLOCK_50        ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; Instruction_ID[*]   ; CLOCK_50   ; 6.443 ; 6.443 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[0]  ; CLOCK_50   ; 7.135 ; 7.135 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[1]  ; CLOCK_50   ; 7.383 ; 7.383 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[2]  ; CLOCK_50   ; 6.884 ; 6.884 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[3]  ; CLOCK_50   ; 7.352 ; 7.352 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[4]  ; CLOCK_50   ; 6.933 ; 6.933 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[5]  ; CLOCK_50   ; 7.082 ; 7.082 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[6]  ; CLOCK_50   ; 6.936 ; 6.936 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[7]  ; CLOCK_50   ; 6.709 ; 6.709 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[8]  ; CLOCK_50   ; 7.104 ; 7.104 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[9]  ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[10] ; CLOCK_50   ; 6.655 ; 6.655 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[11] ; CLOCK_50   ; 7.588 ; 7.588 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[12] ; CLOCK_50   ; 6.723 ; 6.723 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[13] ; CLOCK_50   ; 7.121 ; 7.121 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[14] ; CLOCK_50   ; 6.668 ; 6.668 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[15] ; CLOCK_50   ; 7.573 ; 7.573 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[16] ; CLOCK_50   ; 7.153 ; 7.153 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[17] ; CLOCK_50   ; 6.443 ; 6.443 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[18] ; CLOCK_50   ; 6.752 ; 6.752 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[19] ; CLOCK_50   ; 6.886 ; 6.886 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[20] ; CLOCK_50   ; 7.415 ; 7.415 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[21] ; CLOCK_50   ; 6.888 ; 6.888 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[22] ; CLOCK_50   ; 7.110 ; 7.110 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[23] ; CLOCK_50   ; 7.181 ; 7.181 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[24] ; CLOCK_50   ; 6.946 ; 6.946 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[25] ; CLOCK_50   ; 7.103 ; 7.103 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[26] ; CLOCK_50   ; 7.083 ; 7.083 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[27] ; CLOCK_50   ; 7.205 ; 7.205 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[28] ; CLOCK_50   ; 7.150 ; 7.150 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[29] ; CLOCK_50   ; 7.152 ; 7.152 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[30] ; CLOCK_50   ; 6.842 ; 6.842 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[31] ; CLOCK_50   ; 6.905 ; 6.905 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_ID[*]     ; CLOCK_50   ; 6.422 ; 6.422 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[0]    ; CLOCK_50   ; 7.316 ; 7.316 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[1]    ; CLOCK_50   ; 6.422 ; 6.422 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[2]    ; CLOCK_50   ; 7.020 ; 7.020 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[3]    ; CLOCK_50   ; 6.774 ; 6.774 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[4]    ; CLOCK_50   ; 6.634 ; 6.634 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[5]    ; CLOCK_50   ; 6.718 ; 6.718 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[6]    ; CLOCK_50   ; 6.641 ; 6.641 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[7]    ; CLOCK_50   ; 6.927 ; 6.927 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[8]    ; CLOCK_50   ; 7.099 ; 7.099 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[9]    ; CLOCK_50   ; 6.769 ; 6.769 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[10]   ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[11]   ; CLOCK_50   ; 6.607 ; 6.607 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[12]   ; CLOCK_50   ; 7.054 ; 7.054 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[13]   ; CLOCK_50   ; 6.657 ; 6.657 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[14]   ; CLOCK_50   ; 6.910 ; 6.910 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[15]   ; CLOCK_50   ; 7.089 ; 7.089 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[16]   ; CLOCK_50   ; 7.087 ; 7.087 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[17]   ; CLOCK_50   ; 7.004 ; 7.004 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[18]   ; CLOCK_50   ; 7.063 ; 7.063 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[19]   ; CLOCK_50   ; 7.072 ; 7.072 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[20]   ; CLOCK_50   ; 6.445 ; 6.445 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[21]   ; CLOCK_50   ; 7.055 ; 7.055 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[22]   ; CLOCK_50   ; 6.758 ; 6.758 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[23]   ; CLOCK_50   ; 6.780 ; 6.780 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[24]   ; CLOCK_50   ; 7.073 ; 7.073 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[25]   ; CLOCK_50   ; 6.672 ; 6.672 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[26]   ; CLOCK_50   ; 6.658 ; 6.658 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[27]   ; CLOCK_50   ; 7.084 ; 7.084 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[28]   ; CLOCK_50   ; 6.751 ; 6.751 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[29]   ; CLOCK_50   ; 6.774 ; 6.774 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[30]   ; CLOCK_50   ; 6.753 ; 6.753 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[31]   ; CLOCK_50   ; 6.973 ; 6.973 ; Rise       ; CLOCK_50        ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -1.479 ; -75.438       ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.241 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.423 ; -201.988           ;
+----------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
; -1.479 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.018     ; 1.960      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                              ;
+-------+-------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.241 ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; IF_PC_Reg:IF_PC_Reg|PC_IF[1]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.311 ; IF_PC_Reg:IF_PC_Reg|PC_IF[31] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.463      ;
; 0.355 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.360 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.432 ; IF_PC_Reg:IF_PC_Reg|PC_IF[30] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.583      ;
; 0.436 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.588      ;
; 0.436 ; IF_PC_Reg:IF_PC_Reg|PC_IF[16] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.587      ;
; 0.436 ; IF_PC_Reg:IF_PC_Reg|PC_IF[17] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.588      ;
; 0.436 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.588      ;
; 0.439 ; IF_PC_Reg:IF_PC_Reg|PC_IF[15] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.591      ;
; 0.439 ; IF_PC_Reg:IF_PC_Reg|PC_IF[28] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.591      ;
; 0.440 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.592      ;
; 0.440 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.591      ;
; 0.441 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.592      ;
; 0.441 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.593      ;
; 0.441 ; IF_PC_Reg:IF_PC_Reg|PC_IF[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.593      ;
; 0.442 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.593      ;
; 0.443 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.594      ;
; 0.443 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.595      ;
; 0.443 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.595      ;
; 0.443 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.595      ;
; 0.444 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.596      ;
; 0.444 ; IF_PC_Reg:IF_PC_Reg|PC_IF[23] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.596      ;
; 0.444 ; IF_PC_Reg:IF_PC_Reg|PC_IF[24] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.596      ;
; 0.446 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.598      ;
; 0.448 ; IF_PC_Reg:IF_PC_Reg|PC_IF[19] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.448 ; IF_PC_Reg:IF_PC_Reg|PC_IF[25] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.450 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.602      ;
; 0.451 ; IF_PC_Reg:IF_PC_Reg|PC_IF[12] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.603      ;
; 0.493 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.498 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.528 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.680      ;
; 0.530 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.682      ;
; 0.533 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.685      ;
; 0.553 ; IF_PC_Reg:IF_PC_Reg|PC_IF[31] ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.567 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29] ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.719      ;
; 0.568 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.720      ;
; 0.570 ; IF_PC_Reg:IF_PC_Reg|PC_IF[30] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.721      ;
; 0.571 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]  ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.723      ;
; 0.574 ; IF_PC_Reg:IF_PC_Reg|PC_IF[17] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.726      ;
; 0.576 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.728      ;
; 0.576 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.728      ;
; 0.577 ; IF_PC_Reg:IF_PC_Reg|PC_IF[28] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.729      ;
; 0.578 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.729      ;
; 0.579 ; IF_PC_Reg:IF_PC_Reg|PC_IF[15] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; IF_PC_Reg:IF_PC_Reg|PC_IF[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.730      ;
; 0.580 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.731      ;
; 0.581 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.732      ;
; 0.582 ; IF_PC_Reg:IF_PC_Reg|PC_IF[23] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.734      ;
; 0.585 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.737      ;
; 0.588 ; IF_PC_Reg:IF_PC_Reg|PC_IF[19] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; IF_PC_Reg:IF_PC_Reg|PC_IF[25] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.740      ;
; 0.590 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.742      ;
; 0.591 ; IF_PC_Reg:IF_PC_Reg|PC_IF[12] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.743      ;
; 0.603 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.755      ;
; 0.609 ; IF_PC_Reg:IF_PC_Reg|PC_IF[17] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.761      ;
; 0.611 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.763      ;
; 0.611 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.763      ;
; 0.612 ; IF_PC_Reg:IF_PC_Reg|PC_IF[28] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.764      ;
; 0.613 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.765      ;
; 0.613 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.764      ;
; 0.614 ; IF_PC_Reg:IF_PC_Reg|PC_IF[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.765      ;
; 0.615 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.766      ;
; 0.616 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.768      ;
; 0.617 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.769      ;
; 0.620 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.772      ;
; 0.623 ; IF_PC_Reg:IF_PC_Reg|PC_IF[19] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.775      ;
; 0.623 ; IF_PC_Reg:IF_PC_Reg|PC_IF[25] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.775      ;
; 0.624 ; IF_PC_Reg:IF_PC_Reg|PC_IF[16] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.772      ;
; 0.624 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.776      ;
; 0.625 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.777      ;
; 0.626 ; IF_PC_Reg:IF_PC_Reg|PC_IF[12] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.778      ;
; 0.637 ; IF_PC_Reg:IF_PC_Reg|PC_IF[24] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.638 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.639 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.644 ; IF_PC_Reg:IF_PC_Reg|PC_IF[17] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.646 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.646 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.647 ; IF_PC_Reg:IF_PC_Reg|PC_IF[28] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.648 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.648 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.799      ;
; 0.649 ; IF_PC_Reg:IF_PC_Reg|PC_IF[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.649 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.649 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.800      ;
; 0.650 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.801      ;
; 0.651 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
+-------+-------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                    ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]                                                                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Setup Times                                                                        ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]   ; CLOCK_50   ; 2.228  ; 2.228  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]  ; CLOCK_50   ; -0.341 ; -0.341 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]  ; CLOCK_50   ; 2.105  ; 2.105  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]  ; CLOCK_50   ; 2.015  ; 2.015  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]  ; CLOCK_50   ; 2.215  ; 2.215  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]  ; CLOCK_50   ; 2.228  ; 2.228  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]  ; CLOCK_50   ; 1.992  ; 1.992  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]  ; CLOCK_50   ; 2.027  ; 2.027  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]  ; CLOCK_50   ; 1.904  ; 1.904  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]  ; CLOCK_50   ; 2.163  ; 2.163  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]  ; CLOCK_50   ; 2.075  ; 2.075  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10] ; CLOCK_50   ; 1.883  ; 1.883  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11] ; CLOCK_50   ; 2.021  ; 2.021  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12] ; CLOCK_50   ; 1.992  ; 1.992  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13] ; CLOCK_50   ; 2.005  ; 2.005  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14] ; CLOCK_50   ; 2.153  ; 2.153  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15] ; CLOCK_50   ; 1.926  ; 1.926  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16] ; CLOCK_50   ; 2.044  ; 2.044  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17] ; CLOCK_50   ; 1.948  ; 1.948  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18] ; CLOCK_50   ; 1.993  ; 1.993  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19] ; CLOCK_50   ; 2.139  ; 2.139  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20] ; CLOCK_50   ; 2.157  ; 2.157  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21] ; CLOCK_50   ; 2.097  ; 2.097  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22] ; CLOCK_50   ; 2.189  ; 2.189  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23] ; CLOCK_50   ; 2.143  ; 2.143  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24] ; CLOCK_50   ; 1.975  ; 1.975  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25] ; CLOCK_50   ; 1.993  ; 1.993  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26] ; CLOCK_50   ; 1.985  ; 1.985  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27] ; CLOCK_50   ; 1.857  ; 1.857  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28] ; CLOCK_50   ; 2.206  ; 2.206  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29] ; CLOCK_50   ; 1.931  ; 1.931  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30] ; CLOCK_50   ; 2.200  ; 2.200  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31] ; CLOCK_50   ; 1.978  ; 1.978  ; Rise       ; CLOCK_50        ;
; PCSrc_MEM            ; CLOCK_50   ; 0.161  ; 0.161  ; Rise       ; CLOCK_50        ;
+----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]   ; CLOCK_50   ; 0.461  ; 0.461  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]  ; CLOCK_50   ; 0.461  ; 0.461  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]  ; CLOCK_50   ; -1.985 ; -1.985 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]  ; CLOCK_50   ; -1.895 ; -1.895 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]  ; CLOCK_50   ; -2.095 ; -2.095 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]  ; CLOCK_50   ; -2.108 ; -2.108 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]  ; CLOCK_50   ; -1.872 ; -1.872 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]  ; CLOCK_50   ; -1.907 ; -1.907 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]  ; CLOCK_50   ; -1.784 ; -1.784 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]  ; CLOCK_50   ; -2.043 ; -2.043 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]  ; CLOCK_50   ; -1.955 ; -1.955 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10] ; CLOCK_50   ; -1.763 ; -1.763 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11] ; CLOCK_50   ; -1.901 ; -1.901 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12] ; CLOCK_50   ; -1.872 ; -1.872 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13] ; CLOCK_50   ; -1.885 ; -1.885 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14] ; CLOCK_50   ; -2.033 ; -2.033 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15] ; CLOCK_50   ; -1.806 ; -1.806 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16] ; CLOCK_50   ; -1.924 ; -1.924 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17] ; CLOCK_50   ; -1.828 ; -1.828 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18] ; CLOCK_50   ; -1.873 ; -1.873 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19] ; CLOCK_50   ; -2.019 ; -2.019 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20] ; CLOCK_50   ; -2.037 ; -2.037 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21] ; CLOCK_50   ; -1.977 ; -1.977 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22] ; CLOCK_50   ; -2.069 ; -2.069 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23] ; CLOCK_50   ; -2.023 ; -2.023 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24] ; CLOCK_50   ; -1.855 ; -1.855 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25] ; CLOCK_50   ; -1.873 ; -1.873 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26] ; CLOCK_50   ; -1.865 ; -1.865 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27] ; CLOCK_50   ; -1.737 ; -1.737 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28] ; CLOCK_50   ; -2.086 ; -2.086 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29] ; CLOCK_50   ; -1.811 ; -1.811 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30] ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31] ; CLOCK_50   ; -1.858 ; -1.858 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM            ; CLOCK_50   ; 0.468  ; 0.468  ; Rise       ; CLOCK_50        ;
+----------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; Instruction_ID[*]   ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[0]  ; CLOCK_50   ; 4.020 ; 4.020 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[1]  ; CLOCK_50   ; 4.153 ; 4.153 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[2]  ; CLOCK_50   ; 3.926 ; 3.926 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[3]  ; CLOCK_50   ; 4.163 ; 4.163 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[4]  ; CLOCK_50   ; 3.962 ; 3.962 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[5]  ; CLOCK_50   ; 3.980 ; 3.980 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[6]  ; CLOCK_50   ; 3.967 ; 3.967 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[7]  ; CLOCK_50   ; 3.863 ; 3.863 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[8]  ; CLOCK_50   ; 4.019 ; 4.019 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[9]  ; CLOCK_50   ; 3.940 ; 3.940 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[10] ; CLOCK_50   ; 3.820 ; 3.820 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[11] ; CLOCK_50   ; 4.245 ; 4.245 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[12] ; CLOCK_50   ; 3.872 ; 3.872 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[13] ; CLOCK_50   ; 4.036 ; 4.036 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[14] ; CLOCK_50   ; 3.835 ; 3.835 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[15] ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[16] ; CLOCK_50   ; 4.027 ; 4.027 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[17] ; CLOCK_50   ; 3.738 ; 3.738 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[18] ; CLOCK_50   ; 3.888 ; 3.888 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[19] ; CLOCK_50   ; 3.935 ; 3.935 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[20] ; CLOCK_50   ; 4.199 ; 4.199 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[21] ; CLOCK_50   ; 3.934 ; 3.934 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[22] ; CLOCK_50   ; 4.031 ; 4.031 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[23] ; CLOCK_50   ; 4.052 ; 4.052 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[24] ; CLOCK_50   ; 3.959 ; 3.959 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[25] ; CLOCK_50   ; 4.024 ; 4.024 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[26] ; CLOCK_50   ; 4.013 ; 4.013 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[27] ; CLOCK_50   ; 4.040 ; 4.040 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[28] ; CLOCK_50   ; 4.052 ; 4.052 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[29] ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[30] ; CLOCK_50   ; 3.897 ; 3.897 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[31] ; CLOCK_50   ; 3.953 ; 3.953 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_ID[*]     ; CLOCK_50   ; 4.073 ; 4.073 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[0]    ; CLOCK_50   ; 4.073 ; 4.073 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[1]    ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[2]    ; CLOCK_50   ; 3.899 ; 3.899 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[3]    ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[4]    ; CLOCK_50   ; 3.774 ; 3.774 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[5]    ; CLOCK_50   ; 3.756 ; 3.756 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[6]    ; CLOCK_50   ; 3.779 ; 3.779 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[7]    ; CLOCK_50   ; 3.932 ; 3.932 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[8]    ; CLOCK_50   ; 3.967 ; 3.967 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[9]    ; CLOCK_50   ; 3.798 ; 3.798 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[10]   ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[11]   ; CLOCK_50   ; 3.754 ; 3.754 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[12]   ; CLOCK_50   ; 3.918 ; 3.918 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[13]   ; CLOCK_50   ; 3.788 ; 3.788 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[14]   ; CLOCK_50   ; 3.895 ; 3.895 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[15]   ; CLOCK_50   ; 3.956 ; 3.956 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[16]   ; CLOCK_50   ; 3.953 ; 3.953 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[17]   ; CLOCK_50   ; 3.880 ; 3.880 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[18]   ; CLOCK_50   ; 3.932 ; 3.932 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[19]   ; CLOCK_50   ; 3.938 ; 3.938 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[20]   ; CLOCK_50   ; 3.700 ; 3.700 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[21]   ; CLOCK_50   ; 3.927 ; 3.927 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[22]   ; CLOCK_50   ; 3.777 ; 3.777 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[23]   ; CLOCK_50   ; 3.793 ; 3.793 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[24]   ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[25]   ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[26]   ; CLOCK_50   ; 3.788 ; 3.788 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[27]   ; CLOCK_50   ; 3.948 ; 3.948 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[28]   ; CLOCK_50   ; 3.780 ; 3.780 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[29]   ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[30]   ; CLOCK_50   ; 3.787 ; 3.787 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[31]   ; CLOCK_50   ; 3.955 ; 3.955 ; Rise       ; CLOCK_50        ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; Instruction_ID[*]   ; CLOCK_50   ; 3.738 ; 3.738 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[0]  ; CLOCK_50   ; 4.020 ; 4.020 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[1]  ; CLOCK_50   ; 4.153 ; 4.153 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[2]  ; CLOCK_50   ; 3.926 ; 3.926 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[3]  ; CLOCK_50   ; 4.163 ; 4.163 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[4]  ; CLOCK_50   ; 3.962 ; 3.962 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[5]  ; CLOCK_50   ; 3.980 ; 3.980 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[6]  ; CLOCK_50   ; 3.967 ; 3.967 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[7]  ; CLOCK_50   ; 3.863 ; 3.863 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[8]  ; CLOCK_50   ; 4.019 ; 4.019 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[9]  ; CLOCK_50   ; 3.940 ; 3.940 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[10] ; CLOCK_50   ; 3.820 ; 3.820 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[11] ; CLOCK_50   ; 4.245 ; 4.245 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[12] ; CLOCK_50   ; 3.872 ; 3.872 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[13] ; CLOCK_50   ; 4.036 ; 4.036 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[14] ; CLOCK_50   ; 3.835 ; 3.835 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[15] ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[16] ; CLOCK_50   ; 4.027 ; 4.027 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[17] ; CLOCK_50   ; 3.738 ; 3.738 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[18] ; CLOCK_50   ; 3.888 ; 3.888 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[19] ; CLOCK_50   ; 3.935 ; 3.935 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[20] ; CLOCK_50   ; 4.199 ; 4.199 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[21] ; CLOCK_50   ; 3.934 ; 3.934 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[22] ; CLOCK_50   ; 4.031 ; 4.031 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[23] ; CLOCK_50   ; 4.052 ; 4.052 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[24] ; CLOCK_50   ; 3.959 ; 3.959 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[25] ; CLOCK_50   ; 4.024 ; 4.024 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[26] ; CLOCK_50   ; 4.013 ; 4.013 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[27] ; CLOCK_50   ; 4.040 ; 4.040 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[28] ; CLOCK_50   ; 4.052 ; 4.052 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[29] ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[30] ; CLOCK_50   ; 3.897 ; 3.897 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[31] ; CLOCK_50   ; 3.953 ; 3.953 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_ID[*]     ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[0]    ; CLOCK_50   ; 4.073 ; 4.073 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[1]    ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[2]    ; CLOCK_50   ; 3.899 ; 3.899 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[3]    ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[4]    ; CLOCK_50   ; 3.774 ; 3.774 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[5]    ; CLOCK_50   ; 3.756 ; 3.756 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[6]    ; CLOCK_50   ; 3.779 ; 3.779 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[7]    ; CLOCK_50   ; 3.932 ; 3.932 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[8]    ; CLOCK_50   ; 3.967 ; 3.967 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[9]    ; CLOCK_50   ; 3.798 ; 3.798 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[10]   ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[11]   ; CLOCK_50   ; 3.754 ; 3.754 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[12]   ; CLOCK_50   ; 3.918 ; 3.918 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[13]   ; CLOCK_50   ; 3.788 ; 3.788 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[14]   ; CLOCK_50   ; 3.895 ; 3.895 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[15]   ; CLOCK_50   ; 3.956 ; 3.956 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[16]   ; CLOCK_50   ; 3.953 ; 3.953 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[17]   ; CLOCK_50   ; 3.880 ; 3.880 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[18]   ; CLOCK_50   ; 3.932 ; 3.932 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[19]   ; CLOCK_50   ; 3.938 ; 3.938 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[20]   ; CLOCK_50   ; 3.700 ; 3.700 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[21]   ; CLOCK_50   ; 3.927 ; 3.927 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[22]   ; CLOCK_50   ; 3.777 ; 3.777 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[23]   ; CLOCK_50   ; 3.793 ; 3.793 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[24]   ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[25]   ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[26]   ; CLOCK_50   ; 3.788 ; 3.788 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[27]   ; CLOCK_50   ; 3.948 ; 3.948 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[28]   ; CLOCK_50   ; 3.780 ; 3.780 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[29]   ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[30]   ; CLOCK_50   ; 3.787 ; 3.787 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[31]   ; CLOCK_50   ; 3.955 ; 3.955 ; Rise       ; CLOCK_50        ;
+---------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.425   ; 0.241 ; N/A      ; N/A     ; -1.423              ;
;  CLOCK_50        ; -3.425   ; 0.241 ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS  ; -221.153 ; 0.0   ; 0.0      ; 0.0     ; -201.988            ;
;  CLOCK_50        ; -221.153 ; 0.000 ; N/A      ; N/A     ; -201.988            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------+
; Setup Times                                                                        ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]   ; CLOCK_50   ; 4.207  ; 4.207  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]  ; CLOCK_50   ; -0.068 ; -0.068 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]  ; CLOCK_50   ; 3.846  ; 3.846  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]  ; CLOCK_50   ; 3.811  ; 3.811  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]  ; CLOCK_50   ; 4.125  ; 4.125  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]  ; CLOCK_50   ; 4.207  ; 4.207  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]  ; CLOCK_50   ; 3.781  ; 3.781  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]  ; CLOCK_50   ; 3.866  ; 3.866  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]  ; CLOCK_50   ; 3.537  ; 3.537  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]  ; CLOCK_50   ; 4.058  ; 4.058  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]  ; CLOCK_50   ; 3.842  ; 3.842  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10] ; CLOCK_50   ; 3.530  ; 3.530  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11] ; CLOCK_50   ; 3.790  ; 3.790  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12] ; CLOCK_50   ; 3.766  ; 3.766  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13] ; CLOCK_50   ; 3.786  ; 3.786  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14] ; CLOCK_50   ; 4.041  ; 4.041  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15] ; CLOCK_50   ; 3.586  ; 3.586  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16] ; CLOCK_50   ; 3.906  ; 3.906  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17] ; CLOCK_50   ; 3.651  ; 3.651  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18] ; CLOCK_50   ; 3.768  ; 3.768  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19] ; CLOCK_50   ; 3.974  ; 3.974  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20] ; CLOCK_50   ; 3.982  ; 3.982  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21] ; CLOCK_50   ; 3.981  ; 3.981  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22] ; CLOCK_50   ; 4.096  ; 4.096  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23] ; CLOCK_50   ; 4.023  ; 4.023  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24] ; CLOCK_50   ; 3.699  ; 3.699  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25] ; CLOCK_50   ; 3.733  ; 3.733  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26] ; CLOCK_50   ; 3.729  ; 3.729  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27] ; CLOCK_50   ; 3.510  ; 3.510  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28] ; CLOCK_50   ; 4.130  ; 4.130  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29] ; CLOCK_50   ; 3.658  ; 3.658  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30] ; CLOCK_50   ; 4.076  ; 4.076  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31] ; CLOCK_50   ; 3.736  ; 3.736  ; Rise       ; CLOCK_50        ;
; PCSrc_MEM            ; CLOCK_50   ; 0.981  ; 0.981  ; Rise       ; CLOCK_50        ;
+----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]   ; CLOCK_50   ; 0.461  ; 0.461  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]  ; CLOCK_50   ; 0.461  ; 0.461  ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]  ; CLOCK_50   ; -1.985 ; -1.985 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]  ; CLOCK_50   ; -1.895 ; -1.895 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]  ; CLOCK_50   ; -2.095 ; -2.095 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]  ; CLOCK_50   ; -2.108 ; -2.108 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]  ; CLOCK_50   ; -1.872 ; -1.872 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]  ; CLOCK_50   ; -1.907 ; -1.907 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]  ; CLOCK_50   ; -1.784 ; -1.784 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]  ; CLOCK_50   ; -2.043 ; -2.043 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]  ; CLOCK_50   ; -1.955 ; -1.955 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10] ; CLOCK_50   ; -1.763 ; -1.763 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11] ; CLOCK_50   ; -1.901 ; -1.901 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12] ; CLOCK_50   ; -1.872 ; -1.872 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13] ; CLOCK_50   ; -1.885 ; -1.885 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14] ; CLOCK_50   ; -2.033 ; -2.033 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15] ; CLOCK_50   ; -1.806 ; -1.806 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16] ; CLOCK_50   ; -1.924 ; -1.924 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17] ; CLOCK_50   ; -1.828 ; -1.828 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18] ; CLOCK_50   ; -1.873 ; -1.873 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19] ; CLOCK_50   ; -2.019 ; -2.019 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20] ; CLOCK_50   ; -2.037 ; -2.037 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21] ; CLOCK_50   ; -1.977 ; -1.977 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22] ; CLOCK_50   ; -2.069 ; -2.069 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23] ; CLOCK_50   ; -2.023 ; -2.023 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24] ; CLOCK_50   ; -1.855 ; -1.855 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25] ; CLOCK_50   ; -1.873 ; -1.873 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26] ; CLOCK_50   ; -1.865 ; -1.865 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27] ; CLOCK_50   ; -1.737 ; -1.737 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28] ; CLOCK_50   ; -2.086 ; -2.086 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29] ; CLOCK_50   ; -1.811 ; -1.811 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30] ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31] ; CLOCK_50   ; -1.858 ; -1.858 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM            ; CLOCK_50   ; 0.468  ; 0.468  ; Rise       ; CLOCK_50        ;
+----------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; Instruction_ID[*]   ; CLOCK_50   ; 7.588 ; 7.588 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[0]  ; CLOCK_50   ; 7.135 ; 7.135 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[1]  ; CLOCK_50   ; 7.383 ; 7.383 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[2]  ; CLOCK_50   ; 6.884 ; 6.884 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[3]  ; CLOCK_50   ; 7.352 ; 7.352 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[4]  ; CLOCK_50   ; 6.933 ; 6.933 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[5]  ; CLOCK_50   ; 7.082 ; 7.082 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[6]  ; CLOCK_50   ; 6.936 ; 6.936 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[7]  ; CLOCK_50   ; 6.709 ; 6.709 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[8]  ; CLOCK_50   ; 7.104 ; 7.104 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[9]  ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[10] ; CLOCK_50   ; 6.655 ; 6.655 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[11] ; CLOCK_50   ; 7.588 ; 7.588 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[12] ; CLOCK_50   ; 6.723 ; 6.723 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[13] ; CLOCK_50   ; 7.121 ; 7.121 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[14] ; CLOCK_50   ; 6.668 ; 6.668 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[15] ; CLOCK_50   ; 7.573 ; 7.573 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[16] ; CLOCK_50   ; 7.153 ; 7.153 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[17] ; CLOCK_50   ; 6.443 ; 6.443 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[18] ; CLOCK_50   ; 6.752 ; 6.752 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[19] ; CLOCK_50   ; 6.886 ; 6.886 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[20] ; CLOCK_50   ; 7.415 ; 7.415 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[21] ; CLOCK_50   ; 6.888 ; 6.888 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[22] ; CLOCK_50   ; 7.110 ; 7.110 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[23] ; CLOCK_50   ; 7.181 ; 7.181 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[24] ; CLOCK_50   ; 6.946 ; 6.946 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[25] ; CLOCK_50   ; 7.103 ; 7.103 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[26] ; CLOCK_50   ; 7.083 ; 7.083 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[27] ; CLOCK_50   ; 7.205 ; 7.205 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[28] ; CLOCK_50   ; 7.150 ; 7.150 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[29] ; CLOCK_50   ; 7.152 ; 7.152 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[30] ; CLOCK_50   ; 6.842 ; 6.842 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[31] ; CLOCK_50   ; 6.905 ; 6.905 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_ID[*]     ; CLOCK_50   ; 7.316 ; 7.316 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[0]    ; CLOCK_50   ; 7.316 ; 7.316 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[1]    ; CLOCK_50   ; 6.422 ; 6.422 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[2]    ; CLOCK_50   ; 7.020 ; 7.020 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[3]    ; CLOCK_50   ; 6.774 ; 6.774 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[4]    ; CLOCK_50   ; 6.634 ; 6.634 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[5]    ; CLOCK_50   ; 6.718 ; 6.718 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[6]    ; CLOCK_50   ; 6.641 ; 6.641 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[7]    ; CLOCK_50   ; 6.927 ; 6.927 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[8]    ; CLOCK_50   ; 7.099 ; 7.099 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[9]    ; CLOCK_50   ; 6.769 ; 6.769 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[10]   ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[11]   ; CLOCK_50   ; 6.607 ; 6.607 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[12]   ; CLOCK_50   ; 7.054 ; 7.054 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[13]   ; CLOCK_50   ; 6.657 ; 6.657 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[14]   ; CLOCK_50   ; 6.910 ; 6.910 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[15]   ; CLOCK_50   ; 7.089 ; 7.089 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[16]   ; CLOCK_50   ; 7.087 ; 7.087 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[17]   ; CLOCK_50   ; 7.004 ; 7.004 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[18]   ; CLOCK_50   ; 7.063 ; 7.063 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[19]   ; CLOCK_50   ; 7.072 ; 7.072 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[20]   ; CLOCK_50   ; 6.445 ; 6.445 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[21]   ; CLOCK_50   ; 7.055 ; 7.055 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[22]   ; CLOCK_50   ; 6.758 ; 6.758 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[23]   ; CLOCK_50   ; 6.780 ; 6.780 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[24]   ; CLOCK_50   ; 7.073 ; 7.073 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[25]   ; CLOCK_50   ; 6.672 ; 6.672 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[26]   ; CLOCK_50   ; 6.658 ; 6.658 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[27]   ; CLOCK_50   ; 7.084 ; 7.084 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[28]   ; CLOCK_50   ; 6.751 ; 6.751 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[29]   ; CLOCK_50   ; 6.774 ; 6.774 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[30]   ; CLOCK_50   ; 6.753 ; 6.753 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[31]   ; CLOCK_50   ; 6.973 ; 6.973 ; Rise       ; CLOCK_50        ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; Instruction_ID[*]   ; CLOCK_50   ; 3.738 ; 3.738 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[0]  ; CLOCK_50   ; 4.020 ; 4.020 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[1]  ; CLOCK_50   ; 4.153 ; 4.153 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[2]  ; CLOCK_50   ; 3.926 ; 3.926 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[3]  ; CLOCK_50   ; 4.163 ; 4.163 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[4]  ; CLOCK_50   ; 3.962 ; 3.962 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[5]  ; CLOCK_50   ; 3.980 ; 3.980 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[6]  ; CLOCK_50   ; 3.967 ; 3.967 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[7]  ; CLOCK_50   ; 3.863 ; 3.863 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[8]  ; CLOCK_50   ; 4.019 ; 4.019 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[9]  ; CLOCK_50   ; 3.940 ; 3.940 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[10] ; CLOCK_50   ; 3.820 ; 3.820 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[11] ; CLOCK_50   ; 4.245 ; 4.245 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[12] ; CLOCK_50   ; 3.872 ; 3.872 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[13] ; CLOCK_50   ; 4.036 ; 4.036 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[14] ; CLOCK_50   ; 3.835 ; 3.835 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[15] ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[16] ; CLOCK_50   ; 4.027 ; 4.027 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[17] ; CLOCK_50   ; 3.738 ; 3.738 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[18] ; CLOCK_50   ; 3.888 ; 3.888 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[19] ; CLOCK_50   ; 3.935 ; 3.935 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[20] ; CLOCK_50   ; 4.199 ; 4.199 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[21] ; CLOCK_50   ; 3.934 ; 3.934 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[22] ; CLOCK_50   ; 4.031 ; 4.031 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[23] ; CLOCK_50   ; 4.052 ; 4.052 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[24] ; CLOCK_50   ; 3.959 ; 3.959 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[25] ; CLOCK_50   ; 4.024 ; 4.024 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[26] ; CLOCK_50   ; 4.013 ; 4.013 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[27] ; CLOCK_50   ; 4.040 ; 4.040 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[28] ; CLOCK_50   ; 4.052 ; 4.052 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[29] ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[30] ; CLOCK_50   ; 3.897 ; 3.897 ; Rise       ; CLOCK_50        ;
;  Instruction_ID[31] ; CLOCK_50   ; 3.953 ; 3.953 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_ID[*]     ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[0]    ; CLOCK_50   ; 4.073 ; 4.073 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[1]    ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[2]    ; CLOCK_50   ; 3.899 ; 3.899 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[3]    ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[4]    ; CLOCK_50   ; 3.774 ; 3.774 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[5]    ; CLOCK_50   ; 3.756 ; 3.756 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[6]    ; CLOCK_50   ; 3.779 ; 3.779 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[7]    ; CLOCK_50   ; 3.932 ; 3.932 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[8]    ; CLOCK_50   ; 3.967 ; 3.967 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[9]    ; CLOCK_50   ; 3.798 ; 3.798 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[10]   ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[11]   ; CLOCK_50   ; 3.754 ; 3.754 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[12]   ; CLOCK_50   ; 3.918 ; 3.918 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[13]   ; CLOCK_50   ; 3.788 ; 3.788 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[14]   ; CLOCK_50   ; 3.895 ; 3.895 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[15]   ; CLOCK_50   ; 3.956 ; 3.956 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[16]   ; CLOCK_50   ; 3.953 ; 3.953 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[17]   ; CLOCK_50   ; 3.880 ; 3.880 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[18]   ; CLOCK_50   ; 3.932 ; 3.932 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[19]   ; CLOCK_50   ; 3.938 ; 3.938 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[20]   ; CLOCK_50   ; 3.700 ; 3.700 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[21]   ; CLOCK_50   ; 3.927 ; 3.927 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[22]   ; CLOCK_50   ; 3.777 ; 3.777 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[23]   ; CLOCK_50   ; 3.793 ; 3.793 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[24]   ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[25]   ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[26]   ; CLOCK_50   ; 3.788 ; 3.788 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[27]   ; CLOCK_50   ; 3.948 ; 3.948 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[28]   ; CLOCK_50   ; 3.780 ; 3.780 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[29]   ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[30]   ; CLOCK_50   ; 3.787 ; 3.787 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_ID[31]   ; CLOCK_50   ; 3.955 ; 3.955 ; Rise       ; CLOCK_50        ;
+---------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 932      ; 256      ; 16       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 932      ; 256      ; 16       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 64    ; 64   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Thu Aug 14 21:46:49 2014
Info: Command: quartus_sta MIPS32 -c MIPS32
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.425
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.425      -221.153 CLOCK_50 
Info (332146): Worst-case hold slack is 0.528
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.528         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -201.988 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.479
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.479       -75.438 CLOCK_50 
Info (332146): Worst-case hold slack is 0.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.241         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -201.988 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 390 megabytes
    Info: Processing ended: Thu Aug 14 21:46:51 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


