Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Aug 20 14:45:24 2022
| Host         : LAPTOP-RHBK633D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cpu_timing_summary_routed.rpt -rpx cpu_timing_summary_routed.rpx
| Design       : cpu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 103 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 17477 register/latch pins with no clock driven by root clock pin: PIL0/clk_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_cause_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[10]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[11]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[12]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[13]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[14]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[15]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/DIV0/ready_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[0]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[1]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[2]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[3]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[4]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/stall_req_for_madd_msub_reg/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[10]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[11]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[12]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[13]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[14]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[15]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[16]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[17]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[18]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[19]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[20]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[21]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[22]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[23]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[24]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[25]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[26]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[27]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[28]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[29]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[30]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[31]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[4]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[5]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[6]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[7]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[10]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[11]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[12]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[13]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[9]/C (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/o_cnt_reg[0]/C (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/o_cnt_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[10]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[11]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[12]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[13]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[14]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[15]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[4]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_we_reg/C (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: sccpu/divide_clk0/clk1_reg/C (HIGH)

 There are 172 register/latch pins with no clock driven by root clock pin: sccpu/divide_clk0/clk2_reg/C (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: sccpu/divide_clk0/clk3_reg/C (HIGH)

 There are 141 register/latch pins with no clock driven by root clock pin: sccpu/divide_clk0/clk4_reg/C (HIGH)

 There are 235 register/latch pins with no clock driven by root clock pin: sccpu/divide_clk0/clk5_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[0]/C (HIGH)

 There are 163 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[0]_rep/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[1]/C (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[1]_rep/C (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[1]_rep__0/C (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[2]/C (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[2]_rep/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[3]/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[4]/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[5]/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[6]/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7x16_0/cnt_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 170568 pins that are not constrained for maximum delay. (HIGH)

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     70.670        0.000                      0                  107        0.171        0.000                      0                  107       49.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            70.670        0.000                      0                   53        0.171        0.000                      0                   53       49.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                 85.731        0.000                      0                   54        1.210        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       70.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             70.670ns  (required time - arrival time)
  Source:                 PIL0/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        29.299ns  (logic 10.910ns (37.236%)  route 18.389ns (62.764%))
  Logic Levels:           33  (CARRY4=21 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 105.141 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y157        FDRE                                         r  PIL0/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.419     5.870 r  PIL0/i_reg[6]/Q
                         net (fo=1, routed)           1.256     7.126    PIL0/i[6]
    SLICE_X75Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.972 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.972    PIL0/i3_carry__0_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.306 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           1.863    10.168    PIL0/p_1_in[10]
    SLICE_X78Y166        LUT1 (Prop_lut1_I0_O)        0.303    10.471 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000    10.471    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X78Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.004 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.004    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  PIL0/i2_inferred__0__149_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.121    PIL0/i2_inferred__0__149_carry__2_i_9_n_5
    SLICE_X78Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.238 r  PIL0/i2_inferred__0__149_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.238    PIL0/i2_inferred__0__149_carry__3_i_9_n_5
    SLICE_X78Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.553 r  PIL0/i2_inferred__0__149_carry__4_i_6/O[3]
                         net (fo=4, routed)           1.282    12.836    PIL0/i4[24]
    SLICE_X81Y164        LUT3 (Prop_lut3_I0_O)        0.333    13.169 r  PIL0/i2_inferred__0__2_carry__4_i_14/O
                         net (fo=11, routed)          1.818    14.987    PIL0/i3__0__0[24]
    SLICE_X72Y162        LUT5 (Prop_lut5_I1_O)        0.326    15.313 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.737    16.050    PIL0/i2_inferred__0__2_carry__4_i_3_n_5
    SLICE_X77Y161        LUT6 (Prop_lut6_I0_O)        0.124    16.174 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.174    PIL0/i2_inferred__0__2_carry__4_i_7_n_5
    SLICE_X77Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.724 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.724    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X77Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.838    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X77Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  PIL0/i2_inferred__0__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.952    PIL0/i2_inferred__0__2_carry__6_n_5
    SLICE_X77Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  PIL0/i2_inferred__0__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.066    PIL0/i2_inferred__0__2_carry__7_n_5
    SLICE_X77Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.400 r  PIL0/i2_inferred__0__2_carry__8/O[1]
                         net (fo=6, routed)           1.000    18.400    PIL0/i2_inferred__0__2_carry__8_n_11
    SLICE_X75Y167        LUT3 (Prop_lut3_I2_O)        0.328    18.728 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.939    19.667    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X75Y168        LUT4 (Prop_lut4_I0_O)        0.332    19.999 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.999    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X75Y168        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.423 r  PIL0/i2_inferred__0__90_carry__1/O[1]
                         net (fo=2, routed)           1.386    21.809    PIL0/i2_inferred__0__90_carry__1_n_11
    SLICE_X81Y167        LUT2 (Prop_lut2_I0_O)        0.303    22.112 r  PIL0/i2_inferred__0__137_carry_i_3/O
                         net (fo=1, routed)           0.000    22.112    PIL0/i2_inferred__0__137_carry_i_3_n_5
    SLICE_X81Y167        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.692 r  PIL0/i2_inferred__0__137_carry/O[2]
                         net (fo=1, routed)           0.987    23.678    PIL0/i2_inferred__0__137_carry_n_10
    SLICE_X79Y163        LUT4 (Prop_lut4_I3_O)        0.302    23.980 r  PIL0/i2_inferred__0__149_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.980    PIL0/i2_inferred__0__149_carry__4_i_5_n_5
    SLICE_X79Y163        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.404 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           0.633    25.038    PIL0/i2_inferred__0__149_carry__4_n_11
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    25.911 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          2.343    28.254    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X73Y154        LUT3 (Prop_lut3_I1_O)        0.313    28.567 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    28.567    PIL0/i[8]_i_3_n_5
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.968 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.968    PIL0/i_reg[8]_i_2_n_5
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.082 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.082    PIL0/i_reg[12]_i_2_n_5
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.196 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.196    PIL0/i_reg[16]_i_2_n_5
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.418 r  PIL0/i_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.637    30.055    PIL0/i1[17]
    SLICE_X72Y157        LUT5 (Prop_lut5_I0_O)        0.299    30.354 r  PIL0/i[17]_i_1/O
                         net (fo=8, routed)           1.591    31.945    PIL0/i[17]_i_1_n_5
    SLICE_X79Y154        LUT6 (Prop_lut6_I5_O)        0.124    32.069 r  PIL0/clk1_inferred__0_carry__1_i_1/O
                         net (fo=1, routed)           0.642    32.711    PIL0/clk1_inferred__0_carry__1_i_1_n_5
    SLICE_X72Y154        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.237 r  PIL0/clk1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.237    PIL0/clk1_inferred__0_carry__1_n_5
    SLICE_X72Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.351 r  PIL0/clk1_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           1.275    34.626    PIL0/clk10_in
    SLICE_X77Y155        LUT5 (Prop_lut5_I1_O)        0.124    34.750 r  PIL0/clk_i_1/O
                         net (fo=1, routed)           0.000    34.750    PIL0/clk_i_1_n_5
    SLICE_X77Y155        FDRE                                         r  PIL0/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.719   105.141    PIL0/clk_in_IBUF_BUFG
    SLICE_X77Y155        FDRE                                         r  PIL0/clk_reg/C
                         clock pessimism              0.285   105.427    
                         clock uncertainty           -0.035   105.391    
    SLICE_X77Y155        FDRE (Setup_fdre_C_D)        0.029   105.420    PIL0/clk_reg
  -------------------------------------------------------------------
                         required time                        105.420    
                         arrival time                         -34.750    
  -------------------------------------------------------------------
                         slack                                 70.670    

Slack (MET) :             73.559ns  (required time - arrival time)
  Source:                 PIL0/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.274ns  (logic 10.136ns (38.577%)  route 16.138ns (61.423%))
  Logic Levels:           30  (CARRY4=20 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 105.137 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y157        FDRE                                         r  PIL0/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.419     5.870 r  PIL0/i_reg[6]/Q
                         net (fo=1, routed)           1.256     7.126    PIL0/i[6]
    SLICE_X75Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.972 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.972    PIL0/i3_carry__0_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.306 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           1.863    10.168    PIL0/p_1_in[10]
    SLICE_X78Y166        LUT1 (Prop_lut1_I0_O)        0.303    10.471 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000    10.471    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X78Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.004 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.004    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  PIL0/i2_inferred__0__149_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.121    PIL0/i2_inferred__0__149_carry__2_i_9_n_5
    SLICE_X78Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.238 r  PIL0/i2_inferred__0__149_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.238    PIL0/i2_inferred__0__149_carry__3_i_9_n_5
    SLICE_X78Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.553 r  PIL0/i2_inferred__0__149_carry__4_i_6/O[3]
                         net (fo=4, routed)           1.282    12.836    PIL0/i4[24]
    SLICE_X81Y164        LUT3 (Prop_lut3_I0_O)        0.333    13.169 r  PIL0/i2_inferred__0__2_carry__4_i_14/O
                         net (fo=11, routed)          1.818    14.987    PIL0/i3__0__0[24]
    SLICE_X72Y162        LUT5 (Prop_lut5_I1_O)        0.326    15.313 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.737    16.050    PIL0/i2_inferred__0__2_carry__4_i_3_n_5
    SLICE_X77Y161        LUT6 (Prop_lut6_I0_O)        0.124    16.174 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.174    PIL0/i2_inferred__0__2_carry__4_i_7_n_5
    SLICE_X77Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.724 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.724    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X77Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.838    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X77Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  PIL0/i2_inferred__0__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.952    PIL0/i2_inferred__0__2_carry__6_n_5
    SLICE_X77Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  PIL0/i2_inferred__0__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.066    PIL0/i2_inferred__0__2_carry__7_n_5
    SLICE_X77Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.400 r  PIL0/i2_inferred__0__2_carry__8/O[1]
                         net (fo=6, routed)           1.000    18.400    PIL0/i2_inferred__0__2_carry__8_n_11
    SLICE_X75Y167        LUT3 (Prop_lut3_I2_O)        0.328    18.728 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.939    19.667    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X75Y168        LUT4 (Prop_lut4_I0_O)        0.332    19.999 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.999    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X75Y168        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.423 r  PIL0/i2_inferred__0__90_carry__1/O[1]
                         net (fo=2, routed)           1.386    21.809    PIL0/i2_inferred__0__90_carry__1_n_11
    SLICE_X81Y167        LUT2 (Prop_lut2_I0_O)        0.303    22.112 r  PIL0/i2_inferred__0__137_carry_i_3/O
                         net (fo=1, routed)           0.000    22.112    PIL0/i2_inferred__0__137_carry_i_3_n_5
    SLICE_X81Y167        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.692 r  PIL0/i2_inferred__0__137_carry/O[2]
                         net (fo=1, routed)           0.987    23.678    PIL0/i2_inferred__0__137_carry_n_10
    SLICE_X79Y163        LUT4 (Prop_lut4_I3_O)        0.302    23.980 r  PIL0/i2_inferred__0__149_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.980    PIL0/i2_inferred__0__149_carry__4_i_5_n_5
    SLICE_X79Y163        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.404 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           0.633    25.038    PIL0/i2_inferred__0__149_carry__4_n_11
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    25.911 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          2.343    28.254    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X73Y154        LUT3 (Prop_lut3_I1_O)        0.313    28.567 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    28.567    PIL0/i[8]_i_3_n_5
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.968 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.968    PIL0/i_reg[8]_i_2_n_5
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.082 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.082    PIL0/i_reg[12]_i_2_n_5
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.196 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.196    PIL0/i_reg[16]_i_2_n_5
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.310 r  PIL0/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.310    PIL0/i_reg[20]_i_2_n_5
    SLICE_X73Y158        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.532 r  PIL0/i_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.429    29.961    PIL0/i1[21]
    SLICE_X72Y157        LUT5 (Prop_lut5_I0_O)        0.299    30.260 r  PIL0/i[21]_i_1/O
                         net (fo=9, routed)           1.466    31.725    PIL0/i[21]_i_1_n_5
    SLICE_X75Y162        FDRE                                         r  PIL0/i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.715   105.137    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y162        FDRE                                         r  PIL0/i_reg[21]/C
                         clock pessimism              0.285   105.423    
                         clock uncertainty           -0.035   105.387    
    SLICE_X75Y162        FDRE (Setup_fdre_C_D)       -0.103   105.284    PIL0/i_reg[21]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                         -31.725    
  -------------------------------------------------------------------
                         slack                                 73.559    

Slack (MET) :             73.813ns  (required time - arrival time)
  Source:                 PIL0/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.021ns  (logic 9.908ns (38.078%)  route 16.113ns (61.922%))
  Logic Levels:           28  (CARRY4=18 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 105.139 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y157        FDRE                                         r  PIL0/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.419     5.870 r  PIL0/i_reg[6]/Q
                         net (fo=1, routed)           1.256     7.126    PIL0/i[6]
    SLICE_X75Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.972 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.972    PIL0/i3_carry__0_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.306 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           1.863    10.168    PIL0/p_1_in[10]
    SLICE_X78Y166        LUT1 (Prop_lut1_I0_O)        0.303    10.471 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000    10.471    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X78Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.004 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.004    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  PIL0/i2_inferred__0__149_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.121    PIL0/i2_inferred__0__149_carry__2_i_9_n_5
    SLICE_X78Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.238 r  PIL0/i2_inferred__0__149_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.238    PIL0/i2_inferred__0__149_carry__3_i_9_n_5
    SLICE_X78Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.553 r  PIL0/i2_inferred__0__149_carry__4_i_6/O[3]
                         net (fo=4, routed)           1.282    12.836    PIL0/i4[24]
    SLICE_X81Y164        LUT3 (Prop_lut3_I0_O)        0.333    13.169 r  PIL0/i2_inferred__0__2_carry__4_i_14/O
                         net (fo=11, routed)          1.818    14.987    PIL0/i3__0__0[24]
    SLICE_X72Y162        LUT5 (Prop_lut5_I1_O)        0.326    15.313 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.737    16.050    PIL0/i2_inferred__0__2_carry__4_i_3_n_5
    SLICE_X77Y161        LUT6 (Prop_lut6_I0_O)        0.124    16.174 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.174    PIL0/i2_inferred__0__2_carry__4_i_7_n_5
    SLICE_X77Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.724 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.724    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X77Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.838    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X77Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  PIL0/i2_inferred__0__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.952    PIL0/i2_inferred__0__2_carry__6_n_5
    SLICE_X77Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  PIL0/i2_inferred__0__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.066    PIL0/i2_inferred__0__2_carry__7_n_5
    SLICE_X77Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.400 r  PIL0/i2_inferred__0__2_carry__8/O[1]
                         net (fo=6, routed)           1.000    18.400    PIL0/i2_inferred__0__2_carry__8_n_11
    SLICE_X75Y167        LUT3 (Prop_lut3_I2_O)        0.328    18.728 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.939    19.667    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X75Y168        LUT4 (Prop_lut4_I0_O)        0.332    19.999 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.999    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X75Y168        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.423 r  PIL0/i2_inferred__0__90_carry__1/O[1]
                         net (fo=2, routed)           1.386    21.809    PIL0/i2_inferred__0__90_carry__1_n_11
    SLICE_X81Y167        LUT2 (Prop_lut2_I0_O)        0.303    22.112 r  PIL0/i2_inferred__0__137_carry_i_3/O
                         net (fo=1, routed)           0.000    22.112    PIL0/i2_inferred__0__137_carry_i_3_n_5
    SLICE_X81Y167        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.692 r  PIL0/i2_inferred__0__137_carry/O[2]
                         net (fo=1, routed)           0.987    23.678    PIL0/i2_inferred__0__137_carry_n_10
    SLICE_X79Y163        LUT4 (Prop_lut4_I3_O)        0.302    23.980 r  PIL0/i2_inferred__0__149_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.980    PIL0/i2_inferred__0__149_carry__4_i_5_n_5
    SLICE_X79Y163        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.404 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           0.633    25.038    PIL0/i2_inferred__0__149_carry__4_n_11
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    25.911 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          2.343    28.254    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X73Y154        LUT3 (Prop_lut3_I1_O)        0.313    28.567 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    28.567    PIL0/i[8]_i_3_n_5
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.968 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.968    PIL0/i_reg[8]_i_2_n_5
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.082 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.082    PIL0/i_reg[12]_i_2_n_5
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.304 r  PIL0/i_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.667    29.971    PIL0/i1[13]
    SLICE_X72Y156        LUT5 (Prop_lut5_I0_O)        0.299    30.270 r  PIL0/i[13]_i_1/O
                         net (fo=6, routed)           1.202    31.471    PIL0/i[13]_i_1_n_5
    SLICE_X75Y159        FDRE                                         r  PIL0/i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.717   105.139    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y159        FDRE                                         r  PIL0/i_reg[13]/C
                         clock pessimism              0.285   105.425    
                         clock uncertainty           -0.035   105.389    
    SLICE_X75Y159        FDRE (Setup_fdre_C_D)       -0.105   105.284    PIL0/i_reg[13]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                         -31.471    
  -------------------------------------------------------------------
                         slack                                 73.813    

Slack (MET) :             73.931ns  (required time - arrival time)
  Source:                 PIL0/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        25.886ns  (logic 10.022ns (38.715%)  route 15.864ns (61.285%))
  Logic Levels:           29  (CARRY4=19 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 105.140 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y157        FDRE                                         r  PIL0/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.419     5.870 r  PIL0/i_reg[6]/Q
                         net (fo=1, routed)           1.256     7.126    PIL0/i[6]
    SLICE_X75Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.972 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.972    PIL0/i3_carry__0_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.306 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           1.863    10.168    PIL0/p_1_in[10]
    SLICE_X78Y166        LUT1 (Prop_lut1_I0_O)        0.303    10.471 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000    10.471    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X78Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.004 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.004    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  PIL0/i2_inferred__0__149_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.121    PIL0/i2_inferred__0__149_carry__2_i_9_n_5
    SLICE_X78Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.238 r  PIL0/i2_inferred__0__149_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.238    PIL0/i2_inferred__0__149_carry__3_i_9_n_5
    SLICE_X78Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.553 r  PIL0/i2_inferred__0__149_carry__4_i_6/O[3]
                         net (fo=4, routed)           1.282    12.836    PIL0/i4[24]
    SLICE_X81Y164        LUT3 (Prop_lut3_I0_O)        0.333    13.169 r  PIL0/i2_inferred__0__2_carry__4_i_14/O
                         net (fo=11, routed)          1.818    14.987    PIL0/i3__0__0[24]
    SLICE_X72Y162        LUT5 (Prop_lut5_I1_O)        0.326    15.313 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.737    16.050    PIL0/i2_inferred__0__2_carry__4_i_3_n_5
    SLICE_X77Y161        LUT6 (Prop_lut6_I0_O)        0.124    16.174 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.174    PIL0/i2_inferred__0__2_carry__4_i_7_n_5
    SLICE_X77Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.724 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.724    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X77Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.838    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X77Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  PIL0/i2_inferred__0__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.952    PIL0/i2_inferred__0__2_carry__6_n_5
    SLICE_X77Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  PIL0/i2_inferred__0__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.066    PIL0/i2_inferred__0__2_carry__7_n_5
    SLICE_X77Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.400 r  PIL0/i2_inferred__0__2_carry__8/O[1]
                         net (fo=6, routed)           1.000    18.400    PIL0/i2_inferred__0__2_carry__8_n_11
    SLICE_X75Y167        LUT3 (Prop_lut3_I2_O)        0.328    18.728 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.939    19.667    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X75Y168        LUT4 (Prop_lut4_I0_O)        0.332    19.999 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.999    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X75Y168        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.423 r  PIL0/i2_inferred__0__90_carry__1/O[1]
                         net (fo=2, routed)           1.386    21.809    PIL0/i2_inferred__0__90_carry__1_n_11
    SLICE_X81Y167        LUT2 (Prop_lut2_I0_O)        0.303    22.112 r  PIL0/i2_inferred__0__137_carry_i_3/O
                         net (fo=1, routed)           0.000    22.112    PIL0/i2_inferred__0__137_carry_i_3_n_5
    SLICE_X81Y167        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.692 r  PIL0/i2_inferred__0__137_carry/O[2]
                         net (fo=1, routed)           0.987    23.678    PIL0/i2_inferred__0__137_carry_n_10
    SLICE_X79Y163        LUT4 (Prop_lut4_I3_O)        0.302    23.980 r  PIL0/i2_inferred__0__149_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.980    PIL0/i2_inferred__0__149_carry__4_i_5_n_5
    SLICE_X79Y163        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.404 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           0.633    25.038    PIL0/i2_inferred__0__149_carry__4_n_11
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    25.911 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          2.343    28.254    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X73Y154        LUT3 (Prop_lut3_I1_O)        0.313    28.567 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    28.567    PIL0/i[8]_i_3_n_5
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.968 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.968    PIL0/i_reg[8]_i_2_n_5
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.082 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.082    PIL0/i_reg[12]_i_2_n_5
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.196 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.196    PIL0/i_reg[16]_i_2_n_5
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.418 r  PIL0/i_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.637    30.055    PIL0/i1[17]
    SLICE_X72Y157        LUT5 (Prop_lut5_I0_O)        0.299    30.354 r  PIL0/i[17]_i_1/O
                         net (fo=8, routed)           0.983    31.337    PIL0/i[17]_i_1_n_5
    SLICE_X72Y160        FDRE                                         r  PIL0/i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.718   105.140    PIL0/clk_in_IBUF_BUFG
    SLICE_X72Y160        FDRE                                         r  PIL0/i_reg[17]/C
                         clock pessimism              0.268   105.409    
                         clock uncertainty           -0.035   105.373    
    SLICE_X72Y160        FDRE (Setup_fdre_C_D)       -0.105   105.268    PIL0/i_reg[17]
  -------------------------------------------------------------------
                         required time                        105.268    
                         arrival time                         -31.337    
  -------------------------------------------------------------------
                         slack                                 73.931    

Slack (MET) :             74.115ns  (required time - arrival time)
  Source:                 PIL0/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        25.707ns  (logic 9.814ns (38.176%)  route 15.893ns (61.824%))
  Logic Levels:           27  (CARRY4=17 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 105.140 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y157        FDRE                                         r  PIL0/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.419     5.870 r  PIL0/i_reg[6]/Q
                         net (fo=1, routed)           1.256     7.126    PIL0/i[6]
    SLICE_X75Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.972 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.972    PIL0/i3_carry__0_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.306 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           1.863    10.168    PIL0/p_1_in[10]
    SLICE_X78Y166        LUT1 (Prop_lut1_I0_O)        0.303    10.471 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000    10.471    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X78Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.004 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.004    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  PIL0/i2_inferred__0__149_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.121    PIL0/i2_inferred__0__149_carry__2_i_9_n_5
    SLICE_X78Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.238 r  PIL0/i2_inferred__0__149_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.238    PIL0/i2_inferred__0__149_carry__3_i_9_n_5
    SLICE_X78Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.553 r  PIL0/i2_inferred__0__149_carry__4_i_6/O[3]
                         net (fo=4, routed)           1.282    12.836    PIL0/i4[24]
    SLICE_X81Y164        LUT3 (Prop_lut3_I0_O)        0.333    13.169 r  PIL0/i2_inferred__0__2_carry__4_i_14/O
                         net (fo=11, routed)          1.818    14.987    PIL0/i3__0__0[24]
    SLICE_X72Y162        LUT5 (Prop_lut5_I1_O)        0.326    15.313 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.737    16.050    PIL0/i2_inferred__0__2_carry__4_i_3_n_5
    SLICE_X77Y161        LUT6 (Prop_lut6_I0_O)        0.124    16.174 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.174    PIL0/i2_inferred__0__2_carry__4_i_7_n_5
    SLICE_X77Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.724 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.724    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X77Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.838    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X77Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  PIL0/i2_inferred__0__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.952    PIL0/i2_inferred__0__2_carry__6_n_5
    SLICE_X77Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  PIL0/i2_inferred__0__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.066    PIL0/i2_inferred__0__2_carry__7_n_5
    SLICE_X77Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.400 r  PIL0/i2_inferred__0__2_carry__8/O[1]
                         net (fo=6, routed)           1.000    18.400    PIL0/i2_inferred__0__2_carry__8_n_11
    SLICE_X75Y167        LUT3 (Prop_lut3_I2_O)        0.328    18.728 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.939    19.667    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X75Y168        LUT4 (Prop_lut4_I0_O)        0.332    19.999 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.999    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X75Y168        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.423 r  PIL0/i2_inferred__0__90_carry__1/O[1]
                         net (fo=2, routed)           1.386    21.809    PIL0/i2_inferred__0__90_carry__1_n_11
    SLICE_X81Y167        LUT2 (Prop_lut2_I0_O)        0.303    22.112 r  PIL0/i2_inferred__0__137_carry_i_3/O
                         net (fo=1, routed)           0.000    22.112    PIL0/i2_inferred__0__137_carry_i_3_n_5
    SLICE_X81Y167        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.692 r  PIL0/i2_inferred__0__137_carry/O[2]
                         net (fo=1, routed)           0.987    23.678    PIL0/i2_inferred__0__137_carry_n_10
    SLICE_X79Y163        LUT4 (Prop_lut4_I3_O)        0.302    23.980 r  PIL0/i2_inferred__0__149_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.980    PIL0/i2_inferred__0__149_carry__4_i_5_n_5
    SLICE_X79Y163        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.404 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           0.633    25.038    PIL0/i2_inferred__0__149_carry__4_n_11
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    25.911 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          2.343    28.254    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X73Y154        LUT3 (Prop_lut3_I1_O)        0.313    28.567 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    28.567    PIL0/i[8]_i_3_n_5
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.968 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.968    PIL0/i_reg[8]_i_2_n_5
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.207 r  PIL0/i_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.653    29.859    PIL0/i1[11]
    SLICE_X72Y156        LUT5 (Prop_lut5_I0_O)        0.302    30.161 r  PIL0/i[11]_i_1/O
                         net (fo=8, routed)           0.996    31.158    PIL0/i[11]_i_1_n_5
    SLICE_X72Y159        FDRE                                         r  PIL0/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.718   105.140    PIL0/clk_in_IBUF_BUFG
    SLICE_X72Y159        FDRE                                         r  PIL0/i_reg[11]/C
                         clock pessimism              0.268   105.409    
                         clock uncertainty           -0.035   105.373    
    SLICE_X72Y159        FDRE (Setup_fdre_C_D)       -0.101   105.272    PIL0/i_reg[11]
  -------------------------------------------------------------------
                         required time                        105.272    
                         arrival time                         -31.158    
  -------------------------------------------------------------------
                         slack                                 74.115    

Slack (MET) :             74.134ns  (required time - arrival time)
  Source:                 PIL0/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        25.700ns  (logic 10.042ns (39.074%)  route 15.658ns (60.926%))
  Logic Levels:           29  (CARRY4=19 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 105.137 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y157        FDRE                                         r  PIL0/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.419     5.870 r  PIL0/i_reg[6]/Q
                         net (fo=1, routed)           1.256     7.126    PIL0/i[6]
    SLICE_X75Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.972 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.972    PIL0/i3_carry__0_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.306 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           1.863    10.168    PIL0/p_1_in[10]
    SLICE_X78Y166        LUT1 (Prop_lut1_I0_O)        0.303    10.471 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000    10.471    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X78Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.004 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.004    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  PIL0/i2_inferred__0__149_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.121    PIL0/i2_inferred__0__149_carry__2_i_9_n_5
    SLICE_X78Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.238 r  PIL0/i2_inferred__0__149_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.238    PIL0/i2_inferred__0__149_carry__3_i_9_n_5
    SLICE_X78Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.553 r  PIL0/i2_inferred__0__149_carry__4_i_6/O[3]
                         net (fo=4, routed)           1.282    12.836    PIL0/i4[24]
    SLICE_X81Y164        LUT3 (Prop_lut3_I0_O)        0.333    13.169 r  PIL0/i2_inferred__0__2_carry__4_i_14/O
                         net (fo=11, routed)          1.818    14.987    PIL0/i3__0__0[24]
    SLICE_X72Y162        LUT5 (Prop_lut5_I1_O)        0.326    15.313 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.737    16.050    PIL0/i2_inferred__0__2_carry__4_i_3_n_5
    SLICE_X77Y161        LUT6 (Prop_lut6_I0_O)        0.124    16.174 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.174    PIL0/i2_inferred__0__2_carry__4_i_7_n_5
    SLICE_X77Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.724 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.724    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X77Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.838    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X77Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  PIL0/i2_inferred__0__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.952    PIL0/i2_inferred__0__2_carry__6_n_5
    SLICE_X77Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  PIL0/i2_inferred__0__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.066    PIL0/i2_inferred__0__2_carry__7_n_5
    SLICE_X77Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.400 r  PIL0/i2_inferred__0__2_carry__8/O[1]
                         net (fo=6, routed)           1.000    18.400    PIL0/i2_inferred__0__2_carry__8_n_11
    SLICE_X75Y167        LUT3 (Prop_lut3_I2_O)        0.328    18.728 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.939    19.667    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X75Y168        LUT4 (Prop_lut4_I0_O)        0.332    19.999 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.999    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X75Y168        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.423 r  PIL0/i2_inferred__0__90_carry__1/O[1]
                         net (fo=2, routed)           1.386    21.809    PIL0/i2_inferred__0__90_carry__1_n_11
    SLICE_X81Y167        LUT2 (Prop_lut2_I0_O)        0.303    22.112 r  PIL0/i2_inferred__0__137_carry_i_3/O
                         net (fo=1, routed)           0.000    22.112    PIL0/i2_inferred__0__137_carry_i_3_n_5
    SLICE_X81Y167        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.692 r  PIL0/i2_inferred__0__137_carry/O[2]
                         net (fo=1, routed)           0.987    23.678    PIL0/i2_inferred__0__137_carry_n_10
    SLICE_X79Y163        LUT4 (Prop_lut4_I3_O)        0.302    23.980 r  PIL0/i2_inferred__0__149_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.980    PIL0/i2_inferred__0__149_carry__4_i_5_n_5
    SLICE_X79Y163        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.404 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           0.633    25.038    PIL0/i2_inferred__0__149_carry__4_n_11
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    25.911 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          2.343    28.254    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X73Y154        LUT3 (Prop_lut3_I1_O)        0.313    28.567 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    28.567    PIL0/i[8]_i_3_n_5
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.968 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.968    PIL0/i_reg[8]_i_2_n_5
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.082 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.082    PIL0/i_reg[12]_i_2_n_5
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.196 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.196    PIL0/i_reg[16]_i_2_n_5
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.435 r  PIL0/i_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.351    29.786    PIL0/i1[19]
    SLICE_X72Y157        LUT5 (Prop_lut5_I0_O)        0.302    30.088 r  PIL0/i[19]_i_1/O
                         net (fo=7, routed)           1.063    31.150    PIL0/i[19]_i_1_n_5
    SLICE_X75Y162        FDRE                                         r  PIL0/i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.715   105.137    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y162        FDRE                                         r  PIL0/i_reg[19]/C
                         clock pessimism              0.285   105.423    
                         clock uncertainty           -0.035   105.387    
    SLICE_X75Y162        FDRE (Setup_fdre_C_D)       -0.103   105.284    PIL0/i_reg[19]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                         -31.150    
  -------------------------------------------------------------------
                         slack                                 74.134    

Slack (MET) :             74.148ns  (required time - arrival time)
  Source:                 PIL0/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        25.686ns  (logic 9.794ns (38.130%)  route 15.892ns (61.870%))
  Logic Levels:           27  (CARRY4=17 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 105.139 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y157        FDRE                                         r  PIL0/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.419     5.870 r  PIL0/i_reg[6]/Q
                         net (fo=1, routed)           1.256     7.126    PIL0/i[6]
    SLICE_X75Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.972 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.972    PIL0/i3_carry__0_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.306 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           1.863    10.168    PIL0/p_1_in[10]
    SLICE_X78Y166        LUT1 (Prop_lut1_I0_O)        0.303    10.471 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000    10.471    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X78Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.004 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.004    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  PIL0/i2_inferred__0__149_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.121    PIL0/i2_inferred__0__149_carry__2_i_9_n_5
    SLICE_X78Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.238 r  PIL0/i2_inferred__0__149_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.238    PIL0/i2_inferred__0__149_carry__3_i_9_n_5
    SLICE_X78Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.553 r  PIL0/i2_inferred__0__149_carry__4_i_6/O[3]
                         net (fo=4, routed)           1.282    12.836    PIL0/i4[24]
    SLICE_X81Y164        LUT3 (Prop_lut3_I0_O)        0.333    13.169 r  PIL0/i2_inferred__0__2_carry__4_i_14/O
                         net (fo=11, routed)          1.818    14.987    PIL0/i3__0__0[24]
    SLICE_X72Y162        LUT5 (Prop_lut5_I1_O)        0.326    15.313 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.737    16.050    PIL0/i2_inferred__0__2_carry__4_i_3_n_5
    SLICE_X77Y161        LUT6 (Prop_lut6_I0_O)        0.124    16.174 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.174    PIL0/i2_inferred__0__2_carry__4_i_7_n_5
    SLICE_X77Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.724 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.724    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X77Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.838    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X77Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  PIL0/i2_inferred__0__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.952    PIL0/i2_inferred__0__2_carry__6_n_5
    SLICE_X77Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  PIL0/i2_inferred__0__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.066    PIL0/i2_inferred__0__2_carry__7_n_5
    SLICE_X77Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.400 r  PIL0/i2_inferred__0__2_carry__8/O[1]
                         net (fo=6, routed)           1.000    18.400    PIL0/i2_inferred__0__2_carry__8_n_11
    SLICE_X75Y167        LUT3 (Prop_lut3_I2_O)        0.328    18.728 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.939    19.667    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X75Y168        LUT4 (Prop_lut4_I0_O)        0.332    19.999 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.999    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X75Y168        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.423 r  PIL0/i2_inferred__0__90_carry__1/O[1]
                         net (fo=2, routed)           1.386    21.809    PIL0/i2_inferred__0__90_carry__1_n_11
    SLICE_X81Y167        LUT2 (Prop_lut2_I0_O)        0.303    22.112 r  PIL0/i2_inferred__0__137_carry_i_3/O
                         net (fo=1, routed)           0.000    22.112    PIL0/i2_inferred__0__137_carry_i_3_n_5
    SLICE_X81Y167        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.692 r  PIL0/i2_inferred__0__137_carry/O[2]
                         net (fo=1, routed)           0.987    23.678    PIL0/i2_inferred__0__137_carry_n_10
    SLICE_X79Y163        LUT4 (Prop_lut4_I3_O)        0.302    23.980 r  PIL0/i2_inferred__0__149_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.980    PIL0/i2_inferred__0__149_carry__4_i_5_n_5
    SLICE_X79Y163        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.404 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           0.633    25.038    PIL0/i2_inferred__0__149_carry__4_n_11
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    25.911 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          2.343    28.254    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X73Y154        LUT3 (Prop_lut3_I1_O)        0.313    28.567 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    28.567    PIL0/i[8]_i_3_n_5
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.968 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.968    PIL0/i_reg[8]_i_2_n_5
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.190 r  PIL0/i_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.583    29.773    PIL0/i1[9]
    SLICE_X77Y155        LUT5 (Prop_lut5_I0_O)        0.299    30.072 r  PIL0/i[9]_i_1/O
                         net (fo=7, routed)           1.065    31.137    PIL0/i[9]_i_1_n_5
    SLICE_X75Y159        FDRE                                         r  PIL0/i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.717   105.139    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y159        FDRE                                         r  PIL0/i_reg[9]/C
                         clock pessimism              0.285   105.425    
                         clock uncertainty           -0.035   105.389    
    SLICE_X75Y159        FDRE (Setup_fdre_C_D)       -0.105   105.284    PIL0/i_reg[9]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                         -31.137    
  -------------------------------------------------------------------
                         slack                                 74.148    

Slack (MET) :             74.241ns  (required time - arrival time)
  Source:                 PIL0/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        25.593ns  (logic 9.928ns (38.792%)  route 15.665ns (61.209%))
  Logic Levels:           28  (CARRY4=18 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 105.138 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y157        FDRE                                         r  PIL0/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.419     5.870 r  PIL0/i_reg[6]/Q
                         net (fo=1, routed)           1.256     7.126    PIL0/i[6]
    SLICE_X75Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.972 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.972    PIL0/i3_carry__0_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.306 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           1.863    10.168    PIL0/p_1_in[10]
    SLICE_X78Y166        LUT1 (Prop_lut1_I0_O)        0.303    10.471 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000    10.471    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X78Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.004 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.004    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  PIL0/i2_inferred__0__149_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.121    PIL0/i2_inferred__0__149_carry__2_i_9_n_5
    SLICE_X78Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.238 r  PIL0/i2_inferred__0__149_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.238    PIL0/i2_inferred__0__149_carry__3_i_9_n_5
    SLICE_X78Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.553 r  PIL0/i2_inferred__0__149_carry__4_i_6/O[3]
                         net (fo=4, routed)           1.282    12.836    PIL0/i4[24]
    SLICE_X81Y164        LUT3 (Prop_lut3_I0_O)        0.333    13.169 r  PIL0/i2_inferred__0__2_carry__4_i_14/O
                         net (fo=11, routed)          1.818    14.987    PIL0/i3__0__0[24]
    SLICE_X72Y162        LUT5 (Prop_lut5_I1_O)        0.326    15.313 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.737    16.050    PIL0/i2_inferred__0__2_carry__4_i_3_n_5
    SLICE_X77Y161        LUT6 (Prop_lut6_I0_O)        0.124    16.174 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.174    PIL0/i2_inferred__0__2_carry__4_i_7_n_5
    SLICE_X77Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.724 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.724    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X77Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.838    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X77Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  PIL0/i2_inferred__0__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.952    PIL0/i2_inferred__0__2_carry__6_n_5
    SLICE_X77Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  PIL0/i2_inferred__0__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.066    PIL0/i2_inferred__0__2_carry__7_n_5
    SLICE_X77Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.400 r  PIL0/i2_inferred__0__2_carry__8/O[1]
                         net (fo=6, routed)           1.000    18.400    PIL0/i2_inferred__0__2_carry__8_n_11
    SLICE_X75Y167        LUT3 (Prop_lut3_I2_O)        0.328    18.728 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.939    19.667    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X75Y168        LUT4 (Prop_lut4_I0_O)        0.332    19.999 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.999    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X75Y168        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.423 r  PIL0/i2_inferred__0__90_carry__1/O[1]
                         net (fo=2, routed)           1.386    21.809    PIL0/i2_inferred__0__90_carry__1_n_11
    SLICE_X81Y167        LUT2 (Prop_lut2_I0_O)        0.303    22.112 r  PIL0/i2_inferred__0__137_carry_i_3/O
                         net (fo=1, routed)           0.000    22.112    PIL0/i2_inferred__0__137_carry_i_3_n_5
    SLICE_X81Y167        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.692 r  PIL0/i2_inferred__0__137_carry/O[2]
                         net (fo=1, routed)           0.987    23.678    PIL0/i2_inferred__0__137_carry_n_10
    SLICE_X79Y163        LUT4 (Prop_lut4_I3_O)        0.302    23.980 r  PIL0/i2_inferred__0__149_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.980    PIL0/i2_inferred__0__149_carry__4_i_5_n_5
    SLICE_X79Y163        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.404 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           0.633    25.038    PIL0/i2_inferred__0__149_carry__4_n_11
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    25.911 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          2.343    28.254    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X73Y154        LUT3 (Prop_lut3_I1_O)        0.313    28.567 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    28.567    PIL0/i[8]_i_3_n_5
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.968 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.968    PIL0/i_reg[8]_i_2_n_5
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.082 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.082    PIL0/i_reg[12]_i_2_n_5
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.321 r  PIL0/i_reg[16]_i_2/O[2]
                         net (fo=2, routed)           0.369    29.690    PIL0/i1[15]
    SLICE_X72Y156        LUT5 (Prop_lut5_I0_O)        0.302    29.992 r  PIL0/i[15]_i_1/O
                         net (fo=7, routed)           1.052    31.044    PIL0/i[15]_i_1_n_5
    SLICE_X75Y161        FDRE                                         r  PIL0/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.716   105.138    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y161        FDRE                                         r  PIL0/i_reg[15]/C
                         clock pessimism              0.285   105.424    
                         clock uncertainty           -0.035   105.388    
    SLICE_X75Y161        FDRE (Setup_fdre_C_D)       -0.103   105.285    PIL0/i_reg[15]
  -------------------------------------------------------------------
                         required time                        105.285    
                         arrival time                         -31.044    
  -------------------------------------------------------------------
                         slack                                 74.241    

Slack (MET) :             74.411ns  (required time - arrival time)
  Source:                 PIL0/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        25.538ns  (logic 10.120ns (39.627%)  route 15.418ns (60.373%))
  Logic Levels:           29  (CARRY4=19 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 105.138 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y157        FDRE                                         r  PIL0/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.419     5.870 r  PIL0/i_reg[6]/Q
                         net (fo=1, routed)           1.256     7.126    PIL0/i[6]
    SLICE_X75Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.972 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.972    PIL0/i3_carry__0_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.306 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           1.863    10.168    PIL0/p_1_in[10]
    SLICE_X78Y166        LUT1 (Prop_lut1_I0_O)        0.303    10.471 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000    10.471    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X78Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.004 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.004    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  PIL0/i2_inferred__0__149_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.121    PIL0/i2_inferred__0__149_carry__2_i_9_n_5
    SLICE_X78Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.238 r  PIL0/i2_inferred__0__149_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.238    PIL0/i2_inferred__0__149_carry__3_i_9_n_5
    SLICE_X78Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.553 r  PIL0/i2_inferred__0__149_carry__4_i_6/O[3]
                         net (fo=4, routed)           1.282    12.836    PIL0/i4[24]
    SLICE_X81Y164        LUT3 (Prop_lut3_I0_O)        0.333    13.169 r  PIL0/i2_inferred__0__2_carry__4_i_14/O
                         net (fo=11, routed)          1.818    14.987    PIL0/i3__0__0[24]
    SLICE_X72Y162        LUT5 (Prop_lut5_I1_O)        0.326    15.313 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.737    16.050    PIL0/i2_inferred__0__2_carry__4_i_3_n_5
    SLICE_X77Y161        LUT6 (Prop_lut6_I0_O)        0.124    16.174 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.174    PIL0/i2_inferred__0__2_carry__4_i_7_n_5
    SLICE_X77Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.724 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.724    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X77Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.838    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X77Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  PIL0/i2_inferred__0__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.952    PIL0/i2_inferred__0__2_carry__6_n_5
    SLICE_X77Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  PIL0/i2_inferred__0__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.066    PIL0/i2_inferred__0__2_carry__7_n_5
    SLICE_X77Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.400 r  PIL0/i2_inferred__0__2_carry__8/O[1]
                         net (fo=6, routed)           1.000    18.400    PIL0/i2_inferred__0__2_carry__8_n_11
    SLICE_X75Y167        LUT3 (Prop_lut3_I2_O)        0.328    18.728 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.939    19.667    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X75Y168        LUT4 (Prop_lut4_I0_O)        0.332    19.999 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.999    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X75Y168        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.423 r  PIL0/i2_inferred__0__90_carry__1/O[1]
                         net (fo=2, routed)           1.386    21.809    PIL0/i2_inferred__0__90_carry__1_n_11
    SLICE_X81Y167        LUT2 (Prop_lut2_I0_O)        0.303    22.112 r  PIL0/i2_inferred__0__137_carry_i_3/O
                         net (fo=1, routed)           0.000    22.112    PIL0/i2_inferred__0__137_carry_i_3_n_5
    SLICE_X81Y167        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.692 r  PIL0/i2_inferred__0__137_carry/O[2]
                         net (fo=1, routed)           0.987    23.678    PIL0/i2_inferred__0__137_carry_n_10
    SLICE_X79Y163        LUT4 (Prop_lut4_I3_O)        0.302    23.980 r  PIL0/i2_inferred__0__149_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.980    PIL0/i2_inferred__0__149_carry__4_i_5_n_5
    SLICE_X79Y163        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.404 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           0.633    25.038    PIL0/i2_inferred__0__149_carry__4_n_11
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    25.911 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          2.343    28.254    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X73Y154        LUT3 (Prop_lut3_I1_O)        0.313    28.567 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    28.567    PIL0/i[8]_i_3_n_5
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.968 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.968    PIL0/i_reg[8]_i_2_n_5
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.082 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.082    PIL0/i_reg[12]_i_2_n_5
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.196 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.196    PIL0/i_reg[16]_i_2_n_5
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.509 r  PIL0/i_reg[20]_i_2/O[3]
                         net (fo=8, routed)           1.174    30.683    PIL0/i1[20]
    SLICE_X72Y162        LUT5 (Prop_lut5_I0_O)        0.306    30.989 r  PIL0/i[20]_i_1/O
                         net (fo=1, routed)           0.000    30.989    PIL0/i[20]_i_1_n_5
    SLICE_X72Y162        FDRE                                         r  PIL0/i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.716   105.138    PIL0/clk_in_IBUF_BUFG
    SLICE_X72Y162        FDRE                                         r  PIL0/i_reg[20]/C
                         clock pessimism              0.268   105.407    
                         clock uncertainty           -0.035   105.371    
    SLICE_X72Y162        FDRE (Setup_fdre_C_D)        0.029   105.400    PIL0/i_reg[20]
  -------------------------------------------------------------------
                         required time                        105.400    
                         arrival time                         -30.989    
  -------------------------------------------------------------------
                         slack                                 74.411    

Slack (MET) :             74.517ns  (required time - arrival time)
  Source:                 PIL0/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        25.437ns  (logic 10.024ns (39.408%)  route 15.413ns (60.592%))
  Logic Levels:           28  (CARRY4=18 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 105.142 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y157        FDRE                                         r  PIL0/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.419     5.870 r  PIL0/i_reg[6]/Q
                         net (fo=1, routed)           1.256     7.126    PIL0/i[6]
    SLICE_X75Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.972 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.972    PIL0/i3_carry__0_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.306 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           1.863    10.168    PIL0/p_1_in[10]
    SLICE_X78Y166        LUT1 (Prop_lut1_I0_O)        0.303    10.471 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000    10.471    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X78Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.004 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.004    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  PIL0/i2_inferred__0__149_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.121    PIL0/i2_inferred__0__149_carry__2_i_9_n_5
    SLICE_X78Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.238 r  PIL0/i2_inferred__0__149_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.238    PIL0/i2_inferred__0__149_carry__3_i_9_n_5
    SLICE_X78Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.553 r  PIL0/i2_inferred__0__149_carry__4_i_6/O[3]
                         net (fo=4, routed)           1.282    12.836    PIL0/i4[24]
    SLICE_X81Y164        LUT3 (Prop_lut3_I0_O)        0.333    13.169 r  PIL0/i2_inferred__0__2_carry__4_i_14/O
                         net (fo=11, routed)          1.818    14.987    PIL0/i3__0__0[24]
    SLICE_X72Y162        LUT5 (Prop_lut5_I1_O)        0.326    15.313 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.737    16.050    PIL0/i2_inferred__0__2_carry__4_i_3_n_5
    SLICE_X77Y161        LUT6 (Prop_lut6_I0_O)        0.124    16.174 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.174    PIL0/i2_inferred__0__2_carry__4_i_7_n_5
    SLICE_X77Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.724 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.724    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X77Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.838    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X77Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  PIL0/i2_inferred__0__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.952    PIL0/i2_inferred__0__2_carry__6_n_5
    SLICE_X77Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  PIL0/i2_inferred__0__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.066    PIL0/i2_inferred__0__2_carry__7_n_5
    SLICE_X77Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.400 r  PIL0/i2_inferred__0__2_carry__8/O[1]
                         net (fo=6, routed)           1.000    18.400    PIL0/i2_inferred__0__2_carry__8_n_11
    SLICE_X75Y167        LUT3 (Prop_lut3_I2_O)        0.328    18.728 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.939    19.667    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X75Y168        LUT4 (Prop_lut4_I0_O)        0.332    19.999 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.999    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X75Y168        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.423 r  PIL0/i2_inferred__0__90_carry__1/O[1]
                         net (fo=2, routed)           1.386    21.809    PIL0/i2_inferred__0__90_carry__1_n_11
    SLICE_X81Y167        LUT2 (Prop_lut2_I0_O)        0.303    22.112 r  PIL0/i2_inferred__0__137_carry_i_3/O
                         net (fo=1, routed)           0.000    22.112    PIL0/i2_inferred__0__137_carry_i_3_n_5
    SLICE_X81Y167        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.692 r  PIL0/i2_inferred__0__137_carry/O[2]
                         net (fo=1, routed)           0.987    23.678    PIL0/i2_inferred__0__137_carry_n_10
    SLICE_X79Y163        LUT4 (Prop_lut4_I3_O)        0.302    23.980 r  PIL0/i2_inferred__0__149_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.980    PIL0/i2_inferred__0__149_carry__4_i_5_n_5
    SLICE_X79Y163        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.404 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           0.633    25.038    PIL0/i2_inferred__0__149_carry__4_n_11
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    25.911 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          2.343    28.254    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X73Y154        LUT3 (Prop_lut3_I1_O)        0.313    28.567 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    28.567    PIL0/i[8]_i_3_n_5
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.968 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.968    PIL0/i_reg[8]_i_2_n_5
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.082 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.082    PIL0/i_reg[12]_i_2_n_5
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.416 r  PIL0/i_reg[16]_i_2/O[1]
                         net (fo=7, routed)           1.168    30.584    PIL0/i1[14]
    SLICE_X79Y154        LUT5 (Prop_lut5_I0_O)        0.303    30.887 r  PIL0/i[14]_i_1/O
                         net (fo=1, routed)           0.000    30.887    PIL0/i[14]_i_1_n_5
    SLICE_X79Y154        FDRE                                         r  PIL0/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.720   105.142    PIL0/clk_in_IBUF_BUFG
    SLICE_X79Y154        FDRE                                         r  PIL0/i_reg[14]/C
                         clock pessimism              0.268   105.411    
                         clock uncertainty           -0.035   105.375    
    SLICE_X79Y154        FDRE (Setup_fdre_C_D)        0.029   105.404    PIL0/i_reg[14]
  -------------------------------------------------------------------
                         required time                        105.404    
                         arrival time                         -30.887    
  -------------------------------------------------------------------
                         slack                                 74.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.671     1.591    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  seg7x16_0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.853    seg7x16_0/cnt_reg_n_5_[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.013 r  seg7x16_0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.014    seg7x16_0/cnt_reg[4]_i_1_n_5
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.068 r  seg7x16_0/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.068    seg7x16_0/cnt_reg[8]_i_1_n_12
    SLICE_X0Y50          FDCE                                         r  seg7x16_0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  seg7x16_0/cnt_reg[8]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    seg7x16_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.671     1.591    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  seg7x16_0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.853    seg7x16_0/cnt_reg_n_5_[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.013 r  seg7x16_0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.014    seg7x16_0/cnt_reg[4]_i_1_n_5
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.079 r  seg7x16_0/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.079    seg7x16_0/cnt_reg[8]_i_1_n_10
    SLICE_X0Y50          FDCE                                         r  seg7x16_0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  seg7x16_0/cnt_reg[10]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    seg7x16_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.671     1.591    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  seg7x16_0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.853    seg7x16_0/cnt_reg_n_5_[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.013 r  seg7x16_0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.014    seg7x16_0/cnt_reg[4]_i_1_n_5
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.104 r  seg7x16_0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.104    seg7x16_0/cnt_reg[8]_i_1_n_9
    SLICE_X0Y50          FDCE                                         r  seg7x16_0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  seg7x16_0/cnt_reg[11]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    seg7x16_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.671     1.591    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  seg7x16_0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.853    seg7x16_0/cnt_reg_n_5_[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.013 r  seg7x16_0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.014    seg7x16_0/cnt_reg[4]_i_1_n_5
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.104 r  seg7x16_0/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.104    seg7x16_0/cnt_reg[8]_i_1_n_11
    SLICE_X0Y50          FDCE                                         r  seg7x16_0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  seg7x16_0/cnt_reg[9]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    seg7x16_0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.671     1.591    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  seg7x16_0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.853    seg7x16_0/cnt_reg_n_5_[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.013 r  seg7x16_0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.014    seg7x16_0/cnt_reg[4]_i_1_n_5
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.053 r  seg7x16_0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.053    seg7x16_0/cnt_reg[8]_i_1_n_5
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.107 r  seg7x16_0/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.107    seg7x16_0/cnt_reg[12]_i_1_n_12
    SLICE_X0Y51          FDCE                                         r  seg7x16_0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y51          FDCE                                         r  seg7x16_0/cnt_reg[12]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y51          FDCE (Hold_fdce_C_D)         0.105     1.897    seg7x16_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.671     1.591    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  seg7x16_0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.853    seg7x16_0/cnt_reg_n_5_[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.013 r  seg7x16_0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.014    seg7x16_0/cnt_reg[4]_i_1_n_5
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.053 r  seg7x16_0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.053    seg7x16_0/cnt_reg[8]_i_1_n_5
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.118 r  seg7x16_0/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.118    seg7x16_0/cnt_reg[12]_i_1_n_10
    SLICE_X0Y51          FDCE                                         r  seg7x16_0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y51          FDCE                                         r  seg7x16_0/cnt_reg[14]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y51          FDCE (Hold_fdce_C_D)         0.105     1.897    seg7x16_0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.671     1.591    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  seg7x16_0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.853    seg7x16_0/cnt_reg_n_5_[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.013 r  seg7x16_0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.014    seg7x16_0/cnt_reg[4]_i_1_n_5
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.053 r  seg7x16_0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.053    seg7x16_0/cnt_reg[8]_i_1_n_5
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.143 r  seg7x16_0/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.143    seg7x16_0/cnt_reg[12]_i_1_n_11
    SLICE_X0Y51          FDCE                                         r  seg7x16_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y51          FDCE                                         r  seg7x16_0/cnt_reg[13]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y51          FDCE (Hold_fdce_C_D)         0.105     1.897    seg7x16_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 PIL0/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.665     1.585    PIL0/clk_in_IBUF_BUFG
    SLICE_X77Y155        FDRE                                         r  PIL0/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y155        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  PIL0/clk_reg/Q
                         net (fo=2, routed)           0.170     1.896    PIL0/clk
    SLICE_X77Y155        LUT5 (Prop_lut5_I0_O)        0.045     1.941 r  PIL0/clk_i_1/O
                         net (fo=1, routed)           0.000     1.941    PIL0/clk_i_1_n_5
    SLICE_X77Y155        FDRE                                         r  PIL0/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.940     2.105    PIL0/clk_in_IBUF_BUFG
    SLICE_X77Y155        FDRE                                         r  PIL0/clk_reg/C
                         clock pessimism             -0.520     1.585    
    SLICE_X77Y155        FDRE (Hold_fdre_C_D)         0.091     1.676    PIL0/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.671     1.591    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y48          FDCE                                         r  seg7x16_0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  seg7x16_0/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.853    seg7x16_0/cnt_reg_n_5_[2]
    SLICE_X0Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.964 r  seg7x16_0/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.964    seg7x16_0/cnt_reg[0]_i_1_n_10
    SLICE_X0Y48          FDCE                                         r  seg7x16_0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.948     2.113    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y48          FDCE                                         r  seg7x16_0/cnt_reg[2]/C
                         clock pessimism             -0.522     1.591    
    SLICE_X0Y48          FDCE (Hold_fdce_C_D)         0.105     1.696    seg7x16_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.671     1.591    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  seg7x16_0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.853    seg7x16_0/cnt_reg_n_5_[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.964 r  seg7x16_0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.964    seg7x16_0/cnt_reg[4]_i_1_n_10
    SLICE_X0Y49          FDCE                                         r  seg7x16_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.948     2.113    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
                         clock pessimism             -0.522     1.591    
    SLICE_X0Y49          FDCE (Hold_fdce_C_D)         0.105     1.696    seg7x16_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X77Y155   PIL0/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y158   PIL0/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X75Y156   PIL0/i_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y159   PIL0/i_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X75Y156   PIL0/i_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X75Y159   PIL0/i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y154   PIL0/i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X75Y161   PIL0/i_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y161   PIL0/i_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y161   PIL0/i_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y160   PIL0/i_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y161   PIL0/i_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y162   PIL0/i_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y162   PIL0/i_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X16Y15    seg7x16_0/i_data_store_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X16Y15    seg7x16_0/i_data_store_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X16Y15    seg7x16_0/i_data_store_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X16Y15    seg7x16_0/i_data_store_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y158   PIL0/i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y158   PIL0/i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y161   PIL0/i_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y161   PIL0/i_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y161   PIL0/i_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X73Y152   PIL0/i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X73Y152   PIL0/i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y157   PIL0/i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y157   PIL0/i_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y157   PIL0/i_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y157   PIL0/i_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       85.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.731ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.935ns  (logic 1.477ns (8.233%)  route 16.459ns (91.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 105.106 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2526, routed)       16.459    18.935    seg7x16_0/rst_IBUF
    SLICE_X16Y14         FDCE                                         f  seg7x16_0/i_data_store_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.684   105.106    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X16Y14         FDCE                                         r  seg7x16_0/i_data_store_reg[0]/C
                         clock pessimism              0.000   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X16Y14         FDCE (Recov_fdce_C_CLR)     -0.405   104.666    seg7x16_0/i_data_store_reg[0]
  -------------------------------------------------------------------
                         required time                        104.666    
                         arrival time                         -18.935    
  -------------------------------------------------------------------
                         slack                                 85.731    

Slack (MET) :             85.731ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.935ns  (logic 1.477ns (8.233%)  route 16.459ns (91.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 105.106 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2526, routed)       16.459    18.935    seg7x16_0/rst_IBUF
    SLICE_X16Y14         FDCE                                         f  seg7x16_0/i_data_store_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.684   105.106    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X16Y14         FDCE                                         r  seg7x16_0/i_data_store_reg[17]/C
                         clock pessimism              0.000   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X16Y14         FDCE (Recov_fdce_C_CLR)     -0.405   104.666    seg7x16_0/i_data_store_reg[17]
  -------------------------------------------------------------------
                         required time                        104.666    
                         arrival time                         -18.935    
  -------------------------------------------------------------------
                         slack                                 85.731    

Slack (MET) :             85.731ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[19]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.935ns  (logic 1.477ns (8.233%)  route 16.459ns (91.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 105.106 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2526, routed)       16.459    18.935    seg7x16_0/rst_IBUF
    SLICE_X16Y14         FDCE                                         f  seg7x16_0/i_data_store_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.684   105.106    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X16Y14         FDCE                                         r  seg7x16_0/i_data_store_reg[19]/C
                         clock pessimism              0.000   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X16Y14         FDCE (Recov_fdce_C_CLR)     -0.405   104.666    seg7x16_0/i_data_store_reg[19]
  -------------------------------------------------------------------
                         required time                        104.666    
                         arrival time                         -18.935    
  -------------------------------------------------------------------
                         slack                                 85.731    

Slack (MET) :             85.731ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[21]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.935ns  (logic 1.477ns (8.233%)  route 16.459ns (91.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 105.106 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2526, routed)       16.459    18.935    seg7x16_0/rst_IBUF
    SLICE_X16Y14         FDCE                                         f  seg7x16_0/i_data_store_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.684   105.106    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X16Y14         FDCE                                         r  seg7x16_0/i_data_store_reg[21]/C
                         clock pessimism              0.000   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X16Y14         FDCE (Recov_fdce_C_CLR)     -0.405   104.666    seg7x16_0/i_data_store_reg[21]
  -------------------------------------------------------------------
                         required time                        104.666    
                         arrival time                         -18.935    
  -------------------------------------------------------------------
                         slack                                 85.731    

Slack (MET) :             85.731ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[22]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.935ns  (logic 1.477ns (8.233%)  route 16.459ns (91.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 105.106 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2526, routed)       16.459    18.935    seg7x16_0/rst_IBUF
    SLICE_X16Y14         FDCE                                         f  seg7x16_0/i_data_store_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.684   105.106    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X16Y14         FDCE                                         r  seg7x16_0/i_data_store_reg[22]/C
                         clock pessimism              0.000   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X16Y14         FDCE (Recov_fdce_C_CLR)     -0.405   104.666    seg7x16_0/i_data_store_reg[22]
  -------------------------------------------------------------------
                         required time                        104.666    
                         arrival time                         -18.935    
  -------------------------------------------------------------------
                         slack                                 85.731    

Slack (MET) :             85.731ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[23]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.935ns  (logic 1.477ns (8.233%)  route 16.459ns (91.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 105.106 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2526, routed)       16.459    18.935    seg7x16_0/rst_IBUF
    SLICE_X16Y14         FDCE                                         f  seg7x16_0/i_data_store_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.684   105.106    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X16Y14         FDCE                                         r  seg7x16_0/i_data_store_reg[23]/C
                         clock pessimism              0.000   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X16Y14         FDCE (Recov_fdce_C_CLR)     -0.405   104.666    seg7x16_0/i_data_store_reg[23]
  -------------------------------------------------------------------
                         required time                        104.666    
                         arrival time                         -18.935    
  -------------------------------------------------------------------
                         slack                                 85.731    

Slack (MET) :             85.731ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[24]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.935ns  (logic 1.477ns (8.233%)  route 16.459ns (91.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 105.106 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2526, routed)       16.459    18.935    seg7x16_0/rst_IBUF
    SLICE_X16Y14         FDCE                                         f  seg7x16_0/i_data_store_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.684   105.106    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X16Y14         FDCE                                         r  seg7x16_0/i_data_store_reg[24]/C
                         clock pessimism              0.000   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X16Y14         FDCE (Recov_fdce_C_CLR)     -0.405   104.666    seg7x16_0/i_data_store_reg[24]
  -------------------------------------------------------------------
                         required time                        104.666    
                         arrival time                         -18.935    
  -------------------------------------------------------------------
                         slack                                 85.731    

Slack (MET) :             85.739ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.931ns  (logic 1.477ns (8.235%)  route 16.454ns (91.765%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 105.110 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2526, routed)       16.454    18.931    seg7x16_0/rst_IBUF
    SLICE_X16Y8          FDCE                                         f  seg7x16_0/i_data_store_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.688   105.110    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X16Y8          FDCE                                         r  seg7x16_0/i_data_store_reg[2]/C
                         clock pessimism              0.000   105.110    
                         clock uncertainty           -0.035   105.075    
    SLICE_X16Y8          FDCE (Recov_fdce_C_CLR)     -0.405   104.670    seg7x16_0/i_data_store_reg[2]
  -------------------------------------------------------------------
                         required time                        104.670    
                         arrival time                         -18.931    
  -------------------------------------------------------------------
                         slack                                 85.739    

Slack (MET) :             85.915ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/o_seg_r_reg[5]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.797ns  (logic 1.477ns (8.297%)  route 16.320ns (91.703%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 105.106 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2526, routed)       16.320    18.797    seg7x16_0/rst_IBUF
    SLICE_X16Y13         FDPE                                         f  seg7x16_0/o_seg_r_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.684   105.106    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X16Y13         FDPE                                         r  seg7x16_0/o_seg_r_reg[5]/C
                         clock pessimism              0.000   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X16Y13         FDPE (Recov_fdpe_C_PRE)     -0.359   104.712    seg7x16_0/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        104.712    
                         arrival time                         -18.797    
  -------------------------------------------------------------------
                         slack                                 85.915    

Slack (MET) :             86.038ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[18]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.631ns  (logic 1.477ns (8.375%)  route 16.154ns (91.625%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 105.109 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2526, routed)       16.154    18.631    seg7x16_0/rst_IBUF
    SLICE_X15Y13         FDCE                                         f  seg7x16_0/i_data_store_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.687   105.109    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X15Y13         FDCE                                         r  seg7x16_0/i_data_store_reg[18]/C
                         clock pessimism              0.000   105.109    
                         clock uncertainty           -0.035   105.074    
    SLICE_X15Y13         FDCE (Recov_fdce_C_CLR)     -0.405   104.669    seg7x16_0/i_data_store_reg[18]
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -18.631    
  -------------------------------------------------------------------
                         slack                                 86.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.210ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.244ns (10.959%)  route 1.986ns (89.041%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  rst_IBUF_inst/O
                         net (fo=2526, routed)        1.986     3.231    seg7x16_0/rst_IBUF
    SLICE_X0Y49          FDCE                                         f  seg7x16_0/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.948     2.113    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  seg7x16_0/cnt_reg[4]/C
                         clock pessimism              0.000     2.113    
    SLICE_X0Y49          FDCE (Remov_fdce_C_CLR)     -0.092     2.021    seg7x16_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.244ns (10.959%)  route 1.986ns (89.041%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  rst_IBUF_inst/O
                         net (fo=2526, routed)        1.986     3.231    seg7x16_0/rst_IBUF
    SLICE_X0Y49          FDCE                                         f  seg7x16_0/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.948     2.113    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  seg7x16_0/cnt_reg[5]/C
                         clock pessimism              0.000     2.113    
    SLICE_X0Y49          FDCE (Remov_fdce_C_CLR)     -0.092     2.021    seg7x16_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.244ns (10.959%)  route 1.986ns (89.041%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  rst_IBUF_inst/O
                         net (fo=2526, routed)        1.986     3.231    seg7x16_0/rst_IBUF
    SLICE_X0Y49          FDCE                                         f  seg7x16_0/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.948     2.113    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
                         clock pessimism              0.000     2.113    
    SLICE_X0Y49          FDCE (Remov_fdce_C_CLR)     -0.092     2.021    seg7x16_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.244ns (10.959%)  route 1.986ns (89.041%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  rst_IBUF_inst/O
                         net (fo=2526, routed)        1.986     3.231    seg7x16_0/rst_IBUF
    SLICE_X0Y49          FDCE                                         f  seg7x16_0/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.948     2.113    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  seg7x16_0/cnt_reg[7]/C
                         clock pessimism              0.000     2.113    
    SLICE_X0Y49          FDCE (Remov_fdce_C_CLR)     -0.092     2.021    seg7x16_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 1.406ns (26.338%)  route 3.932ns (73.662%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2526, routed)        3.932     6.338    seg7x16_0/rst_IBUF
    SLICE_X0Y50          FDCE                                         f  seg7x16_0/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.726     5.329    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  seg7x16_0/cnt_reg[10]/C
                         clock pessimism              0.000     5.329    
    SLICE_X0Y50          FDCE (Remov_fdce_C_CLR)     -0.208     5.121    seg7x16_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.121    
                         arrival time                           6.338    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 1.406ns (26.338%)  route 3.932ns (73.662%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2526, routed)        3.932     6.338    seg7x16_0/rst_IBUF
    SLICE_X0Y50          FDCE                                         f  seg7x16_0/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.726     5.329    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  seg7x16_0/cnt_reg[11]/C
                         clock pessimism              0.000     5.329    
    SLICE_X0Y50          FDCE (Remov_fdce_C_CLR)     -0.208     5.121    seg7x16_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.121    
                         arrival time                           6.338    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 1.406ns (26.338%)  route 3.932ns (73.662%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2526, routed)        3.932     6.338    seg7x16_0/rst_IBUF
    SLICE_X0Y50          FDCE                                         f  seg7x16_0/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.726     5.329    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  seg7x16_0/cnt_reg[8]/C
                         clock pessimism              0.000     5.329    
    SLICE_X0Y50          FDCE (Remov_fdce_C_CLR)     -0.208     5.121    seg7x16_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.121    
                         arrival time                           6.338    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 1.406ns (26.338%)  route 3.932ns (73.662%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2526, routed)        3.932     6.338    seg7x16_0/rst_IBUF
    SLICE_X0Y50          FDCE                                         f  seg7x16_0/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.726     5.329    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  seg7x16_0/cnt_reg[9]/C
                         clock pessimism              0.000     5.329    
    SLICE_X0Y50          FDCE (Remov_fdce_C_CLR)     -0.208     5.121    seg7x16_0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.121    
                         arrival time                           6.338    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.406ns (24.902%)  route 4.240ns (75.098%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2526, routed)        4.240     6.646    seg7x16_0/rst_IBUF
    SLICE_X0Y48          FDCE                                         f  seg7x16_0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.900     5.503    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y48          FDCE                                         r  seg7x16_0/cnt_reg[0]/C
                         clock pessimism              0.000     5.503    
    SLICE_X0Y48          FDCE (Remov_fdce_C_CLR)     -0.208     5.295    seg7x16_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.295    
                         arrival time                           6.646    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.406ns (24.902%)  route 4.240ns (75.098%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2526, routed)        4.240     6.646    seg7x16_0/rst_IBUF
    SLICE_X0Y48          FDCE                                         f  seg7x16_0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.900     5.503    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y48          FDCE                                         r  seg7x16_0/cnt_reg[1]/C
                         clock pessimism              0.000     5.503    
    SLICE_X0Y48          FDCE (Remov_fdce_C_CLR)     -0.208     5.295    seg7x16_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.295    
                         arrival time                           6.646    
  -------------------------------------------------------------------
                         slack                                  1.352    





