library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity FullAdder is
    Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
           Cin : in STD_LOGIC;
           S : out STD_LOGIC;
           Cout : out STD_LOGIC);
end FullAdder;

architecture Behavioral of FullAdder is
signal p,g: STD_LOGIC;
begin
p <= A xor B;
g <= A and B;
S <= p xor Cin;
Cout <= g or (p and Cin);

end Behavioral;
