Analysis & Synthesis report for Digital_Modu
Mon Jun 26 00:13:20 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1
 15. Source assignments for DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1
 16. Source assignments for FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1
 17. Parameter Settings for User Entity Instance: pll_ip:PLL_mod_inst|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: DDS_Mod:DDS_Mod_inst1
 19. Parameter Settings for User Entity Instance: DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: DDS_Mod:DDS_Mod_inst2
 21. Parameter Settings for User Entity Instance: DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: FSK_Mod:FSK_Mod_inst
 23. Parameter Settings for User Entity Instance: FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "DDS_Mod:DDS_Mod_inst2"
 28. Port Connectivity Checks: "DDS_Mod:DDS_Mod_inst1"
 29. SignalTap II Logic Analyzer Settings
 30. In-System Memory Content Editor Settings
 31. Elapsed Time Per Partition
 32. Connections to In-System Debugging Instance "auto_signaltap_0"
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 26 00:13:20 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; Digital_Modu                                ;
; Top-level Entity Name              ; TOP                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,437                                       ;
;     Total combinational functions  ; 1,123                                       ;
;     Dedicated logic registers      ; 1,043                                       ;
; Total registers                    ; 1043                                        ;
; Total pins                         ; 19                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 360,448                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; TOP                ; Digital_Modu       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; ipcore/pll_ip.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/pll_ip.v          ;         ;
; ipcore/rom_ip.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/rom_ip.v          ;         ;
; DDS_Mod.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/DDS_Mod.v                ;         ;
; TOP.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/TOP.v                    ;         ;
; Base_Gen.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/Base_Gen.v               ;         ;
; FSK_Mod.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/FSK_Mod.v                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_ip_altpll.v               ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/pll_ip_altpll.v       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_noe1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/altsyncram_noe1.tdf   ;         ;
; db/altsyncram_5dg2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/altsyncram_5dg2.tdf   ;         ;
; ipcore/sin_rom.mif               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/sin_rom.mif       ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd          ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_4124.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/altsyncram_4124.tdf   ;         ;
; db/decode_jsa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/decode_jsa.tdf        ;         ;
; db/mux_fob.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/mux_fob.tdf           ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_1tc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/mux_1tc.tdf           ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/decode_dvf.tdf        ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_cgi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/cntr_cgi.tdf          ;         ;
; db/cmpr_qgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/cmpr_qgc.tdf          ;         ;
; db/cntr_bbj.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/cntr_bbj.tdf          ;         ;
; db/cntr_kgi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/cntr_kgi.tdf          ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/cmpr_rgc.tdf          ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/cntr_23j.tdf          ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/cmpr_ngc.tdf          ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,437                    ;
;                                             ;                          ;
; Total combinational functions               ; 1123                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 328                      ;
;     -- 3 input functions                    ; 320                      ;
;     -- <=2 input functions                  ; 475                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 734                      ;
;     -- arithmetic mode                      ; 389                      ;
;                                             ;                          ;
; Total registers                             ; 1043                     ;
;     -- Dedicated logic registers            ; 1043                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 19                       ;
; Total memory bits                           ; 360448                   ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 675                      ;
; Total fan-out                               ; 8700                     ;
; Average fan-out                             ; 3.82                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TOP                                                                                                    ; 1123 (1)          ; 1043 (0)     ; 360448      ; 0            ; 0       ; 0         ; 19   ; 0            ; |TOP                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |Base_Gen:Base_Gen_inst|                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|Base_Gen:Base_Gen_inst                                                                                                                                                                                                                                                                                                               ; work         ;
;    |DDS_Mod:DDS_Mod_inst1|                                                                              ; 128 (60)          ; 103 (60)     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DDS_Mod:DDS_Mod_inst1                                                                                                                                                                                                                                                                                                                ; work         ;
;       |rom_ip:Sin_inst|                                                                                 ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_noe1:auto_generated|                                                            ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_5dg2:altsyncram1|                                                            ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1                                                                                                                                                                                                     ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                              ; 68 (46)           ; 43 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                       ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                  ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                    ; work         ;
;    |DDS_Mod:DDS_Mod_inst2|                                                                              ; 131 (63)          ; 104 (61)     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DDS_Mod:DDS_Mod_inst2                                                                                                                                                                                                                                                                                                                ; work         ;
;       |rom_ip:Sin_inst|                                                                                 ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_noe1:auto_generated|                                                            ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_5dg2:altsyncram1|                                                            ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1                                                                                                                                                                                                     ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                              ; 68 (46)           ; 43 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                       ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                  ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                    ; work         ;
;    |FSK_Mod:FSK_Mod_inst|                                                                               ; 192 (124)         ; 106 (63)     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|FSK_Mod:FSK_Mod_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |rom_ip:Sin_inst|                                                                                 ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_noe1:auto_generated|                                                            ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_5dg2:altsyncram1|                                                            ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1                                                                                                                                                                                                      ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                              ; 68 (46)           ; 43 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                        ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                  ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                     ; work         ;
;    |pll_ip:PLL_mod_inst|                                                                                ; 2 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|pll_ip:PLL_mod_inst                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |altpll:altpll_component|                                                                         ; 2 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|pll_ip:PLL_mod_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                          ; work         ;
;          |pll_ip_altpll:auto_generated|                                                                 ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|pll_ip:PLL_mod_inst|altpll:altpll_component|pll_ip_altpll:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 249 (1)           ; 166 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 248 (206)         ; 166 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 25 (25)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 419 (1)           ; 562 (26)     ; 212992      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 418 (0)           ; 536 (0)      ; 212992      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 418 (88)          ; 536 (140)    ; 212992      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 31 (0)            ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_1tc:auto_generated|                                                              ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_1tc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 2 (0)             ; 1 (0)        ; 212992      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_4124:auto_generated|                                                         ; 2 (0)             ; 1 (1)        ; 212992      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated                                                                                                                                           ; work         ;
;                   |decode_jsa:decode2|                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|decode_jsa:decode2                                                                                                                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 104 (104)         ; 79 (79)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 32 (1)            ; 81 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 26 (0)            ; 65 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 26 (0)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 5 (5)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 111 (10)          ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_cgi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_bbj:auto_generated|                                                             ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_kgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_kgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+
; DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|ALTSYNCRAM                                                           ; M9K  ; True Dual Port   ; 4096         ; 12           ; 4096         ; 12           ; 49152  ; ./ipcore/sin_rom.mif ;
; DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|ALTSYNCRAM                                                           ; M9K  ; True Dual Port   ; 4096         ; 12           ; 4096         ; 12           ; 49152  ; ./ipcore/sin_rom.mif ;
; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|ALTSYNCRAM                                                            ; M9K  ; True Dual Port   ; 4096         ; 12           ; 4096         ; 12           ; 49152  ; ./ipcore/sin_rom.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 13           ; 16384        ; 13           ; 212992 ; None                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+--------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+--------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |TOP|DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/rom_ip.v ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |TOP|DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/rom_ip.v ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |TOP|FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst  ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/rom_ip.v ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |TOP|pll_ip:PLL_mod_inst                   ; C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/pll_ip.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+---------------------------------------+--------------------------------------------+
; Register name                         ; Reason for Removal                         ;
+---------------------------------------+--------------------------------------------+
; DDS_Mod:DDS_Mod_inst1|cnt_I[3]        ; Merged with DDS_Mod:DDS_Mod_inst2|cnt_I[1] ;
; DDS_Mod:DDS_Mod_inst2|cnt_I[2]        ; Merged with DDS_Mod:DDS_Mod_inst1|cnt_I[4] ;
; DDS_Mod:DDS_Mod_inst2|cnt_I[3]        ; Merged with DDS_Mod:DDS_Mod_inst1|cnt_I[5] ;
; Total Number of Removed Registers = 3 ;                                            ;
+---------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1043  ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 184   ;
; Number of registers using Asynchronous Clear ; 585   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 588   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 19                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TOP|DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TOP|DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TOP|FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TOP|FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TOP|DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TOP|DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TOP|DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TOP|DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TOP|FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |TOP|DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |TOP|DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |TOP|FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                   ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][9]                                                                                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]                                                                                                                ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]                                                                                                                ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                  ;
; 12:1               ; 10 bits   ; 80 LEs        ; 30 LEs               ; 50 LEs                 ; Yes        ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                         ;
; 44:1               ; 4 bits    ; 116 LEs       ; 56 LEs               ; 60 LEs                 ; Yes        ; |TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_ip:PLL_mod_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------------+
; Parameter Name                ; Value                    ; Type                          ;
+-------------------------------+--------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                       ;
; PLL_TYPE                      ; AUTO                     ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_ip ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                       ;
; LOCK_HIGH                     ; 1                        ; Untyped                       ;
; LOCK_LOW                      ; 1                        ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                       ;
; SKIP_VCO                      ; OFF                      ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                       ;
; BANDWIDTH                     ; 0                        ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                       ;
; DOWN_SPREAD                   ; 0                        ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                        ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 12                       ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 5000                     ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 5                        ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                       ;
; DPA_DIVIDER                   ; 0                        ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                       ;
; VCO_MIN                       ; 0                        ; Untyped                       ;
; VCO_MAX                       ; 0                        ; Untyped                       ;
; VCO_CENTER                    ; 0                        ; Untyped                       ;
; PFD_MIN                       ; 0                        ; Untyped                       ;
; PFD_MAX                       ; 0                        ; Untyped                       ;
; M_INITIAL                     ; 0                        ; Untyped                       ;
; M                             ; 0                        ; Untyped                       ;
; N                             ; 1                        ; Untyped                       ;
; M2                            ; 1                        ; Untyped                       ;
; N2                            ; 1                        ; Untyped                       ;
; SS                            ; 1                        ; Untyped                       ;
; C0_HIGH                       ; 0                        ; Untyped                       ;
; C1_HIGH                       ; 0                        ; Untyped                       ;
; C2_HIGH                       ; 0                        ; Untyped                       ;
; C3_HIGH                       ; 0                        ; Untyped                       ;
; C4_HIGH                       ; 0                        ; Untyped                       ;
; C5_HIGH                       ; 0                        ; Untyped                       ;
; C6_HIGH                       ; 0                        ; Untyped                       ;
; C7_HIGH                       ; 0                        ; Untyped                       ;
; C8_HIGH                       ; 0                        ; Untyped                       ;
; C9_HIGH                       ; 0                        ; Untyped                       ;
; C0_LOW                        ; 0                        ; Untyped                       ;
; C1_LOW                        ; 0                        ; Untyped                       ;
; C2_LOW                        ; 0                        ; Untyped                       ;
; C3_LOW                        ; 0                        ; Untyped                       ;
; C4_LOW                        ; 0                        ; Untyped                       ;
; C5_LOW                        ; 0                        ; Untyped                       ;
; C6_LOW                        ; 0                        ; Untyped                       ;
; C7_LOW                        ; 0                        ; Untyped                       ;
; C8_LOW                        ; 0                        ; Untyped                       ;
; C9_LOW                        ; 0                        ; Untyped                       ;
; C0_INITIAL                    ; 0                        ; Untyped                       ;
; C1_INITIAL                    ; 0                        ; Untyped                       ;
; C2_INITIAL                    ; 0                        ; Untyped                       ;
; C3_INITIAL                    ; 0                        ; Untyped                       ;
; C4_INITIAL                    ; 0                        ; Untyped                       ;
; C5_INITIAL                    ; 0                        ; Untyped                       ;
; C6_INITIAL                    ; 0                        ; Untyped                       ;
; C7_INITIAL                    ; 0                        ; Untyped                       ;
; C8_INITIAL                    ; 0                        ; Untyped                       ;
; C9_INITIAL                    ; 0                        ; Untyped                       ;
; C0_MODE                       ; BYPASS                   ; Untyped                       ;
; C1_MODE                       ; BYPASS                   ; Untyped                       ;
; C2_MODE                       ; BYPASS                   ; Untyped                       ;
; C3_MODE                       ; BYPASS                   ; Untyped                       ;
; C4_MODE                       ; BYPASS                   ; Untyped                       ;
; C5_MODE                       ; BYPASS                   ; Untyped                       ;
; C6_MODE                       ; BYPASS                   ; Untyped                       ;
; C7_MODE                       ; BYPASS                   ; Untyped                       ;
; C8_MODE                       ; BYPASS                   ; Untyped                       ;
; C9_MODE                       ; BYPASS                   ; Untyped                       ;
; C0_PH                         ; 0                        ; Untyped                       ;
; C1_PH                         ; 0                        ; Untyped                       ;
; C2_PH                         ; 0                        ; Untyped                       ;
; C3_PH                         ; 0                        ; Untyped                       ;
; C4_PH                         ; 0                        ; Untyped                       ;
; C5_PH                         ; 0                        ; Untyped                       ;
; C6_PH                         ; 0                        ; Untyped                       ;
; C7_PH                         ; 0                        ; Untyped                       ;
; C8_PH                         ; 0                        ; Untyped                       ;
; C9_PH                         ; 0                        ; Untyped                       ;
; L0_HIGH                       ; 1                        ; Untyped                       ;
; L1_HIGH                       ; 1                        ; Untyped                       ;
; G0_HIGH                       ; 1                        ; Untyped                       ;
; G1_HIGH                       ; 1                        ; Untyped                       ;
; G2_HIGH                       ; 1                        ; Untyped                       ;
; G3_HIGH                       ; 1                        ; Untyped                       ;
; E0_HIGH                       ; 1                        ; Untyped                       ;
; E1_HIGH                       ; 1                        ; Untyped                       ;
; E2_HIGH                       ; 1                        ; Untyped                       ;
; E3_HIGH                       ; 1                        ; Untyped                       ;
; L0_LOW                        ; 1                        ; Untyped                       ;
; L1_LOW                        ; 1                        ; Untyped                       ;
; G0_LOW                        ; 1                        ; Untyped                       ;
; G1_LOW                        ; 1                        ; Untyped                       ;
; G2_LOW                        ; 1                        ; Untyped                       ;
; G3_LOW                        ; 1                        ; Untyped                       ;
; E0_LOW                        ; 1                        ; Untyped                       ;
; E1_LOW                        ; 1                        ; Untyped                       ;
; E2_LOW                        ; 1                        ; Untyped                       ;
; E3_LOW                        ; 1                        ; Untyped                       ;
; L0_INITIAL                    ; 1                        ; Untyped                       ;
; L1_INITIAL                    ; 1                        ; Untyped                       ;
; G0_INITIAL                    ; 1                        ; Untyped                       ;
; G1_INITIAL                    ; 1                        ; Untyped                       ;
; G2_INITIAL                    ; 1                        ; Untyped                       ;
; G3_INITIAL                    ; 1                        ; Untyped                       ;
; E0_INITIAL                    ; 1                        ; Untyped                       ;
; E1_INITIAL                    ; 1                        ; Untyped                       ;
; E2_INITIAL                    ; 1                        ; Untyped                       ;
; E3_INITIAL                    ; 1                        ; Untyped                       ;
; L0_MODE                       ; BYPASS                   ; Untyped                       ;
; L1_MODE                       ; BYPASS                   ; Untyped                       ;
; G0_MODE                       ; BYPASS                   ; Untyped                       ;
; G1_MODE                       ; BYPASS                   ; Untyped                       ;
; G2_MODE                       ; BYPASS                   ; Untyped                       ;
; G3_MODE                       ; BYPASS                   ; Untyped                       ;
; E0_MODE                       ; BYPASS                   ; Untyped                       ;
; E1_MODE                       ; BYPASS                   ; Untyped                       ;
; E2_MODE                       ; BYPASS                   ; Untyped                       ;
; E3_MODE                       ; BYPASS                   ; Untyped                       ;
; L0_PH                         ; 0                        ; Untyped                       ;
; L1_PH                         ; 0                        ; Untyped                       ;
; G0_PH                         ; 0                        ; Untyped                       ;
; G1_PH                         ; 0                        ; Untyped                       ;
; G2_PH                         ; 0                        ; Untyped                       ;
; G3_PH                         ; 0                        ; Untyped                       ;
; E0_PH                         ; 0                        ; Untyped                       ;
; E1_PH                         ; 0                        ; Untyped                       ;
; E2_PH                         ; 0                        ; Untyped                       ;
; E3_PH                         ; 0                        ; Untyped                       ;
; M_PH                          ; 0                        ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; CLK0_COUNTER                  ; G0                       ; Untyped                       ;
; CLK1_COUNTER                  ; G0                       ; Untyped                       ;
; CLK2_COUNTER                  ; G0                       ; Untyped                       ;
; CLK3_COUNTER                  ; G0                       ; Untyped                       ;
; CLK4_COUNTER                  ; G0                       ; Untyped                       ;
; CLK5_COUNTER                  ; G0                       ; Untyped                       ;
; CLK6_COUNTER                  ; E0                       ; Untyped                       ;
; CLK7_COUNTER                  ; E1                       ; Untyped                       ;
; CLK8_COUNTER                  ; E2                       ; Untyped                       ;
; CLK9_COUNTER                  ; E3                       ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                       ;
; M_TIME_DELAY                  ; 0                        ; Untyped                       ;
; N_TIME_DELAY                  ; 0                        ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                       ;
; VCO_POST_SCALE                ; 0                        ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                       ;
; CBXI_PARAMETER                ; pll_ip_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                ;
+-------------------------------+--------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS_Mod:DDS_Mod_inst1                                  ;
+----------------+------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                            ; Type            ;
+----------------+------------------------------------------------------------------+-----------------+
; Freq           ; 0000001000100010001000100010001000100010001000100010001001101000 ; Unsigned Binary ;
+----------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 12                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; ./ipcore/sin_rom.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_noe1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS_Mod:DDS_Mod_inst2                                  ;
+----------------+------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                            ; Type            ;
+----------------+------------------------------------------------------------------+-----------------+
; Freq           ; 0000000000000101011101100001100111110000111110110011100010101010 ; Unsigned Binary ;
+----------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 12                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; ./ipcore/sin_rom.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_noe1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSK_Mod:FSK_Mod_inst                                   ;
+----------------+------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                            ; Type            ;
+----------------+------------------------------------------------------------------+-----------------+
; Freq_Word1     ; 0000001000100010001000100010001000100010001000100010001001101000 ; Unsigned Binary ;
; Freq_Word2     ; 0000000000000101011101100001100111110000111110110011100010101010 ; Unsigned Binary ;
; cnt_width      ; 001000000                                                        ; Unsigned Binary ;
+----------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 12                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ./ipcore/sin_rom.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_noe1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                        ;
+-------------------------------------------------+---------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                               ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                           ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 13                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 13                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                  ; Signed Integer ;
; sld_node_crc_hiword                             ; 55711                                                               ; Untyped        ;
; sld_node_crc_loword                             ; 36807                                                               ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                   ; Signed Integer ;
; sld_sample_depth                                ; 16384                                                               ; Untyped        ;
; sld_segment_size                                ; 16384                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                ; String         ;
; sld_inversion_mask_length                       ; 67                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                   ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; pll_ip:PLL_mod_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                     ;
; Entity Instance                           ; DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 12                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 12                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 12                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DDS_Mod:DDS_Mod_inst2"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DDS_Mod:DDS_Mod_inst1"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 13                  ; 13               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                         ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                   ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------+
; 0              ; sin         ; 12    ; 4096  ; Read/Write ; DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated ;
; 1              ; sin         ; 12    ; 4096  ; Read/Write ; DDS_Mod:DDS_Mod_inst2|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated ;
; 2              ; sin         ; 12    ; 4096  ; Read/Write ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated  ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                        ;
+------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name             ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                       ; Details ;
+------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; FSK_Mod_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[0]  ; N/A     ;
; FSK_Mod_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[0]  ; N/A     ;
; FSK_Mod_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[10] ; N/A     ;
; FSK_Mod_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[10] ; N/A     ;
; FSK_Mod_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[11] ; N/A     ;
; FSK_Mod_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[11] ; N/A     ;
; FSK_Mod_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[1]  ; N/A     ;
; FSK_Mod_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[1]  ; N/A     ;
; FSK_Mod_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[2]  ; N/A     ;
; FSK_Mod_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[2]  ; N/A     ;
; FSK_Mod_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[3]  ; N/A     ;
; FSK_Mod_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[3]  ; N/A     ;
; FSK_Mod_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[4]  ; N/A     ;
; FSK_Mod_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[4]  ; N/A     ;
; FSK_Mod_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[5]  ; N/A     ;
; FSK_Mod_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[5]  ; N/A     ;
; FSK_Mod_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[6]  ; N/A     ;
; FSK_Mod_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[6]  ; N/A     ;
; FSK_Mod_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[7]  ; N/A     ;
; FSK_Mod_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[7]  ; N/A     ;
; FSK_Mod_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[8]  ; N/A     ;
; FSK_Mod_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[8]  ; N/A     ;
; FSK_Mod_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[9]  ; N/A     ;
; FSK_Mod_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FSK_Mod:FSK_Mod_inst|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1|q_a[9]  ; N/A     ;
; base_gen         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Base_Gen:Base_Gen_inst|base_data_reg                                                                                                    ; N/A     ;
; base_gen         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Base_Gen:Base_Gen_inst|base_data_reg                                                                                                    ; N/A     ;
; clk_inv          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll_ip:PLL_mod_inst|altpll:altpll_component|pll_ip_altpll:auto_generated|wire_pll1_clk[1]~_wirecell                                     ; N/A     ;
+------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Jun 26 00:13:13 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Modu -c Digital_Modu
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_ip.v
    Info (12023): Found entity 1: pll_ip
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/mul_ip.v
    Info (12023): Found entity 1: mul_ip
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rom_ip.v
    Info (12023): Found entity 1: rom_ip
Info (12021): Found 1 design units, including 1 entities, in source file dds_mod.v
    Info (12023): Found entity 1: DDS_Mod
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: TOP
Info (12021): Found 1 design units, including 1 entities, in source file ask_mod.v
    Info (12023): Found entity 1: ASK_Mod
Info (12021): Found 1 design units, including 1 entities, in source file base_gen.v
    Info (12023): Found entity 1: Base_Gen
Info (12021): Found 1 design units, including 1 entities, in source file fsk_mod.v
    Info (12023): Found entity 1: FSK_Mod
Warning (10222): Verilog HDL Parameter Declaration warning at DDS_Mod.v(8): Parameter Declaration in module "DDS_Mod" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Info (12128): Elaborating entity "pll_ip" for hierarchy "pll_ip:PLL_mod_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_ip:PLL_mod_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_ip:PLL_mod_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_ip:PLL_mod_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5000"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_ip"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_ip_altpll.v
    Info (12023): Found entity 1: pll_ip_altpll
Info (12128): Elaborating entity "pll_ip_altpll" for hierarchy "pll_ip:PLL_mod_inst|altpll:altpll_component|pll_ip_altpll:auto_generated"
Info (12128): Elaborating entity "DDS_Mod" for hierarchy "DDS_Mod:DDS_Mod_inst1"
Warning (10240): Verilog HDL Always Construct warning at DDS_Mod.v(15): inferring latch(es) for variable "cnt_I", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "rom_ip" for hierarchy "DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ipcore/sin_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=sin"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_noe1.tdf
    Info (12023): Found entity 1: altsyncram_noe1
Info (12128): Elaborating entity "altsyncram_noe1" for hierarchy "DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5dg2.tdf
    Info (12023): Found entity 1: altsyncram_5dg2
Info (12128): Elaborating entity "altsyncram_5dg2" for hierarchy "DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|altsyncram_5dg2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1936289280"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "12"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DDS_Mod:DDS_Mod_inst1|rom_ip:Sin_inst|altsyncram:altsyncram_component|altsyncram_noe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "DDS_Mod" for hierarchy "DDS_Mod:DDS_Mod_inst2"
Warning (10240): Verilog HDL Always Construct warning at DDS_Mod.v(15): inferring latch(es) for variable "cnt_I", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "FSK_Mod" for hierarchy "FSK_Mod:FSK_Mod_inst"
Warning (10240): Verilog HDL Always Construct warning at FSK_Mod.v(23): inferring latch(es) for variable "cnt_I", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "Base_Gen" for hierarchy "Base_Gen:Base_Gen_inst"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4124.tdf
    Info (12023): Found entity 1: altsyncram_4124
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fob.tdf
    Info (12023): Found entity 1: mux_fob
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf
    Info (12023): Found entity 1: mux_1tc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf
    Info (12023): Found entity 1: cntr_bbj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 27 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1544 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 1457 logic cells
    Info (21064): Implemented 62 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4739 megabytes
    Info: Processing ended: Mon Jun 26 00:13:20 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


