{"vcs1":{"timestamp_begin":1726328155.462793552, "rt":1.44, "ut":0.49, "st":0.26}}
{"vcselab":{"timestamp_begin":1726328156.975465234, "rt":0.75, "ut":0.23, "st":0.05}}
{"link":{"timestamp_begin":1726328157.789173483, "rt":0.32, "ut":0.19, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726328154.909059578}
{"VCS_COMP_START_TIME": 1726328154.909059578}
{"VCS_COMP_END_TIME": 1726328159.290054994}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 352960}}
{"stitch_vcselab": {"peak_mem": 225780}}
