<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/ise/ISE_VM/VHDLscope/VHDLscope/TOP_SIM_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="top_sim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="26" />
   <wvobject fp_name="/top_sim/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/reset_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset_n</obj_property>
      <obj_property name="ObjectShortName">reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/enable" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enable</obj_property>
      <obj_property name="ObjectShortName">enable</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/led_dbg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">led_dbg[7:0]</obj_property>
      <obj_property name="ObjectShortName">led_dbg[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/stm_mosi" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">stm_mosi</obj_property>
      <obj_property name="ObjectShortName">stm_mosi</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/enable_i2c" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enable_i2c</obj_property>
      <obj_property name="ObjectShortName">enable_i2c</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/addr_i2c" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr_i2c[6:0]</obj_property>
      <obj_property name="ObjectShortName">addr_i2c[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/r_w_bit" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">r_w_bit</obj_property>
      <obj_property name="ObjectShortName">r_w_bit</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/data_0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_0[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_0[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/busy" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">busy</obj_property>
      <obj_property name="ObjectShortName">busy</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/read_data_0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">read_data_0[7:0]</obj_property>
      <obj_property name="ObjectShortName">read_data_0[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/sda" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sda</obj_property>
      <obj_property name="ObjectShortName">sda</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/scl" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">scl</obj_property>
      <obj_property name="ObjectShortName">scl</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/c_data_length" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">c_data_length</obj_property>
      <obj_property name="ObjectShortName">c_data_length</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/TOP_ENT/I2C_MASTER_0/div_cnt" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">div_cnt</obj_property>
      <obj_property name="ObjectShortName">div_cnt</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/TOP_ENT/I2C_MASTER_0/r_current_i2c_state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">r_current_i2c_state</obj_property>
      <obj_property name="ObjectShortName">r_current_i2c_state</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/TOP_ENT/I2C_MASTER_0/div_cnt" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">div_cnt</obj_property>
      <obj_property name="ObjectShortName">div_cnt</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/TOP_ENT/I2C_MASTER_0/addr_rw" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr_rw[7:0]</obj_property>
      <obj_property name="ObjectShortName">addr_rw[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/DAC_SIM_0/r_dac_state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">r_dac_state</obj_property>
      <obj_property name="ObjectShortName">r_dac_state</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/DAC_SIM_0/addr_reg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr_reg[6:0]</obj_property>
      <obj_property name="ObjectShortName">addr_reg[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/DAC_SIM_0/write_data_reg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">write_data_reg[23:0]</obj_property>
      <obj_property name="ObjectShortName">write_data_reg[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/DAC_SIM_0/start_ok" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">start_ok</obj_property>
      <obj_property name="ObjectShortName">start_ok</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/scl_nc" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">scl_nc</obj_property>
      <obj_property name="ObjectShortName">scl_nc</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/DAC_SIM_0/sda_drive" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sda_drive</obj_property>
      <obj_property name="ObjectShortName">sda_drive</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/DAC_SIM_0/r_dac_state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">r_dac_state</obj_property>
      <obj_property name="ObjectShortName">r_dac_state</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/DAC_SIM_0/addr_reg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr_reg[6:0]</obj_property>
      <obj_property name="ObjectShortName">addr_reg[6:0]</obj_property>
   </wvobject>
</wave_config>
