# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_2  "../../../ram16x8.srcs/sources_1/ip/ram16x2_4/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../ram16x8.srcs/sources_1/ip/ram16x2_4/sim/ram16x2_4.v"
verilog xil_defaultlib  "../../../ram16x8.srcs/sources_1/ip/ram16x2_3/sim/ram16x2_3.v"
verilog xil_defaultlib  "../../../ram16x8.srcs/sources_1/ip/ram16x2_2/sim/ram16x2_2.v"
verilog xil_defaultlib  "../../../ram16x8.srcs/sources_1/ip/ram16x2_1/sim/ram16x2_1.v"
verilog xil_defaultlib  "../../../ram16x8.srcs/sources_1/new/ram16x8.v"
verilog xil_defaultlib  "../../../ram16x8.srcs/sim_1/new/ram16x8_sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
