Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1_AR70908 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jun  6 15:00:19 2018
| Host         : DESKTOP-I5G3QUH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FSM_timing_summary_routed.rpt -pb FSM_timing_summary_routed.pb -rpx FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.687        0.000                      0                  586        0.128        0.000                      0                  586        3.500        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.687        0.000                      0                  586        0.128        0.000                      0                  586        3.500        0.000                       0                   228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 delay_LCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delay_state_A_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.767ns (35.619%)  route 3.194ns (64.381%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.675     5.343    CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  delay_LCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.799 f  delay_LCD_reg[0]/Q
                         net (fo=4, routed)           0.748     6.547    delay_LCD_reg[0]
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  lcd_tmp[7]_i_15/O
                         net (fo=1, routed)           0.000     6.671    lcd_tmp[7]_i_15_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.203 r  lcd_tmp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.203    lcd_tmp_reg[7]_i_7_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  lcd_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.317    lcd_tmp_reg[7]_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.545 r  lcd_tmp_reg[7]_i_1/CO[2]
                         net (fo=24, routed)          1.625     9.171    lcd_fsm_A1
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.313     9.484 r  switch_LCD_in_A_state_i_1/O
                         net (fo=41, routed)          0.820    10.304    lcd_fsm_A0
    SLICE_X41Y52         FDRE                                         r  delay_state_A_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.564    12.955    CLK_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  delay_state_A_reg[24]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X41Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.992    delay_state_A_reg[24]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 delay_LCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delay_state_A_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.767ns (35.619%)  route 3.194ns (64.381%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.675     5.343    CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  delay_LCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.799 f  delay_LCD_reg[0]/Q
                         net (fo=4, routed)           0.748     6.547    delay_LCD_reg[0]
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  lcd_tmp[7]_i_15/O
                         net (fo=1, routed)           0.000     6.671    lcd_tmp[7]_i_15_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.203 r  lcd_tmp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.203    lcd_tmp_reg[7]_i_7_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  lcd_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.317    lcd_tmp_reg[7]_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.545 r  lcd_tmp_reg[7]_i_1/CO[2]
                         net (fo=24, routed)          1.625     9.171    lcd_fsm_A1
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.313     9.484 r  switch_LCD_in_A_state_i_1/O
                         net (fo=41, routed)          0.820    10.304    lcd_fsm_A0
    SLICE_X41Y52         FDRE                                         r  delay_state_A_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.564    12.955    CLK_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  delay_state_A_reg[25]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X41Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.992    delay_state_A_reg[25]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 delay_LCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delay_state_A_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.767ns (35.619%)  route 3.194ns (64.381%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.675     5.343    CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  delay_LCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.799 f  delay_LCD_reg[0]/Q
                         net (fo=4, routed)           0.748     6.547    delay_LCD_reg[0]
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  lcd_tmp[7]_i_15/O
                         net (fo=1, routed)           0.000     6.671    lcd_tmp[7]_i_15_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.203 r  lcd_tmp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.203    lcd_tmp_reg[7]_i_7_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  lcd_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.317    lcd_tmp_reg[7]_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.545 r  lcd_tmp_reg[7]_i_1/CO[2]
                         net (fo=24, routed)          1.625     9.171    lcd_fsm_A1
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.313     9.484 r  switch_LCD_in_A_state_i_1/O
                         net (fo=41, routed)          0.820    10.304    lcd_fsm_A0
    SLICE_X41Y52         FDRE                                         r  delay_state_A_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.564    12.955    CLK_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  delay_state_A_reg[26]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X41Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.992    delay_state_A_reg[26]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 delay_LCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delay_state_A_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.767ns (35.619%)  route 3.194ns (64.381%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.675     5.343    CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  delay_LCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.799 f  delay_LCD_reg[0]/Q
                         net (fo=4, routed)           0.748     6.547    delay_LCD_reg[0]
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  lcd_tmp[7]_i_15/O
                         net (fo=1, routed)           0.000     6.671    lcd_tmp[7]_i_15_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.203 r  lcd_tmp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.203    lcd_tmp_reg[7]_i_7_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  lcd_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.317    lcd_tmp_reg[7]_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.545 r  lcd_tmp_reg[7]_i_1/CO[2]
                         net (fo=24, routed)          1.625     9.171    lcd_fsm_A1
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.313     9.484 r  switch_LCD_in_A_state_i_1/O
                         net (fo=41, routed)          0.820    10.304    lcd_fsm_A0
    SLICE_X41Y52         FDRE                                         r  delay_state_A_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.564    12.955    CLK_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  delay_state_A_reg[27]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X41Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.992    delay_state_A_reg[27]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 delay_LCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delay_state_A_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.767ns (37.900%)  route 2.895ns (62.100%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.675     5.343    CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  delay_LCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.799 f  delay_LCD_reg[0]/Q
                         net (fo=4, routed)           0.748     6.547    delay_LCD_reg[0]
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  lcd_tmp[7]_i_15/O
                         net (fo=1, routed)           0.000     6.671    lcd_tmp[7]_i_15_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.203 r  lcd_tmp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.203    lcd_tmp_reg[7]_i_7_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  lcd_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.317    lcd_tmp_reg[7]_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.545 r  lcd_tmp_reg[7]_i_1/CO[2]
                         net (fo=24, routed)          1.181     8.726    lcd_fsm_A1
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.313     9.039 r  delay_state_A[0]_i_1/O
                         net (fo=32, routed)          0.966    10.006    delay_state_A0
    SLICE_X41Y53         FDRE                                         r  delay_state_A_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.563    12.954    CLK_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  delay_state_A_reg[28]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X41Y53         FDRE (Setup_fdre_C_R)       -0.429    12.767    delay_state_A_reg[28]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 delay_LCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delay_state_A_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.767ns (37.900%)  route 2.895ns (62.100%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.675     5.343    CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  delay_LCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.799 f  delay_LCD_reg[0]/Q
                         net (fo=4, routed)           0.748     6.547    delay_LCD_reg[0]
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  lcd_tmp[7]_i_15/O
                         net (fo=1, routed)           0.000     6.671    lcd_tmp[7]_i_15_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.203 r  lcd_tmp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.203    lcd_tmp_reg[7]_i_7_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  lcd_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.317    lcd_tmp_reg[7]_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.545 r  lcd_tmp_reg[7]_i_1/CO[2]
                         net (fo=24, routed)          1.181     8.726    lcd_fsm_A1
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.313     9.039 r  delay_state_A[0]_i_1/O
                         net (fo=32, routed)          0.966    10.006    delay_state_A0
    SLICE_X41Y53         FDRE                                         r  delay_state_A_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.563    12.954    CLK_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  delay_state_A_reg[29]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X41Y53         FDRE (Setup_fdre_C_R)       -0.429    12.767    delay_state_A_reg[29]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 delay_LCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delay_state_A_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.767ns (37.900%)  route 2.895ns (62.100%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.675     5.343    CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  delay_LCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.799 f  delay_LCD_reg[0]/Q
                         net (fo=4, routed)           0.748     6.547    delay_LCD_reg[0]
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  lcd_tmp[7]_i_15/O
                         net (fo=1, routed)           0.000     6.671    lcd_tmp[7]_i_15_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.203 r  lcd_tmp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.203    lcd_tmp_reg[7]_i_7_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  lcd_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.317    lcd_tmp_reg[7]_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.545 r  lcd_tmp_reg[7]_i_1/CO[2]
                         net (fo=24, routed)          1.181     8.726    lcd_fsm_A1
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.313     9.039 r  delay_state_A[0]_i_1/O
                         net (fo=32, routed)          0.966    10.006    delay_state_A0
    SLICE_X41Y53         FDRE                                         r  delay_state_A_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.563    12.954    CLK_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  delay_state_A_reg[30]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X41Y53         FDRE (Setup_fdre_C_R)       -0.429    12.767    delay_state_A_reg[30]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 delay_LCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delay_state_A_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.767ns (37.900%)  route 2.895ns (62.100%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.675     5.343    CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  delay_LCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.799 f  delay_LCD_reg[0]/Q
                         net (fo=4, routed)           0.748     6.547    delay_LCD_reg[0]
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  lcd_tmp[7]_i_15/O
                         net (fo=1, routed)           0.000     6.671    lcd_tmp[7]_i_15_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.203 r  lcd_tmp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.203    lcd_tmp_reg[7]_i_7_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  lcd_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.317    lcd_tmp_reg[7]_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.545 r  lcd_tmp_reg[7]_i_1/CO[2]
                         net (fo=24, routed)          1.181     8.726    lcd_fsm_A1
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.313     9.039 r  delay_state_A[0]_i_1/O
                         net (fo=32, routed)          0.966    10.006    delay_state_A0
    SLICE_X41Y53         FDRE                                         r  delay_state_A_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.563    12.954    CLK_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  delay_state_A_reg[31]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X41Y53         FDRE (Setup_fdre_C_R)       -0.429    12.767    delay_state_A_reg[31]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 delay_LCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delay_state_C_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.767ns (37.137%)  route 2.991ns (62.863%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.675     5.343    CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  delay_LCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.799 f  delay_LCD_reg[0]/Q
                         net (fo=4, routed)           0.748     6.547    delay_LCD_reg[0]
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  lcd_tmp[7]_i_15/O
                         net (fo=1, routed)           0.000     6.671    lcd_tmp[7]_i_15_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.203 r  lcd_tmp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.203    lcd_tmp_reg[7]_i_7_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  lcd_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.317    lcd_tmp_reg[7]_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.545 r  lcd_tmp_reg[7]_i_1/CO[2]
                         net (fo=24, routed)          1.118     8.663    lcd_fsm_A1
    SLICE_X41Y44         LUT5 (Prop_lut5_I2_O)        0.313     8.976 r  delay_state_C[0]_i_1/O
                         net (fo=32, routed)          1.125    10.101    delay_state_C[0]_i_1_n_0
    SLICE_X40Y37         FDRE                                         r  delay_state_C_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.575    12.967    CLK_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  delay_state_C_reg[0]/C
                         clock pessimism              0.391    13.358    
                         clock uncertainty           -0.035    13.323    
    SLICE_X40Y37         FDRE (Setup_fdre_C_R)       -0.429    12.894    delay_state_C_reg[0]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 delay_LCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delay_state_C_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.767ns (37.137%)  route 2.991ns (62.863%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.675     5.343    CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  delay_LCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.799 f  delay_LCD_reg[0]/Q
                         net (fo=4, routed)           0.748     6.547    delay_LCD_reg[0]
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  lcd_tmp[7]_i_15/O
                         net (fo=1, routed)           0.000     6.671    lcd_tmp[7]_i_15_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.203 r  lcd_tmp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.203    lcd_tmp_reg[7]_i_7_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  lcd_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.317    lcd_tmp_reg[7]_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.545 r  lcd_tmp_reg[7]_i_1/CO[2]
                         net (fo=24, routed)          1.118     8.663    lcd_fsm_A1
    SLICE_X41Y44         LUT5 (Prop_lut5_I2_O)        0.313     8.976 r  delay_state_C[0]_i_1/O
                         net (fo=32, routed)          1.125    10.101    delay_state_C[0]_i_1_n_0
    SLICE_X40Y37         FDSE                                         r  delay_state_C_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.575    12.967    CLK_IBUF_BUFG
    SLICE_X40Y37         FDSE                                         r  delay_state_C_reg[1]/C
                         clock pessimism              0.391    13.358    
                         clock uncertainty           -0.035    13.323    
    SLICE_X40Y37         FDSE (Setup_fdse_C_S)       -0.429    12.894    delay_state_C_reg[1]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  2.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 counter_0_99_sig2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_0_99_sig2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.226ns (45.588%)  route 0.270ns (54.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.589     1.501    CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  counter_0_99_sig2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  counter_0_99_sig2_reg[4]/Q
                         net (fo=6, routed)           0.270     1.899    counter_0_99_sig2_reg__0[4]
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.098     1.997 r  counter_0_99_sig2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.997    p_0_in[6]
    SLICE_X40Y49         FDRE                                         r  counter_0_99_sig2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.023    CLK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  counter_0_99_sig2_reg[6]/C
                         clock pessimism             -0.247     1.776    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.092     1.868    counter_0_99_sig2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 counter_0_99_sig2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_0_99_sig2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.226ns (45.009%)  route 0.276ns (54.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.589     1.501    CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  counter_0_99_sig2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  counter_0_99_sig2_reg[4]/Q
                         net (fo=6, routed)           0.276     1.905    counter_0_99_sig2_reg__0[4]
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.098     2.003 r  counter_0_99_sig2[5]_i_1/O
                         net (fo=1, routed)           0.000     2.003    p_0_in[5]
    SLICE_X40Y49         FDRE                                         r  counter_0_99_sig2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.023    CLK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  counter_0_99_sig2_reg[5]/C
                         clock pessimism             -0.247     1.776    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.092     1.868    counter_0_99_sig2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 KEY_COL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            key_hex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.591     1.503    CLK_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  KEY_COL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  KEY_COL_reg[1]/Q
                         net (fo=4, routed)           0.087     1.731    KEY_COL_OBUF[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.776 r  key_hex[1]_i_1/O
                         net (fo=1, routed)           0.000     1.776    key_hex[1]
    SLICE_X42Y37         FDRE                                         r  key_hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.859     2.018    CLK_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  key_hex_reg[1]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121     1.637    key_hex_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 lcd_fsm_A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lcd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.512%)  route 0.116ns (38.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.594     1.506    CLK_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  lcd_fsm_A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  lcd_fsm_A_reg[7]/Q
                         net (fo=1, routed)           0.116     1.763    lcd_fsm_A[7]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  lcd_tmp[7]_i_2/O
                         net (fo=1, routed)           0.000     1.808    lcd_tmp[7]_i_2_n_0
    SLICE_X38Y46         FDRE                                         r  lcd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.861     2.020    CLK_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  lcd_tmp_reg[7]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.121     1.661    lcd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 KEY_COL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            key_hex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.591     1.503    CLK_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  KEY_COL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  KEY_COL_reg[3]/Q
                         net (fo=5, routed)           0.100     1.743    KEY_COL_OBUF[3]
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.788 r  key_hex[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    key_hex[0]
    SLICE_X42Y37         FDRE                                         r  key_hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.859     2.018    CLK_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  key_hex_reg[0]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121     1.637    key_hex_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 KEY_COL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            key_hex_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.591     1.503    CLK_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  KEY_COL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  KEY_COL_reg[3]/Q
                         net (fo=5, routed)           0.102     1.745    KEY_COL_OBUF[3]
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.790 r  key_hex[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    key_hex[2]
    SLICE_X42Y37         FDRE                                         r  key_hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.859     2.018    CLK_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  key_hex_reg[2]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120     1.636    key_hex_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 lcd_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.174%)  route 0.249ns (63.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.593     1.505    CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  lcd_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  lcd_tmp_reg[5]/Q
                         net (fo=1, routed)           0.249     1.895    lcd_tmp[5]
    RAMB18_X2Y18         RAMB18E1                                     r  LCD_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.877     2.036    CLK_IBUF_BUFG
    RAMB18_X2Y18         RAMB18E1                                     r  LCD_reg/CLKARDCLK
                         clock pessimism             -0.480     1.556    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.739    LCD_reg
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 delay_state_A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delay_state_A_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.499%)  route 0.171ns (32.501%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.595     1.507    CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  delay_state_A_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  delay_state_A_reg[15]/Q
                         net (fo=3, routed)           0.170     1.818    delay_state_A_reg[15]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.863 r  delay_state_A[12]_i_2/O
                         net (fo=1, routed)           0.000     1.863    delay_state_A[12]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.978 r  delay_state_A_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.979    delay_state_A_reg[12]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.033 r  delay_state_A_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.033    delay_state_A_reg[16]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  delay_state_A_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.859     2.018    CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  delay_state_A_reg[16]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    delay_state_A_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 counter_0_99_sig2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_0_99_sig2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.672%)  route 0.304ns (57.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.589     1.501    CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  counter_0_99_sig2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  counter_0_99_sig2_reg[4]/Q
                         net (fo=6, routed)           0.304     1.932    counter_0_99_sig2_reg__0[4]
    SLICE_X40Y49         LUT6 (Prop_lut6_I4_O)        0.098     2.030 r  counter_0_99_sig2[7]_i_3/O
                         net (fo=1, routed)           0.000     2.030    p_0_in[7]
    SLICE_X40Y49         FDRE                                         r  counter_0_99_sig2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.023    CLK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  counter_0_99_sig2_reg[7]/C
                         clock pessimism             -0.247     1.776    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.091     1.867    counter_0_99_sig2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 counter_0_99_sig2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lcd_fsm_A_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.226ns (42.524%)  route 0.305ns (57.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.589     1.501    CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  counter_0_99_sig2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  counter_0_99_sig2_reg[4]/Q
                         net (fo=6, routed)           0.305     1.934    counter_0_99_sig2_reg__0[4]
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.098     2.032 r  lcd_fsm_A[4]_i_1/O
                         net (fo=1, routed)           0.000     2.032    lcd_fsm_A[4]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  lcd_fsm_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.023    CLK_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  lcd_fsm_A_reg[4]/C
                         clock pessimism             -0.247     1.776    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.092     1.868    lcd_fsm_A_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y18    LCD_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y41    FSM_sequential_CURRENT_FSM_KEY_LCD_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y41    FSM_sequential_CURRENT_FSM_KEY_LCD_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y39    FSM_sequential_NEXT_FSM_KEY_LCD_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y39    FSM_sequential_NEXT_FSM_KEY_LCD_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y36    FSM_sequential_key_decode_fsm_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y35    FSM_sequential_key_decode_fsm_sig_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X43Y48    counter_0_99_sig1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y47    counter_0_99_sig1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y50    delay_state_A_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y50    delay_state_A_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y51    delay_state_A_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y51    delay_state_A_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y51    delay_state_A_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y51    delay_state_A_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y52    delay_state_A_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y52    delay_state_A_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y52    delay_state_A_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y52    delay_state_A_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y41    FSM_sequential_CURRENT_FSM_KEY_LCD_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y41    FSM_sequential_CURRENT_FSM_KEY_LCD_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y39    FSM_sequential_NEXT_FSM_KEY_LCD_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y39    FSM_sequential_NEXT_FSM_KEY_LCD_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y36    FSM_sequential_key_decode_fsm_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y35    FSM_sequential_key_decode_fsm_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y48    counter_0_99_sig1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y47    counter_0_99_sig1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y47    counter_0_99_sig1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y47    counter_0_99_sig1_reg[3]/C



