

================================================================
== Vivado HLS Report for 'conv2D'
================================================================
* Date:           Wed Dec 18 11:28:11 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        final
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.693|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   54|   54|   54|   54|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   52|   52|        13|          5|          1|     9|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    599|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     36|    2079|    441|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    224|
|Register         |        0|      -|    1140|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     36|    3219|   1296|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     16|       3|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+-------+-----+----+
    |           Instance           |           Module          | BRAM_18K| DSP48E|  FF | LUT|
    +------------------------------+---------------------------+---------+-------+-----+----+
    |conv2D_mul_32s_32s_32_4_1_U1  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|  49|
    |conv2D_mul_32s_32s_32_4_1_U2  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|  49|
    |conv2D_mul_32s_32s_32_4_1_U3  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|  49|
    |conv2D_mul_32s_32s_32_4_1_U4  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|  49|
    |conv2D_mul_32s_32s_32_4_1_U5  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|  49|
    |conv2D_mul_32s_32s_32_4_1_U6  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|  49|
    |conv2D_mul_32s_32s_32_4_1_U7  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|  49|
    |conv2D_mul_32s_32s_32_4_1_U8  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|  49|
    |conv2D_mul_32s_32s_32_4_1_U9  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|  49|
    +------------------------------+---------------------------+---------+-------+-----+----+
    |Total                         |                           |        0|     36| 2079| 441|
    +------------------------------+---------------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_272_p2                  |     +    |      0|  0|  10|           2|           1|
    |indvar_flatten_next_fu_284_p2  |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_370_p2                  |     +    |      0|  0|  10|           2|           1|
    |output_r_d0                    |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_596_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_575_p2                 |     +    |      0|  0|  39|          32|          32|
    |tmp3_fu_579_p2                 |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_587_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_583_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_570_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_566_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp_10_fu_439_p2               |     +    |      0|  0|  32|           5|           5|
    |tmp_11_fu_490_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_12_fu_499_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_13_fu_379_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_14_fu_504_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_15_fu_513_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_16_fu_455_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_3_fu_411_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_4_fu_429_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_5_2_mid2_v_fu_330_p2       |     +    |      0|  0|  12|           3|           2|
    |tmp_6_fu_485_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_7_fu_479_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_8_0_2_fu_445_p2            |     +    |      0|  0|  12|           3|           2|
    |tmp_9_fu_359_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_s_fu_350_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_5_fu_417_p2                |     -    |      0|  0|  32|           5|           5|
    |exitcond_flatten_fu_278_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_290_p2             |   icmp   |      0|  0|   8|           2|           2|
    |j_mid2_fu_296_p3               |  select  |      0|  0|   2|           1|           1|
    |tmp_5_1_mid2_fu_318_p3         |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_fu_304_p3             |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |i_1_mid1_fu_312_p2             |    xor   |      0|  0|   3|           2|           3|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 599|         364|         361|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_254_p4               |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten_phi_fu_243_p4  |   9|          2|    4|          8|
    |ap_phi_mux_j_phi_fu_265_p4               |   9|          2|    2|          4|
    |i_reg_250                                |   9|          2|    2|          4|
    |indvar_flatten_reg_239                   |   9|          2|    4|          8|
    |input_r_address0                         |  33|          6|    5|         30|
    |input_r_address1                         |  27|          5|    5|         25|
    |j_reg_261                                |   9|          2|    2|          4|
    |kernel_address0                          |  33|          6|    4|         24|
    |kernel_address1                          |  27|          5|    4|         20|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 224|         44|   36|        141|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_rst_reg                    |   1|   0|    1|          0|
    |ap_rst_reg_1                  |   1|   0|    1|          0|
    |ap_rst_reg_2                  |   1|   0|    1|          0|
    |exitcond_flatten_reg_651      |   1|   0|    1|          0|
    |i_reg_250                     |   2|   0|    2|          0|
    |indvar_flatten_next_reg_655   |   4|   0|    4|          0|
    |indvar_flatten_reg_239        |   4|   0|    4|          0|
    |input_load_1_reg_832          |  32|   0|   32|          0|
    |input_load_2_reg_837          |  32|   0|   32|          0|
    |input_load_3_reg_857          |  32|   0|   32|          0|
    |input_load_4_reg_862          |  32|   0|   32|          0|
    |input_load_5_reg_872          |  32|   0|   32|          0|
    |input_load_6_reg_762          |  32|   0|   32|          0|
    |input_load_7_reg_767          |  32|   0|   32|          0|
    |input_load_8_reg_817          |  32|   0|   32|          0|
    |input_load_reg_782            |  32|   0|   32|          0|
    |j_1_reg_704                   |   2|   0|    2|          0|
    |j_mid2_reg_660                |   2|   0|    2|          0|
    |j_reg_261                     |   2|   0|    2|          0|
    |kernel_load_1_reg_797         |  32|   0|   32|          0|
    |kernel_load_2_reg_812         |  32|   0|   32|          0|
    |kernel_load_3_reg_842         |  32|   0|   32|          0|
    |kernel_load_4_reg_847         |  32|   0|   32|          0|
    |kernel_load_5_reg_867         |  32|   0|   32|          0|
    |kernel_load_6_reg_720         |  32|   0|   32|          0|
    |kernel_load_7_reg_725         |  32|   0|   32|          0|
    |kernel_load_8_reg_772         |  32|   0|   32|          0|
    |kernel_load_reg_746           |  32|   0|   32|          0|
    |tmp2_reg_922                  |  32|   0|   32|          0|
    |tmp3_reg_932                  |  32|   0|   32|          0|
    |tmp4_reg_937                  |  32|   0|   32|          0|
    |tmp6_reg_907                  |  32|   0|   32|          0|
    |tmp_10_reg_741                |   5|   0|    5|          0|
    |tmp_10_reg_741_pp0_iter1_reg  |   5|   0|    5|          0|
    |tmp_12_reg_792                |   6|   0|    6|          0|
    |tmp_15_reg_807                |   6|   0|    6|          0|
    |tmp_1_0_1_reg_897             |  32|   0|   32|          0|
    |tmp_1_0_2_reg_902             |  32|   0|   32|          0|
    |tmp_1_1_1_reg_917             |  32|   0|   32|          0|
    |tmp_1_1_2_reg_927             |  32|   0|   32|          0|
    |tmp_1_1_reg_912               |  32|   0|   32|          0|
    |tmp_1_2_1_reg_882             |  32|   0|   32|          0|
    |tmp_1_2_2_reg_892             |  32|   0|   32|          0|
    |tmp_1_2_reg_877               |  32|   0|   32|          0|
    |tmp_1_reg_887                 |  32|   0|   32|          0|
    |tmp_3_reg_730                 |   6|   0|    6|          0|
    |tmp_5_1_mid2_reg_676          |   2|   0|    2|          0|
    |tmp_5_2_mid2_v_reg_682        |   3|   0|    3|          0|
    |tmp_6_reg_777                 |   6|   0|    6|          0|
    |tmp_9_0_1_cast_reg_709        |   2|   0|    6|          4|
    |tmp_9_0_2_cast_reg_751        |   3|   0|    6|          3|
    |tmp_9_cast_reg_693            |   2|   0|    6|          4|
    |tmp_mid2_reg_668              |   2|   0|    2|          0|
    |tmp_s_reg_688                 |   6|   0|    6|          0|
    |exitcond_flatten_reg_651      |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1140|  32| 1088|         11|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv2D    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv2D    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv2D    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv2D    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv2D    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv2D    | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r   |     array    |
|kernel_address0    | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0         | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0          |  in |   32|  ap_memory |    kernel    |     array    |
|kernel_address1    | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce1         | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q1          |  in |   32|  ap_memory |    kernel    |     array    |
|output_r_address0  | out |    4|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

