<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>mrfioc2: evgRegMap.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">mrfioc2
   &#160;<span id="projectnumber">2.6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8b2d1545f1bee93d81698aee4ba198f9.html">evgMrmApp</a></li><li class="navelem"><a class="el" href="dir_0636e211fb1cb2ebd4e3eaab9cd57de6.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">evgRegMap.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="evg_reg_map_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*************************************************************************\</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">* Copyright (c) 2010 Brookhaven Science Associates, as Operator of</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*     Brookhaven National Laboratory.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">* Copyright (c) 2015 Paul Scherrer Institute (PSI), Villigen, Switzerland</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">* mrfioc2 is distributed subject to a Software License Agreement found</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* in file LICENSE that is included with this distribution.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">\*************************************************************************/</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef EVGREGMAP_H</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define EVGREGMAP_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;epicsTypes.h&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Series 2xx Event Generator Modular Register Map</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * For firmware version #8</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * as documented in EVR-MRM-008.doc</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Jukka Pietarinen</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * 07 Dec 2015</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * Important note about data width</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * All registers can be accessed with 8, 16, or 32 width</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * however, to support transparent operation for both</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * VME and PCI bus it is necessary to use only 32 bit</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * access assuming MSB ordering.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Bus bridge chips will transparently change the byte order.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * VME bridges do this for any data width.  The PLX and lattice bridges</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * do this assuming 32-bit data width.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// Status Registers</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a4556e7b4a7d24c93a9dff6746e14de54">   36</a></span>&#160;<span class="preprocessor">#define  U32_Status             0x0000  // Status Register (full)</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a037d306b133f8002c4ee54aaf2f0c0d3">   37</a></span>&#160;<span class="preprocessor">#define  U8_DBusRxValue         0x0000  // Distributed Data Bus Received Values</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a88d3a6c6be142fee13a2f9fceeb63e49">   38</a></span>&#160;<span class="preprocessor">#define  U8_DBusTxValue         0x0001  // Distributed Data Bus Transmitted Values</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// General Control Register</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a74b5665995e2c0613db9b7d2f9c25e23">   43</a></span>&#160;<span class="preprocessor">#define  U32_Control            0x0004  // Control Register</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Interrupt Control Registers</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a00ecee6ec6e507f5baa83cad68ea7dfd">   48</a></span>&#160;<span class="preprocessor">#define  U32_IrqFlag            0x0008  // Interrupt Flag Register</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a2953465468ac4d0d5a8634575e6ee73f">   49</a></span>&#160;<span class="preprocessor">#define  U32_IrqEnable          0x000C  // Interrupt Enable Register</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a279b8e2b4cf9ccac390fe4895a115ef8">   51</a></span>&#160;<span class="preprocessor">#define  EVG_IRQ_ENABLE         0x80000000  // Master Interrupt Enable Bit</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a3db34494b6384478e3fdbbe347cafcc9">   52</a></span>&#160;<span class="preprocessor">#define  EVG_IRQ_PCIIE          0x40000000</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a8c05dd6e45d2f0fe56e15eaecfeb2433">   53</a></span>&#160;<span class="preprocessor">#define  EVG_IRQ_STOP_RAM_BASE  0x00001000  // Sequence RAM Stop Interrupt Bit</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a46bce61816b4febb3bcfa62b28827a5b">   54</a></span>&#160;<span class="preprocessor">#define  EVG_IRQ_STOP_RAM(N)    (EVG_IRQ_STOP_RAM_BASE&lt;&lt;N)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ade46e68cc63735a4ef10a30942264810">   55</a></span>&#160;<span class="preprocessor">#define  EVG_IRQ_START_RAM_BASE 0x00000100  // Sequence RAM Start Interrupt Bit</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a1de1a4da977bf09d549f14376bdbf67e">   56</a></span>&#160;<span class="preprocessor">#define  EVG_IRQ_START_RAM(N)   (EVG_IRQ_START_RAM_BASE&lt;&lt;N)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#aca15822ca87e2ad4f8f8593f4490177a">   57</a></span>&#160;<span class="preprocessor">#define  EVG_IRQ_EXT_INP        0x00000040  // External Input Interrupt Bit</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a09393eb579c25c42ac90b2f31cca4667">   58</a></span>&#160;<span class="preprocessor">#define  EVG_IRQ_DBUFF          0x00000020  // Data Buffer Interrupt Bit</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#aab98a15b442f3d95e45bb55c69cdf993">   59</a></span>&#160;<span class="preprocessor">#define  EVG_IRQ_FIFO           0x00000002  // Event FIFO Full Interrupt Bit</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a4e503d8d84a15bcbe74b005883ed7310">   60</a></span>&#160;<span class="preprocessor">#define  EVG_IRQ_RXVIO          0x00000001  // Receiver Violation Bit</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// With Linux this bit should used by the kernel driver exclusively</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a2202d39222d93bdea874cf56217cfcec">   63</a></span>&#160;<span class="preprocessor">#define U32_PCI_MIE             0x001C</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a81ffc3c3c4a727394574bcbb6dfa3baa">   64</a></span>&#160;<span class="preprocessor">#define EVG_MIE_ENABLE          0x40000000</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// AC Trigger Control Registers</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ae264da3da6dff82932bd7947b256ad15">   69</a></span>&#160;<span class="preprocessor">#define  U32_AcTrigControl      0x0010</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a260306d8b36f373ff5dfb76c89a9c24d">   71</a></span>&#160;<span class="preprocessor">#define  AcTrigControl_Sync         0x00010000</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a2a1d51b67da90ab90e48df363ab2d63b">   72</a></span>&#160;<span class="preprocessor">#define  AcTrigControl_Bypass       0x00020000</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ae16555ffd1e0aa7cd8d23edd85f00a8a">   73</a></span>&#160;<span class="preprocessor">#define  AcTrigControl_Divider_MASK 0x0000ff00</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a148059bd246a06d2d9bd031e99cf8f9b">   74</a></span>&#160;<span class="preprocessor">#define  AcTrigControl_Divider_SHIFT 8</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ad30bc8e34ed0c404e62e21aee9ea0d90">   75</a></span>&#160;<span class="preprocessor">#define  AcTrigControl_Phase_MASK   0x000000ff</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#aa8a93323fe0f172a92212f64d60872be">   76</a></span>&#160;<span class="preprocessor">#define  AcTrigControl_Phase_SHIFT   0</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a17cc5cc9f0c14f918ccce4dd7398a364">   78</a></span>&#160;<span class="preprocessor">#define  U32_AcTrigMap          0x0014</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a4543198d1a37aeaf54b3aefb4f748b6e">   80</a></span>&#160;<span class="preprocessor">#define  AcTrigMap_EvtMASK 0xff000000</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ac75d14143afe065904d73866e52ed80b">   81</a></span>&#160;<span class="preprocessor">#define  AcTrigMap_EvtSHIFT 24</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// Software Event Control Registers</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#aec956a09122e79fedf23f494c9091fa6">   86</a></span>&#160;<span class="preprocessor">#define  U32_SwEvent            0x0018</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ab78e9075606b2e54bf85f8441da03a7b">   88</a></span>&#160;<span class="preprocessor">#define  SwEvent_Ena            0x00000100</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a10be648fecc8f16d6048dbcd04a76b79">   89</a></span>&#160;<span class="preprocessor">#define  SwEvent_Pend           0x00000200</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a73895800ec6252ab9b6dae223b492f12">   90</a></span>&#160;<span class="preprocessor">#define  SwEvent_Code_MASK      0x000000ff</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a16178ab9f943418e6d4ae8f7caa0372e">   91</a></span>&#160;<span class="preprocessor">#define  SwEvent_Code_SHIFT     0</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// Data Buffer and Distributed Data Bus Control</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#abe63c3a22064b701972c51e33808a1bf">   96</a></span>&#160;<span class="preprocessor">#define  U32_DataBufferControl  0x0020  // Data Buffer Control Register</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ae8c2e0c86cdc88071272e8d922499dd5">   97</a></span>&#160;<span class="preprocessor">#define  U32_DBusSrc            0x0024  // Distributed Data Bus Mapping Register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// FPGA Firmware Version</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a839f7a0ed4d23146ff6b196152cc05f0">  102</a></span>&#160;<span class="preprocessor">#define  U32_FPGAVersion        0x002C  // FPGA Firmware Version</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ab9d3c1a5ef82c3f4d0e77031c0951f39">  104</a></span>&#160;<span class="preprocessor">#define FPGAVersion_TYPE_MASK   0xF0000000</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a02dcc5fda0ff329dd196f19d34ea776e">  105</a></span>&#160;<span class="preprocessor">#define FPGAVersion_FORM_MASK   0x0F000000</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ae501e4ecbd5d1f556d91cc8e3c13ad15">  106</a></span>&#160;<span class="preprocessor">#define FPGAVersion_FORM_SHIFT  24</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ad7499df8bdfb80a01082825539d8b27e">  107</a></span>&#160;<span class="preprocessor">#define FPGAVersion_TYPE_SHIFT  28</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a83e2f27ee683a3be467b2ce08e034128">  108</a></span>&#160;<span class="preprocessor">#define FPGAVersion_VER_MASK    0x000000FF</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// Event Clock Control</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ae26448be409b8ea8fae908a30751f521">  113</a></span>&#160;<span class="preprocessor">#define  U32_uSecDiv            0x004C  // Event Clock Freq Rounded to Nearest 1 MHz</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a73319d1368f8af7bac1ae4829447da7a">  115</a></span>&#160;<span class="preprocessor">#define  U32_ClockControl       0x0050</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a8eb5a0a02fdbb0017c5222d74f9b3908">  117</a></span>&#160;<span class="preprocessor">#define  ClockControl_plllock   0x80000000</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a23bcc395e74084e84b2dedea64fe92d4">  118</a></span>&#160;<span class="preprocessor">#define  ClockControl_Sel_MASK  0x07000000</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ab2470cb1b2043893e4d35384aa576311">  119</a></span>&#160;<span class="preprocessor">#define  ClockControl_Sel_SHIFT 24</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a9dccf1b133172a135cb6b007fc2cc0f2">  120</a></span>&#160;<span class="preprocessor">#define  ClockControl_Div_MASK  0x003f0000</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ae0abcf52874cc067969febaf8c7a3e22">  121</a></span>&#160;<span class="preprocessor">#define  ClockControl_Div_SHIFT 16</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a5df0171be5d23723d733186cd2e1b9b4">  122</a></span>&#160;<span class="preprocessor">#define  ClockControl_EXTRF     0x01000000 // External/Internal reference clock select</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a36ff32847499d8f81193d39f376b34d7">  123</a></span>&#160;<span class="preprocessor">#define  ClockControl_cglock    0x00000200</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#afaa083fbc03876ebc9ab0992e4ac6ec1">  126</a></span>&#160;<span class="preprocessor">#define  U8_ClockSource         0x0050  // Event Clock Source(Internal or RF Input)</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a7642b8d505cab30099fe2ba9f52162dd">  127</a></span>&#160;<span class="preprocessor">#define  U8_RfDiv               0x0051  // RF Input Divider</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a9db2cd83b45d2fb3767ca312f70de70c">  128</a></span>&#160;<span class="preprocessor">#define  U16_ClockStatus        0x0052  // Event Clock Status</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// Event Analyzer Registers</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#acf5660b97617739b90e8753bfd6642ba">  133</a></span>&#160;<span class="preprocessor">#define  U32_EvAnControl        0x0060  // Event Analyser Control/Status Register</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#aba46327b6a9df5efa337afdb7ccc03ae">  134</a></span>&#160;<span class="preprocessor">#define  U16_EvAnEvent          0x0066  // Event Code &amp; Data Buffer Byte</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a9969ef759f5d2f158d6af98243797629">  135</a></span>&#160;<span class="preprocessor">#define  U32_EvAnTimeHigh       0x0068  // High-Order 32 Bits of Time Stamp Counter</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a17876f4c5e6eb415133589853ed3d062">  136</a></span>&#160;<span class="preprocessor">#define  U32_EvAnTimeLow        0x006C  // Low-Order 32 Bits of Time Stamp Counter</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// Sequence RAM Control Registers</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a74ab87830994e407ced8f8d7e5fdbc41">  141</a></span>&#160;<span class="preprocessor">#define  U32_SeqControl_base    0x0070  // Sequencer Control Register Array Base</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#abcc9608071ccd1b7f7365521a9532b54">  142</a></span>&#160;<span class="preprocessor">#define  U32_SeqControl(n)      (U32_SeqControl_base + (4*n))</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a448f80f46b31d19615660018a7985569">  144</a></span>&#160;<span class="preprocessor">#define  SeqControl_TrigSrc_MASK 0x000000ff</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#abfd70e8a879488f7fbaef067c0168bb2">  145</a></span>&#160;<span class="preprocessor">#define  SeqControl_TrigSrc_SHIFT 0</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// Fractional Synthesizer Control Word</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a75c7745b506daca29d73f9f7fb961e65">  150</a></span>&#160;<span class="preprocessor">#define  U32_FracSynthWord      0x0080  // RF Reference Clock Pattern (Micrel SY87739L)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// RF Recovery</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ac2ca0e5641d86ed632af0bb43f99546b">  155</a></span>&#160;<span class="preprocessor">#define  U32_RxInitPS           0x0088  // Initial Value For RF Recovery DCM Phase</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// SPI device access (eg. FPGA configuration eeprom)</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ace0e7281f19d912c743bdd72ba2853a0">  158</a></span>&#160;<span class="preprocessor">#define U32_SPIDData    0x0A0</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ab23ca5fe6df9bc45653c08f467e3a0cb">  159</a></span>&#160;<span class="preprocessor">#define U32_SPIDCtrl    0x0A4</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">// Trigger Event Control Registers</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#abaa4c74d3653843401cfb92209ff3367">  164</a></span>&#160;<span class="preprocessor">#define  U32_TrigEventCtrl_base 0x0100  // Trigger Event Control Register Array Base</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a143d748854c9286bd3ed0a8badd9272d">  165</a></span>&#160;<span class="preprocessor">#define  U32_TrigEventCtrl(n)   (U32_TrigEventCtrl_base + (4*(n)))</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ad35a362d20b034b9171bf0a2a36b9379">  167</a></span>&#160;<span class="preprocessor">#define  TrigEventCtrl_Ena        0x00000100</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ad265ab600e0387f884dfd9b6d30dac6e">  168</a></span>&#160;<span class="preprocessor">#define  TrigEventCtrl_Code_MASK  0x000000ff</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a343a455eefff880cc128b4fcb61f8efe">  169</a></span>&#160;<span class="preprocessor">#define  TrigEventCtrl_Code_SHIFT 0</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a63602fa88c7ca9c7b8c66235325e7b74">  171</a></span>&#160;<span class="preprocessor">#define  U8_TrigEventCode(n)    (U32_TrigEventCtrl(n) + 3)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ac886d7ae9a1aacb1e6ba7a062725e651">  173</a></span>&#160;<span class="preprocessor">#define  EVG_TRIG_EVT_ENA       0x00000100</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">// Multiplexed Counter Control Register Arrays</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a9f622662cfba700ab371becda7a6a260">  178</a></span>&#160;<span class="preprocessor">#define  U32_MuxControl_base    0x0180  // Mux Counter Control Register Base Offset</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ae698417bdae057ea0d9cdb2a0152facc">  179</a></span>&#160;<span class="preprocessor">#define  U32_MuxPrescaler_base  0x0184  // Mux Counter Prescaler Register Base Offset</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a56bc75c5a21da1988276f484d9a20dbc">  181</a></span>&#160;<span class="preprocessor">#define  U32_MuxControl(n)      (U32_MuxControl_base + (8*(n)))</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#aabfb4b45ef1ece0c4863f77965c4441e">  183</a></span>&#160;<span class="preprocessor">#define  MuxControl_Pol          0x40000000</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a9494834d49daa26dfb668e3fe440e64c">  184</a></span>&#160;<span class="preprocessor">#define  MuxControl_Sts          0x80000000</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ae1827126bc2281e04960cf1ac0e4537d">  185</a></span>&#160;<span class="preprocessor">#define  MuxControl_TrigMap_MASK 0x000000ff</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a20c98c470774836b1ab9d8731cb0a516">  186</a></span>&#160;<span class="preprocessor">#define  MuxControl_TrigMap_SHIFT 0</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ab246bd26dddf02bfeccdb841431ff736">  188</a></span>&#160;<span class="preprocessor">#define  U32_MuxPrescaler(n)    (U32_MuxPrescaler_base + (8*(n)))</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">// Front Panel Output Mapping Register Array</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a4fd94eba0b187df60e78e8f01186b1ed">  193</a></span>&#160;<span class="preprocessor">#define  U16_FrontOutMap_base      0x0400  // Front Output Port Mapping Register Offset</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#af663fc140549ea5c50fd4c8d71b97c27">  194</a></span>&#160;<span class="preprocessor">#define  U16_FrontOutMap(n)        (U16_FrontOutMap_base + (2*(n)))</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">// Front Panel Universal Output Mapping Register Array</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ad9f535bd0700e860a2094a3d4e481bee">  199</a></span>&#160;<span class="preprocessor">#define  U16_UnivOutMap_base    0x0440  // Front Univ Output Mapping Register</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a0b10f580f230a4462802712b5d2c5fdf">  200</a></span>&#160;<span class="preprocessor">#define  U16_UnivOutMap(n)      (U16_UnivOutMap_base + (2*(n)))</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">// Front Panel Input Mapping Registers </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a56b794ee9f92e3ade2f1d53635fbe6f9">  205</a></span>&#160;<span class="preprocessor">#define  U32_FrontInMap_base       0x0500  // Front Input Port Mapping Register</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a8df879e5da0f7383bed506ee316a832a">  206</a></span>&#160;<span class="preprocessor">#define  U32_FrontInMap(n)         (U32_FrontInMap_base + (4*(n)))</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// Front Panel Universal Input Mapping Registers</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#aa450b21cb632835fb2c70d5a3c8e08d6">  211</a></span>&#160;<span class="preprocessor">#define  U32_UnivInMap_base     0x0540  // Front Univ Input Port Mapping Register</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ae2798d50110770807feb2184fb40ccd5">  212</a></span>&#160;<span class="preprocessor">#define  U32_UnivInMap(n)       (U32_UnivInMap_base + (4*(n)))</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// Rear Universal Input Mapping Registers</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a8d606aeae9ffe73410ee08bd57c821d7">  218</a></span>&#160;<span class="preprocessor">#define  U32_RearInMap_base       0x0600  // Rear Univ Input Port Mapping Register</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ac314a4a1cc0b0123e49aacb7c5ac69f6">  219</a></span>&#160;<span class="preprocessor">#define  U32_RearInMap(n)         (U32_RearInMap_base + (4*(n)))</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">// Data Buffer Area</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ae0e8ac070da54e980f94c2c5feebdf64">  224</a></span>&#160;<span class="preprocessor">#define  U8_DataBuffer_base     0x0800  // Data Buffer Array Base Offset</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#abf9296fede8baa23a3f511cd3f2873af">  225</a></span>&#160;<span class="preprocessor">#define  U8_DataBuffer(n)       (U8_DataBuffer_base + n)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// Sequence RAMs</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a16305a638467dae6b41172af48a77aeb">  230</a></span>&#160;<span class="preprocessor">#define  U32_SeqRamTS_base      0x8000  // Sequence Ram Timestamp Array Base Offset</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a70bc7c60bffc172cd38bb76d84ab5ec0">  231</a></span>&#160;<span class="preprocessor">#define  U32_SeqRamTS(n,m)      (U32_SeqRamTS_base + (0x4000*(n)) + (8*(m)))</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ab575e0b3c72d4ce8d80543249c280107">  233</a></span>&#160;<span class="preprocessor">#define  U32_SeqRamEvent_base    0x8004  // Sequence Ram Event Code Array Base Offset</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#addfb811fc51145bfc96d4e27907716fa">  234</a></span>&#160;<span class="preprocessor">#define  U32_SeqRamEvent(n,m)    (U32_SeqRamEvent_base + (0x4000*(n)) + (8*(m)))</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">// Number of entrys in each ram</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a47ab053aaf1b08986dd1d2f73148b388">  237</a></span>&#160;<span class="preprocessor">#define  SeqRam_Length (0x4000/8)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">// Size of Event Generator Register Space</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#aeb768e175ff5e82eda254897560a1d6e">  242</a></span>&#160;<span class="preprocessor">#define  EVG_REGMAP_SIZE        0x10000  // Register map size is 64K</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/**************************************************************************************************/</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/*    Sequence RAM Control Register (0x0070, 0x0074) Bit Assignments                              */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/**************************************************************************************************/</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#aebbdbc010c8667fc6086e604da46dd54">  249</a></span>&#160;<span class="preprocessor">#define  EVG_SEQ_RAM_RUNNING    0x02000000  // Sequence RAM is Running (read only)</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#afcfd9bd7b99ff654e3f80b84fc9742d2">  250</a></span>&#160;<span class="preprocessor">#define  EVG_SEQ_RAM_ENABLED    0x01000000  // Sequence RAM is Enabled (read only)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a10a17061eca5bfd93e8683dea1856f21">  252</a></span>&#160;<span class="preprocessor">#define  EVG_SEQ_RAM_SW_TRIG    0x00200000  // Sequence RAM Software Trigger Bit</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a9a6e38ab94c01135013ac2bed3b857c4">  253</a></span>&#160;<span class="preprocessor">#define  EVG_SEQ_RAM_RESET      0x00040000  // Sequence RAM Reset</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a9e0055831e39803b2f7c5c44370c23ef">  254</a></span>&#160;<span class="preprocessor">#define  EVG_SEQ_RAM_DISABLE    0x00020000  // Sequence RAM Disable</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a2af02720b680acb8dd9e6b87e1c46082">  255</a></span>&#160;<span class="preprocessor">#define  EVG_SEQ_RAM_ARM        0x00010000  // Sequence RAM Enable/Arm</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#af96a120897eb773e98247ae9e4bf17f1">  257</a></span>&#160;<span class="preprocessor">#define  EVG_SEQ_RAM_REPEAT_MASK 0x00180000 // Sequence RAM Repeat Mode Mask</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a3f43f90253be6cdb9bdd270a9d04f11c">  258</a></span>&#160;<span class="preprocessor">#define  EVG_SEQ_RAM_NORMAL     0x00000000  // Normal Mode: Repeat every trigger</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#afe8904351aafbc46094617cda1c69a26">  259</a></span>&#160;<span class="preprocessor">#define  EVG_SEQ_RAM_SINGLE     0x00100000  // Single-Shot Mode: Disable on completion</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a8351557a616f1c619729d04198f9c022">  260</a></span>&#160;<span class="preprocessor">#define  EVG_SEQ_RAM_RECYCLE    0x00080000  // Continuous Mode: Repeat on completion</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/**************************************************************************************************/</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/* Control Register flags                                                                         */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/**************************************************************************************************/</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#af6b507554378c0cb950e444363e7ec10">  266</a></span>&#160;<span class="preprocessor">#define  EVG_MASTER_ENA         0x80000000</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#af5c1c70100b4e47c2cac29e43839abf3">  267</a></span>&#160;<span class="preprocessor">#define  EVG_DIS_EVT_REC        0x40000000</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a5e827b3d198f0edb1b87535cd17d006c">  268</a></span>&#160;<span class="preprocessor">#define  EVG_REV_PWD_DOWN       0x20000000</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a957455f3da1b688d2a5e50d9af9cde3a">  269</a></span>&#160;<span class="preprocessor">#define  EVG_MXC_RESET          0x01000000</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a6658938b5e08ea4f2fcf6c0e5c1cc359">  270</a></span>&#160;<span class="preprocessor">#define  EVG_BCGEN              0x00800000</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a76195248092f06cba9a2c9c7ca6873cd">  271</a></span>&#160;<span class="preprocessor">#define  EVG_DCMST              0x00400000</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/**************************************************************************************************/</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/* Input                                                                                          */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/**************************************************************************************************/</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a86eb15b9ee77a85a95e707957117b9a5">  277</a></span>&#160;<span class="preprocessor">#define  EVG_EXT_INP_IRQ_ENA    0x01000000</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#ifndef  EVG_CONSTANTS</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#af277e6800479f64648eb8613f57ea110">  280</a></span>&#160;<span class="preprocessor">#define  EVG_CONSTANTS</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a18bcd4b8b79b6a27887be514c381028d">  282</a></span>&#160;<span class="preprocessor">#define evgNumMxc 8</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ae9187d9f34849df36b6d6149b94069e2">  283</a></span>&#160;<span class="preprocessor">#define evgNumEvtTrig 8</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ad83cb7335ffd4411e337f8924ac68106">  284</a></span>&#160;<span class="preprocessor">#define evgNumDbusBit 8</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ad81b0db0226be37a409436c46e618b5c">  285</a></span>&#160;<span class="preprocessor">#define evgNumFrontOut 6</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a969bc8efc79d666eb6bdc0a15f909923">  286</a></span>&#160;<span class="preprocessor">#define evgNumUnivOut 4</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ace0f129a1956db6c0a82229a428712e3">  287</a></span>&#160;<span class="preprocessor">#define evgNumSeqRam 2</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#ab1c8304e2925f767338bf619bdcd6225">  288</a></span>&#160;<span class="preprocessor">#define evgAllowedTsGitter 0.5f</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="evg_reg_map_8h.html#a95a4832e21867ceb90a5380fa0ebb1ff">  289</a></span>&#160;<span class="preprocessor">#define evgEndOfSeqBuf 5</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* EVGREGMAP_H */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jan 24 2024 09:54:29 for mrfioc2 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
