
oceanus_integracao.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068e4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  080069f4  080069f4  000079f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b04  08006b04  00008014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006b04  08006b04  00007b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b0c  08006b0c  00008014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b0c  08006b0c  00007b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006b10  08006b10  00007b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08006b14  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014a4  20000014  08006b28  00008014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200014b8  08006b28  000084b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000117a0  00000000  00000000  0000803d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d3d  00000000  00000000  000197dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb8  00000000  00000000  0001c520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c24  00000000  00000000  0001d4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ec4  00000000  00000000  0001e0fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013441  00000000  00000000  00037fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ff93  00000000  00000000  0004b401  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000db394  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041d0  00000000  00000000  000db3d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  000df5a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000014 	.word	0x20000014
 800012c:	00000000 	.word	0x00000000
 8000130:	080069dc 	.word	0x080069dc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000018 	.word	0x20000018
 800014c:	080069dc 	.word	0x080069dc

08000150 <__aeabi_frsub>:
 8000150:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__addsf3>
 8000156:	bf00      	nop

08000158 <__aeabi_fsub>:
 8000158:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800015c <__addsf3>:
 800015c:	0042      	lsls	r2, r0, #1
 800015e:	bf1f      	itttt	ne
 8000160:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000164:	ea92 0f03 	teqne	r2, r3
 8000168:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800016c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000170:	d06a      	beq.n	8000248 <__addsf3+0xec>
 8000172:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000176:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800017a:	bfc1      	itttt	gt
 800017c:	18d2      	addgt	r2, r2, r3
 800017e:	4041      	eorgt	r1, r0
 8000180:	4048      	eorgt	r0, r1
 8000182:	4041      	eorgt	r1, r0
 8000184:	bfb8      	it	lt
 8000186:	425b      	neglt	r3, r3
 8000188:	2b19      	cmp	r3, #25
 800018a:	bf88      	it	hi
 800018c:	4770      	bxhi	lr
 800018e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000192:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000196:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800019a:	bf18      	it	ne
 800019c:	4240      	negne	r0, r0
 800019e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001a2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4249      	negne	r1, r1
 80001ae:	ea92 0f03 	teq	r2, r3
 80001b2:	d03f      	beq.n	8000234 <__addsf3+0xd8>
 80001b4:	f1a2 0201 	sub.w	r2, r2, #1
 80001b8:	fa41 fc03 	asr.w	ip, r1, r3
 80001bc:	eb10 000c 	adds.w	r0, r0, ip
 80001c0:	f1c3 0320 	rsb	r3, r3, #32
 80001c4:	fa01 f103 	lsl.w	r1, r1, r3
 80001c8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001cc:	d502      	bpl.n	80001d4 <__addsf3+0x78>
 80001ce:	4249      	negs	r1, r1
 80001d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d8:	d313      	bcc.n	8000202 <__addsf3+0xa6>
 80001da:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001de:	d306      	bcc.n	80001ee <__addsf3+0x92>
 80001e0:	0840      	lsrs	r0, r0, #1
 80001e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e6:	f102 0201 	add.w	r2, r2, #1
 80001ea:	2afe      	cmp	r2, #254	@ 0xfe
 80001ec:	d251      	bcs.n	8000292 <__addsf3+0x136>
 80001ee:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f6:	bf08      	it	eq
 80001f8:	f020 0001 	biceq.w	r0, r0, #1
 80001fc:	ea40 0003 	orr.w	r0, r0, r3
 8000200:	4770      	bx	lr
 8000202:	0049      	lsls	r1, r1, #1
 8000204:	eb40 0000 	adc.w	r0, r0, r0
 8000208:	3a01      	subs	r2, #1
 800020a:	bf28      	it	cs
 800020c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000210:	d2ed      	bcs.n	80001ee <__addsf3+0x92>
 8000212:	fab0 fc80 	clz	ip, r0
 8000216:	f1ac 0c08 	sub.w	ip, ip, #8
 800021a:	ebb2 020c 	subs.w	r2, r2, ip
 800021e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000222:	bfaa      	itet	ge
 8000224:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000228:	4252      	neglt	r2, r2
 800022a:	4318      	orrge	r0, r3
 800022c:	bfbc      	itt	lt
 800022e:	40d0      	lsrlt	r0, r2
 8000230:	4318      	orrlt	r0, r3
 8000232:	4770      	bx	lr
 8000234:	f092 0f00 	teq	r2, #0
 8000238:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800023c:	bf06      	itte	eq
 800023e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000242:	3201      	addeq	r2, #1
 8000244:	3b01      	subne	r3, #1
 8000246:	e7b5      	b.n	80001b4 <__addsf3+0x58>
 8000248:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800024c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000250:	bf18      	it	ne
 8000252:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000256:	d021      	beq.n	800029c <__addsf3+0x140>
 8000258:	ea92 0f03 	teq	r2, r3
 800025c:	d004      	beq.n	8000268 <__addsf3+0x10c>
 800025e:	f092 0f00 	teq	r2, #0
 8000262:	bf08      	it	eq
 8000264:	4608      	moveq	r0, r1
 8000266:	4770      	bx	lr
 8000268:	ea90 0f01 	teq	r0, r1
 800026c:	bf1c      	itt	ne
 800026e:	2000      	movne	r0, #0
 8000270:	4770      	bxne	lr
 8000272:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000276:	d104      	bne.n	8000282 <__addsf3+0x126>
 8000278:	0040      	lsls	r0, r0, #1
 800027a:	bf28      	it	cs
 800027c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000280:	4770      	bx	lr
 8000282:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000286:	bf3c      	itt	cc
 8000288:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800028c:	4770      	bxcc	lr
 800028e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000292:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000296:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800029a:	4770      	bx	lr
 800029c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002a0:	bf16      	itet	ne
 80002a2:	4608      	movne	r0, r1
 80002a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a8:	4601      	movne	r1, r0
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	bf06      	itte	eq
 80002ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002b2:	ea90 0f01 	teqeq	r0, r1
 80002b6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002ba:	4770      	bx	lr

080002bc <__aeabi_ui2f>:
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	e004      	b.n	80002cc <__aeabi_i2f+0x8>
 80002c2:	bf00      	nop

080002c4 <__aeabi_i2f>:
 80002c4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c8:	bf48      	it	mi
 80002ca:	4240      	negmi	r0, r0
 80002cc:	ea5f 0c00 	movs.w	ip, r0
 80002d0:	bf08      	it	eq
 80002d2:	4770      	bxeq	lr
 80002d4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d8:	4601      	mov	r1, r0
 80002da:	f04f 0000 	mov.w	r0, #0
 80002de:	e01c      	b.n	800031a <__aeabi_l2f+0x2a>

080002e0 <__aeabi_ul2f>:
 80002e0:	ea50 0201 	orrs.w	r2, r0, r1
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e00a      	b.n	8000304 <__aeabi_l2f+0x14>
 80002ee:	bf00      	nop

080002f0 <__aeabi_l2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002fc:	d502      	bpl.n	8000304 <__aeabi_l2f+0x14>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	ea5f 0c01 	movs.w	ip, r1
 8000308:	bf02      	ittt	eq
 800030a:	4684      	moveq	ip, r0
 800030c:	4601      	moveq	r1, r0
 800030e:	2000      	moveq	r0, #0
 8000310:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000314:	bf08      	it	eq
 8000316:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800031a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031e:	fabc f28c 	clz	r2, ip
 8000322:	3a08      	subs	r2, #8
 8000324:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000328:	db10      	blt.n	800034c <__aeabi_l2f+0x5c>
 800032a:	fa01 fc02 	lsl.w	ip, r1, r2
 800032e:	4463      	add	r3, ip
 8000330:	fa00 fc02 	lsl.w	ip, r0, r2
 8000334:	f1c2 0220 	rsb	r2, r2, #32
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	fa20 f202 	lsr.w	r2, r0, r2
 8000340:	eb43 0002 	adc.w	r0, r3, r2
 8000344:	bf08      	it	eq
 8000346:	f020 0001 	biceq.w	r0, r0, #1
 800034a:	4770      	bx	lr
 800034c:	f102 0220 	add.w	r2, r2, #32
 8000350:	fa01 fc02 	lsl.w	ip, r1, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800035c:	fa21 f202 	lsr.w	r2, r1, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800036a:	4770      	bx	lr

0800036c <__aeabi_fmul>:
 800036c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000370:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000374:	bf1e      	ittt	ne
 8000376:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800037a:	ea92 0f0c 	teqne	r2, ip
 800037e:	ea93 0f0c 	teqne	r3, ip
 8000382:	d06f      	beq.n	8000464 <__aeabi_fmul+0xf8>
 8000384:	441a      	add	r2, r3
 8000386:	ea80 0c01 	eor.w	ip, r0, r1
 800038a:	0240      	lsls	r0, r0, #9
 800038c:	bf18      	it	ne
 800038e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000392:	d01e      	beq.n	80003d2 <__aeabi_fmul+0x66>
 8000394:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000398:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800039c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003a0:	fba0 3101 	umull	r3, r1, r0, r1
 80003a4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003ac:	bf3e      	ittt	cc
 80003ae:	0049      	lslcc	r1, r1, #1
 80003b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b4:	005b      	lslcc	r3, r3, #1
 80003b6:	ea40 0001 	orr.w	r0, r0, r1
 80003ba:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003be:	2afd      	cmp	r2, #253	@ 0xfd
 80003c0:	d81d      	bhi.n	80003fe <__aeabi_fmul+0x92>
 80003c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ca:	bf08      	it	eq
 80003cc:	f020 0001 	biceq.w	r0, r0, #1
 80003d0:	4770      	bx	lr
 80003d2:	f090 0f00 	teq	r0, #0
 80003d6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003da:	bf08      	it	eq
 80003dc:	0249      	lsleq	r1, r1, #9
 80003de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e6:	3a7f      	subs	r2, #127	@ 0x7f
 80003e8:	bfc2      	ittt	gt
 80003ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003f2:	4770      	bxgt	lr
 80003f4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	3a01      	subs	r2, #1
 80003fe:	dc5d      	bgt.n	80004bc <__aeabi_fmul+0x150>
 8000400:	f112 0f19 	cmn.w	r2, #25
 8000404:	bfdc      	itt	le
 8000406:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800040a:	4770      	bxle	lr
 800040c:	f1c2 0200 	rsb	r2, r2, #0
 8000410:	0041      	lsls	r1, r0, #1
 8000412:	fa21 f102 	lsr.w	r1, r1, r2
 8000416:	f1c2 0220 	rsb	r2, r2, #32
 800041a:	fa00 fc02 	lsl.w	ip, r0, r2
 800041e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000422:	f140 0000 	adc.w	r0, r0, #0
 8000426:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800042a:	bf08      	it	eq
 800042c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000430:	4770      	bx	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800043a:	bf02      	ittt	eq
 800043c:	0040      	lsleq	r0, r0, #1
 800043e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000442:	3a01      	subeq	r2, #1
 8000444:	d0f9      	beq.n	800043a <__aeabi_fmul+0xce>
 8000446:	ea40 000c 	orr.w	r0, r0, ip
 800044a:	f093 0f00 	teq	r3, #0
 800044e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000452:	bf02      	ittt	eq
 8000454:	0049      	lsleq	r1, r1, #1
 8000456:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800045a:	3b01      	subeq	r3, #1
 800045c:	d0f9      	beq.n	8000452 <__aeabi_fmul+0xe6>
 800045e:	ea41 010c 	orr.w	r1, r1, ip
 8000462:	e78f      	b.n	8000384 <__aeabi_fmul+0x18>
 8000464:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000468:	ea92 0f0c 	teq	r2, ip
 800046c:	bf18      	it	ne
 800046e:	ea93 0f0c 	teqne	r3, ip
 8000472:	d00a      	beq.n	800048a <__aeabi_fmul+0x11e>
 8000474:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000478:	bf18      	it	ne
 800047a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047e:	d1d8      	bne.n	8000432 <__aeabi_fmul+0xc6>
 8000480:	ea80 0001 	eor.w	r0, r0, r1
 8000484:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000488:	4770      	bx	lr
 800048a:	f090 0f00 	teq	r0, #0
 800048e:	bf17      	itett	ne
 8000490:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000494:	4608      	moveq	r0, r1
 8000496:	f091 0f00 	teqne	r1, #0
 800049a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049e:	d014      	beq.n	80004ca <__aeabi_fmul+0x15e>
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	d101      	bne.n	80004aa <__aeabi_fmul+0x13e>
 80004a6:	0242      	lsls	r2, r0, #9
 80004a8:	d10f      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004aa:	ea93 0f0c 	teq	r3, ip
 80004ae:	d103      	bne.n	80004b8 <__aeabi_fmul+0x14c>
 80004b0:	024b      	lsls	r3, r1, #9
 80004b2:	bf18      	it	ne
 80004b4:	4608      	movne	r0, r1
 80004b6:	d108      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004c0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c8:	4770      	bx	lr
 80004ca:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ce:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_fdiv>:
 80004d4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004dc:	bf1e      	ittt	ne
 80004de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004e2:	ea92 0f0c 	teqne	r2, ip
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d069      	beq.n	80005c0 <__aeabi_fdiv+0xec>
 80004ec:	eba2 0203 	sub.w	r2, r2, r3
 80004f0:	ea80 0c01 	eor.w	ip, r0, r1
 80004f4:	0249      	lsls	r1, r1, #9
 80004f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004fa:	d037      	beq.n	800056c <__aeabi_fdiv+0x98>
 80004fc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000500:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000504:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000508:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800050c:	428b      	cmp	r3, r1
 800050e:	bf38      	it	cc
 8000510:	005b      	lslcc	r3, r3, #1
 8000512:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000516:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800051a:	428b      	cmp	r3, r1
 800051c:	bf24      	itt	cs
 800051e:	1a5b      	subcs	r3, r3, r1
 8000520:	ea40 000c 	orrcs.w	r0, r0, ip
 8000524:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000528:	bf24      	itt	cs
 800052a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000532:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000536:	bf24      	itt	cs
 8000538:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800053c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000540:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000544:	bf24      	itt	cs
 8000546:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800054a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	bf18      	it	ne
 8000552:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000556:	d1e0      	bne.n	800051a <__aeabi_fdiv+0x46>
 8000558:	2afd      	cmp	r2, #253	@ 0xfd
 800055a:	f63f af50 	bhi.w	80003fe <__aeabi_fmul+0x92>
 800055e:	428b      	cmp	r3, r1
 8000560:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000564:	bf08      	it	eq
 8000566:	f020 0001 	biceq.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000570:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000574:	327f      	adds	r2, #127	@ 0x7f
 8000576:	bfc2      	ittt	gt
 8000578:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800057c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000580:	4770      	bxgt	lr
 8000582:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	3a01      	subs	r2, #1
 800058c:	e737      	b.n	80003fe <__aeabi_fmul+0x92>
 800058e:	f092 0f00 	teq	r2, #0
 8000592:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000596:	bf02      	ittt	eq
 8000598:	0040      	lsleq	r0, r0, #1
 800059a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059e:	3a01      	subeq	r2, #1
 80005a0:	d0f9      	beq.n	8000596 <__aeabi_fdiv+0xc2>
 80005a2:	ea40 000c 	orr.w	r0, r0, ip
 80005a6:	f093 0f00 	teq	r3, #0
 80005aa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ae:	bf02      	ittt	eq
 80005b0:	0049      	lsleq	r1, r1, #1
 80005b2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b6:	3b01      	subeq	r3, #1
 80005b8:	d0f9      	beq.n	80005ae <__aeabi_fdiv+0xda>
 80005ba:	ea41 010c 	orr.w	r1, r1, ip
 80005be:	e795      	b.n	80004ec <__aeabi_fdiv+0x18>
 80005c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c4:	ea92 0f0c 	teq	r2, ip
 80005c8:	d108      	bne.n	80005dc <__aeabi_fdiv+0x108>
 80005ca:	0242      	lsls	r2, r0, #9
 80005cc:	f47f af7d 	bne.w	80004ca <__aeabi_fmul+0x15e>
 80005d0:	ea93 0f0c 	teq	r3, ip
 80005d4:	f47f af70 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e776      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	d104      	bne.n	80005ec <__aeabi_fdiv+0x118>
 80005e2:	024b      	lsls	r3, r1, #9
 80005e4:	f43f af4c 	beq.w	8000480 <__aeabi_fmul+0x114>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e76e      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005ec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005f0:	bf18      	it	ne
 80005f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f6:	d1ca      	bne.n	800058e <__aeabi_fdiv+0xba>
 80005f8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005fc:	f47f af5c 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 8000600:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000604:	f47f af3c 	bne.w	8000480 <__aeabi_fmul+0x114>
 8000608:	e75f      	b.n	80004ca <__aeabi_fmul+0x15e>
 800060a:	bf00      	nop

0800060c <__gesf2>:
 800060c:	f04f 3cff 	mov.w	ip, #4294967295
 8000610:	e006      	b.n	8000620 <__cmpsf2+0x4>
 8000612:	bf00      	nop

08000614 <__lesf2>:
 8000614:	f04f 0c01 	mov.w	ip, #1
 8000618:	e002      	b.n	8000620 <__cmpsf2+0x4>
 800061a:	bf00      	nop

0800061c <__cmpsf2>:
 800061c:	f04f 0c01 	mov.w	ip, #1
 8000620:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000624:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000628:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800062c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000630:	bf18      	it	ne
 8000632:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000636:	d011      	beq.n	800065c <__cmpsf2+0x40>
 8000638:	b001      	add	sp, #4
 800063a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063e:	bf18      	it	ne
 8000640:	ea90 0f01 	teqne	r0, r1
 8000644:	bf58      	it	pl
 8000646:	ebb2 0003 	subspl.w	r0, r2, r3
 800064a:	bf88      	it	hi
 800064c:	17c8      	asrhi	r0, r1, #31
 800064e:	bf38      	it	cc
 8000650:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000654:	bf18      	it	ne
 8000656:	f040 0001 	orrne.w	r0, r0, #1
 800065a:	4770      	bx	lr
 800065c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000660:	d102      	bne.n	8000668 <__cmpsf2+0x4c>
 8000662:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000666:	d105      	bne.n	8000674 <__cmpsf2+0x58>
 8000668:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800066c:	d1e4      	bne.n	8000638 <__cmpsf2+0x1c>
 800066e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000672:	d0e1      	beq.n	8000638 <__cmpsf2+0x1c>
 8000674:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop

0800067c <__aeabi_cfrcmple>:
 800067c:	4684      	mov	ip, r0
 800067e:	4608      	mov	r0, r1
 8000680:	4661      	mov	r1, ip
 8000682:	e7ff      	b.n	8000684 <__aeabi_cfcmpeq>

08000684 <__aeabi_cfcmpeq>:
 8000684:	b50f      	push	{r0, r1, r2, r3, lr}
 8000686:	f7ff ffc9 	bl	800061c <__cmpsf2>
 800068a:	2800      	cmp	r0, #0
 800068c:	bf48      	it	mi
 800068e:	f110 0f00 	cmnmi.w	r0, #0
 8000692:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000694 <__aeabi_fcmpeq>:
 8000694:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000698:	f7ff fff4 	bl	8000684 <__aeabi_cfcmpeq>
 800069c:	bf0c      	ite	eq
 800069e:	2001      	moveq	r0, #1
 80006a0:	2000      	movne	r0, #0
 80006a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a6:	bf00      	nop

080006a8 <__aeabi_fcmplt>:
 80006a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006ac:	f7ff ffea 	bl	8000684 <__aeabi_cfcmpeq>
 80006b0:	bf34      	ite	cc
 80006b2:	2001      	movcc	r0, #1
 80006b4:	2000      	movcs	r0, #0
 80006b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ba:	bf00      	nop

080006bc <__aeabi_fcmple>:
 80006bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006c0:	f7ff ffe0 	bl	8000684 <__aeabi_cfcmpeq>
 80006c4:	bf94      	ite	ls
 80006c6:	2001      	movls	r0, #1
 80006c8:	2000      	movhi	r0, #0
 80006ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ce:	bf00      	nop

080006d0 <__aeabi_fcmpge>:
 80006d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d4:	f7ff ffd2 	bl	800067c <__aeabi_cfrcmple>
 80006d8:	bf94      	ite	ls
 80006da:	2001      	movls	r0, #1
 80006dc:	2000      	movhi	r0, #0
 80006de:	f85d fb08 	ldr.w	pc, [sp], #8
 80006e2:	bf00      	nop

080006e4 <__aeabi_fcmpgt>:
 80006e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e8:	f7ff ffc8 	bl	800067c <__aeabi_cfrcmple>
 80006ec:	bf34      	ite	cc
 80006ee:	2001      	movcc	r0, #1
 80006f0:	2000      	movcs	r0, #0
 80006f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f6:	bf00      	nop

080006f8 <__aeabi_f2uiz>:
 80006f8:	0042      	lsls	r2, r0, #1
 80006fa:	d20e      	bcs.n	800071a <__aeabi_f2uiz+0x22>
 80006fc:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000700:	d30b      	bcc.n	800071a <__aeabi_f2uiz+0x22>
 8000702:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000706:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800070a:	d409      	bmi.n	8000720 <__aeabi_f2uiz+0x28>
 800070c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000710:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000714:	fa23 f002 	lsr.w	r0, r3, r2
 8000718:	4770      	bx	lr
 800071a:	f04f 0000 	mov.w	r0, #0
 800071e:	4770      	bx	lr
 8000720:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000724:	d101      	bne.n	800072a <__aeabi_f2uiz+0x32>
 8000726:	0242      	lsls	r2, r0, #9
 8000728:	d102      	bne.n	8000730 <__aeabi_f2uiz+0x38>
 800072a:	f04f 30ff 	mov.w	r0, #4294967295
 800072e:	4770      	bx	lr
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop

08000738 <__aeabi_ldivmod>:
 8000738:	b97b      	cbnz	r3, 800075a <__aeabi_ldivmod+0x22>
 800073a:	b972      	cbnz	r2, 800075a <__aeabi_ldivmod+0x22>
 800073c:	2900      	cmp	r1, #0
 800073e:	bfbe      	ittt	lt
 8000740:	2000      	movlt	r0, #0
 8000742:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000746:	e006      	blt.n	8000756 <__aeabi_ldivmod+0x1e>
 8000748:	bf08      	it	eq
 800074a:	2800      	cmpeq	r0, #0
 800074c:	bf1c      	itt	ne
 800074e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000752:	f04f 30ff 	movne.w	r0, #4294967295
 8000756:	f000 b9bf 	b.w	8000ad8 <__aeabi_idiv0>
 800075a:	f1ad 0c08 	sub.w	ip, sp, #8
 800075e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000762:	2900      	cmp	r1, #0
 8000764:	db09      	blt.n	800077a <__aeabi_ldivmod+0x42>
 8000766:	2b00      	cmp	r3, #0
 8000768:	db1a      	blt.n	80007a0 <__aeabi_ldivmod+0x68>
 800076a:	f000 f835 	bl	80007d8 <__udivmoddi4>
 800076e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000772:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000776:	b004      	add	sp, #16
 8000778:	4770      	bx	lr
 800077a:	4240      	negs	r0, r0
 800077c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000780:	2b00      	cmp	r3, #0
 8000782:	db1b      	blt.n	80007bc <__aeabi_ldivmod+0x84>
 8000784:	f000 f828 	bl	80007d8 <__udivmoddi4>
 8000788:	f8dd e004 	ldr.w	lr, [sp, #4]
 800078c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000790:	b004      	add	sp, #16
 8000792:	4240      	negs	r0, r0
 8000794:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000798:	4252      	negs	r2, r2
 800079a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800079e:	4770      	bx	lr
 80007a0:	4252      	negs	r2, r2
 80007a2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007a6:	f000 f817 	bl	80007d8 <__udivmoddi4>
 80007aa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007b2:	b004      	add	sp, #16
 80007b4:	4240      	negs	r0, r0
 80007b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007ba:	4770      	bx	lr
 80007bc:	4252      	negs	r2, r2
 80007be:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007c2:	f000 f809 	bl	80007d8 <__udivmoddi4>
 80007c6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007ce:	b004      	add	sp, #16
 80007d0:	4252      	negs	r2, r2
 80007d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007d6:	4770      	bx	lr

080007d8 <__udivmoddi4>:
 80007d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007dc:	9d08      	ldr	r5, [sp, #32]
 80007de:	468e      	mov	lr, r1
 80007e0:	4604      	mov	r4, r0
 80007e2:	4688      	mov	r8, r1
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d14a      	bne.n	800087e <__udivmoddi4+0xa6>
 80007e8:	428a      	cmp	r2, r1
 80007ea:	4617      	mov	r7, r2
 80007ec:	d962      	bls.n	80008b4 <__udivmoddi4+0xdc>
 80007ee:	fab2 f682 	clz	r6, r2
 80007f2:	b14e      	cbz	r6, 8000808 <__udivmoddi4+0x30>
 80007f4:	f1c6 0320 	rsb	r3, r6, #32
 80007f8:	fa01 f806 	lsl.w	r8, r1, r6
 80007fc:	fa20 f303 	lsr.w	r3, r0, r3
 8000800:	40b7      	lsls	r7, r6
 8000802:	ea43 0808 	orr.w	r8, r3, r8
 8000806:	40b4      	lsls	r4, r6
 8000808:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800080c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000810:	fa1f fc87 	uxth.w	ip, r7
 8000814:	fb0e 8811 	mls	r8, lr, r1, r8
 8000818:	fb01 f20c 	mul.w	r2, r1, ip
 800081c:	0c23      	lsrs	r3, r4, #16
 800081e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000822:	429a      	cmp	r2, r3
 8000824:	d909      	bls.n	800083a <__udivmoddi4+0x62>
 8000826:	18fb      	adds	r3, r7, r3
 8000828:	f101 30ff 	add.w	r0, r1, #4294967295
 800082c:	f080 80eb 	bcs.w	8000a06 <__udivmoddi4+0x22e>
 8000830:	429a      	cmp	r2, r3
 8000832:	f240 80e8 	bls.w	8000a06 <__udivmoddi4+0x22e>
 8000836:	3902      	subs	r1, #2
 8000838:	443b      	add	r3, r7
 800083a:	1a9a      	subs	r2, r3, r2
 800083c:	fbb2 f0fe 	udiv	r0, r2, lr
 8000840:	fb0e 2210 	mls	r2, lr, r0, r2
 8000844:	fb00 fc0c 	mul.w	ip, r0, ip
 8000848:	b2a3      	uxth	r3, r4
 800084a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800084e:	459c      	cmp	ip, r3
 8000850:	d909      	bls.n	8000866 <__udivmoddi4+0x8e>
 8000852:	18fb      	adds	r3, r7, r3
 8000854:	f100 32ff 	add.w	r2, r0, #4294967295
 8000858:	f080 80d7 	bcs.w	8000a0a <__udivmoddi4+0x232>
 800085c:	459c      	cmp	ip, r3
 800085e:	f240 80d4 	bls.w	8000a0a <__udivmoddi4+0x232>
 8000862:	443b      	add	r3, r7
 8000864:	3802      	subs	r0, #2
 8000866:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800086a:	2100      	movs	r1, #0
 800086c:	eba3 030c 	sub.w	r3, r3, ip
 8000870:	b11d      	cbz	r5, 800087a <__udivmoddi4+0xa2>
 8000872:	2200      	movs	r2, #0
 8000874:	40f3      	lsrs	r3, r6
 8000876:	e9c5 3200 	strd	r3, r2, [r5]
 800087a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800087e:	428b      	cmp	r3, r1
 8000880:	d905      	bls.n	800088e <__udivmoddi4+0xb6>
 8000882:	b10d      	cbz	r5, 8000888 <__udivmoddi4+0xb0>
 8000884:	e9c5 0100 	strd	r0, r1, [r5]
 8000888:	2100      	movs	r1, #0
 800088a:	4608      	mov	r0, r1
 800088c:	e7f5      	b.n	800087a <__udivmoddi4+0xa2>
 800088e:	fab3 f183 	clz	r1, r3
 8000892:	2900      	cmp	r1, #0
 8000894:	d146      	bne.n	8000924 <__udivmoddi4+0x14c>
 8000896:	4573      	cmp	r3, lr
 8000898:	d302      	bcc.n	80008a0 <__udivmoddi4+0xc8>
 800089a:	4282      	cmp	r2, r0
 800089c:	f200 8108 	bhi.w	8000ab0 <__udivmoddi4+0x2d8>
 80008a0:	1a84      	subs	r4, r0, r2
 80008a2:	eb6e 0203 	sbc.w	r2, lr, r3
 80008a6:	2001      	movs	r0, #1
 80008a8:	4690      	mov	r8, r2
 80008aa:	2d00      	cmp	r5, #0
 80008ac:	d0e5      	beq.n	800087a <__udivmoddi4+0xa2>
 80008ae:	e9c5 4800 	strd	r4, r8, [r5]
 80008b2:	e7e2      	b.n	800087a <__udivmoddi4+0xa2>
 80008b4:	2a00      	cmp	r2, #0
 80008b6:	f000 8091 	beq.w	80009dc <__udivmoddi4+0x204>
 80008ba:	fab2 f682 	clz	r6, r2
 80008be:	2e00      	cmp	r6, #0
 80008c0:	f040 80a5 	bne.w	8000a0e <__udivmoddi4+0x236>
 80008c4:	1a8a      	subs	r2, r1, r2
 80008c6:	2101      	movs	r1, #1
 80008c8:	0c03      	lsrs	r3, r0, #16
 80008ca:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008ce:	b280      	uxth	r0, r0
 80008d0:	b2bc      	uxth	r4, r7
 80008d2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008d6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008de:	fb04 f20c 	mul.w	r2, r4, ip
 80008e2:	429a      	cmp	r2, r3
 80008e4:	d907      	bls.n	80008f6 <__udivmoddi4+0x11e>
 80008e6:	18fb      	adds	r3, r7, r3
 80008e8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008ec:	d202      	bcs.n	80008f4 <__udivmoddi4+0x11c>
 80008ee:	429a      	cmp	r2, r3
 80008f0:	f200 80e3 	bhi.w	8000aba <__udivmoddi4+0x2e2>
 80008f4:	46c4      	mov	ip, r8
 80008f6:	1a9b      	subs	r3, r3, r2
 80008f8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008fc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000900:	fb02 f404 	mul.w	r4, r2, r4
 8000904:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000908:	429c      	cmp	r4, r3
 800090a:	d907      	bls.n	800091c <__udivmoddi4+0x144>
 800090c:	18fb      	adds	r3, r7, r3
 800090e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000912:	d202      	bcs.n	800091a <__udivmoddi4+0x142>
 8000914:	429c      	cmp	r4, r3
 8000916:	f200 80cd 	bhi.w	8000ab4 <__udivmoddi4+0x2dc>
 800091a:	4602      	mov	r2, r0
 800091c:	1b1b      	subs	r3, r3, r4
 800091e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000922:	e7a5      	b.n	8000870 <__udivmoddi4+0x98>
 8000924:	f1c1 0620 	rsb	r6, r1, #32
 8000928:	408b      	lsls	r3, r1
 800092a:	fa22 f706 	lsr.w	r7, r2, r6
 800092e:	431f      	orrs	r7, r3
 8000930:	fa2e fa06 	lsr.w	sl, lr, r6
 8000934:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000938:	fbba f8f9 	udiv	r8, sl, r9
 800093c:	fa0e fe01 	lsl.w	lr, lr, r1
 8000940:	fa20 f306 	lsr.w	r3, r0, r6
 8000944:	fb09 aa18 	mls	sl, r9, r8, sl
 8000948:	fa1f fc87 	uxth.w	ip, r7
 800094c:	ea43 030e 	orr.w	r3, r3, lr
 8000950:	fa00 fe01 	lsl.w	lr, r0, r1
 8000954:	fb08 f00c 	mul.w	r0, r8, ip
 8000958:	0c1c      	lsrs	r4, r3, #16
 800095a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800095e:	42a0      	cmp	r0, r4
 8000960:	fa02 f201 	lsl.w	r2, r2, r1
 8000964:	d90a      	bls.n	800097c <__udivmoddi4+0x1a4>
 8000966:	193c      	adds	r4, r7, r4
 8000968:	f108 3aff 	add.w	sl, r8, #4294967295
 800096c:	f080 809e 	bcs.w	8000aac <__udivmoddi4+0x2d4>
 8000970:	42a0      	cmp	r0, r4
 8000972:	f240 809b 	bls.w	8000aac <__udivmoddi4+0x2d4>
 8000976:	f1a8 0802 	sub.w	r8, r8, #2
 800097a:	443c      	add	r4, r7
 800097c:	1a24      	subs	r4, r4, r0
 800097e:	b298      	uxth	r0, r3
 8000980:	fbb4 f3f9 	udiv	r3, r4, r9
 8000984:	fb09 4413 	mls	r4, r9, r3, r4
 8000988:	fb03 fc0c 	mul.w	ip, r3, ip
 800098c:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000990:	45a4      	cmp	ip, r4
 8000992:	d909      	bls.n	80009a8 <__udivmoddi4+0x1d0>
 8000994:	193c      	adds	r4, r7, r4
 8000996:	f103 30ff 	add.w	r0, r3, #4294967295
 800099a:	f080 8085 	bcs.w	8000aa8 <__udivmoddi4+0x2d0>
 800099e:	45a4      	cmp	ip, r4
 80009a0:	f240 8082 	bls.w	8000aa8 <__udivmoddi4+0x2d0>
 80009a4:	3b02      	subs	r3, #2
 80009a6:	443c      	add	r4, r7
 80009a8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80009ac:	eba4 040c 	sub.w	r4, r4, ip
 80009b0:	fba0 8c02 	umull	r8, ip, r0, r2
 80009b4:	4564      	cmp	r4, ip
 80009b6:	4643      	mov	r3, r8
 80009b8:	46e1      	mov	r9, ip
 80009ba:	d364      	bcc.n	8000a86 <__udivmoddi4+0x2ae>
 80009bc:	d061      	beq.n	8000a82 <__udivmoddi4+0x2aa>
 80009be:	b15d      	cbz	r5, 80009d8 <__udivmoddi4+0x200>
 80009c0:	ebbe 0203 	subs.w	r2, lr, r3
 80009c4:	eb64 0409 	sbc.w	r4, r4, r9
 80009c8:	fa04 f606 	lsl.w	r6, r4, r6
 80009cc:	fa22 f301 	lsr.w	r3, r2, r1
 80009d0:	431e      	orrs	r6, r3
 80009d2:	40cc      	lsrs	r4, r1
 80009d4:	e9c5 6400 	strd	r6, r4, [r5]
 80009d8:	2100      	movs	r1, #0
 80009da:	e74e      	b.n	800087a <__udivmoddi4+0xa2>
 80009dc:	fbb1 fcf2 	udiv	ip, r1, r2
 80009e0:	0c01      	lsrs	r1, r0, #16
 80009e2:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009e6:	b280      	uxth	r0, r0
 80009e8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ec:	463b      	mov	r3, r7
 80009ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80009f2:	4638      	mov	r0, r7
 80009f4:	463c      	mov	r4, r7
 80009f6:	46b8      	mov	r8, r7
 80009f8:	46be      	mov	lr, r7
 80009fa:	2620      	movs	r6, #32
 80009fc:	eba2 0208 	sub.w	r2, r2, r8
 8000a00:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a04:	e765      	b.n	80008d2 <__udivmoddi4+0xfa>
 8000a06:	4601      	mov	r1, r0
 8000a08:	e717      	b.n	800083a <__udivmoddi4+0x62>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	e72b      	b.n	8000866 <__udivmoddi4+0x8e>
 8000a0e:	f1c6 0120 	rsb	r1, r6, #32
 8000a12:	fa2e fc01 	lsr.w	ip, lr, r1
 8000a16:	40b7      	lsls	r7, r6
 8000a18:	fa0e fe06 	lsl.w	lr, lr, r6
 8000a1c:	fa20 f101 	lsr.w	r1, r0, r1
 8000a20:	ea41 010e 	orr.w	r1, r1, lr
 8000a24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a28:	fbbc f8fe 	udiv	r8, ip, lr
 8000a2c:	b2bc      	uxth	r4, r7
 8000a2e:	fb0e cc18 	mls	ip, lr, r8, ip
 8000a32:	fb08 f904 	mul.w	r9, r8, r4
 8000a36:	0c0a      	lsrs	r2, r1, #16
 8000a38:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000a3c:	40b0      	lsls	r0, r6
 8000a3e:	4591      	cmp	r9, r2
 8000a40:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a44:	b280      	uxth	r0, r0
 8000a46:	d93e      	bls.n	8000ac6 <__udivmoddi4+0x2ee>
 8000a48:	18ba      	adds	r2, r7, r2
 8000a4a:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a4e:	d201      	bcs.n	8000a54 <__udivmoddi4+0x27c>
 8000a50:	4591      	cmp	r9, r2
 8000a52:	d81f      	bhi.n	8000a94 <__udivmoddi4+0x2bc>
 8000a54:	eba2 0209 	sub.w	r2, r2, r9
 8000a58:	fbb2 f9fe 	udiv	r9, r2, lr
 8000a5c:	fb09 f804 	mul.w	r8, r9, r4
 8000a60:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000a64:	b28a      	uxth	r2, r1
 8000a66:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000a6a:	4542      	cmp	r2, r8
 8000a6c:	d229      	bcs.n	8000ac2 <__udivmoddi4+0x2ea>
 8000a6e:	18ba      	adds	r2, r7, r2
 8000a70:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a74:	d2c2      	bcs.n	80009fc <__udivmoddi4+0x224>
 8000a76:	4542      	cmp	r2, r8
 8000a78:	d2c0      	bcs.n	80009fc <__udivmoddi4+0x224>
 8000a7a:	f1a9 0102 	sub.w	r1, r9, #2
 8000a7e:	443a      	add	r2, r7
 8000a80:	e7bc      	b.n	80009fc <__udivmoddi4+0x224>
 8000a82:	45c6      	cmp	lr, r8
 8000a84:	d29b      	bcs.n	80009be <__udivmoddi4+0x1e6>
 8000a86:	ebb8 0302 	subs.w	r3, r8, r2
 8000a8a:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a8e:	3801      	subs	r0, #1
 8000a90:	46e1      	mov	r9, ip
 8000a92:	e794      	b.n	80009be <__udivmoddi4+0x1e6>
 8000a94:	eba7 0909 	sub.w	r9, r7, r9
 8000a98:	444a      	add	r2, r9
 8000a9a:	fbb2 f9fe 	udiv	r9, r2, lr
 8000a9e:	f1a8 0c02 	sub.w	ip, r8, #2
 8000aa2:	fb09 f804 	mul.w	r8, r9, r4
 8000aa6:	e7db      	b.n	8000a60 <__udivmoddi4+0x288>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	e77d      	b.n	80009a8 <__udivmoddi4+0x1d0>
 8000aac:	46d0      	mov	r8, sl
 8000aae:	e765      	b.n	800097c <__udivmoddi4+0x1a4>
 8000ab0:	4608      	mov	r0, r1
 8000ab2:	e6fa      	b.n	80008aa <__udivmoddi4+0xd2>
 8000ab4:	443b      	add	r3, r7
 8000ab6:	3a02      	subs	r2, #2
 8000ab8:	e730      	b.n	800091c <__udivmoddi4+0x144>
 8000aba:	f1ac 0c02 	sub.w	ip, ip, #2
 8000abe:	443b      	add	r3, r7
 8000ac0:	e719      	b.n	80008f6 <__udivmoddi4+0x11e>
 8000ac2:	4649      	mov	r1, r9
 8000ac4:	e79a      	b.n	80009fc <__udivmoddi4+0x224>
 8000ac6:	eba2 0209 	sub.w	r2, r2, r9
 8000aca:	fbb2 f9fe 	udiv	r9, r2, lr
 8000ace:	46c4      	mov	ip, r8
 8000ad0:	fb09 f804 	mul.w	r8, r9, r4
 8000ad4:	e7c4      	b.n	8000a60 <__udivmoddi4+0x288>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_idiv0>:
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <BME280_wireWriteRegister>:
#include "BME280.h"
#include <stdbool.h>

// Escrever nos registradores (8bit)
static void BME280_wireWriteRegister(BME280_HandleTypeDef *BME280, uint8_t reg, uint8_t value) {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b086      	sub	sp, #24
 8000ae0:	af02      	add	r7, sp, #8
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	460b      	mov	r3, r1
 8000ae6:	70fb      	strb	r3, [r7, #3]
 8000ae8:	4613      	mov	r3, r2
 8000aea:	70bb      	strb	r3, [r7, #2]
	uint8_t cmd_buff[2];
    cmd_buff[0] = reg;
 8000aec:	78fb      	ldrb	r3, [r7, #3]
 8000aee:	733b      	strb	r3, [r7, #12]
	cmd_buff[1] = value;
 8000af0:	78bb      	ldrb	r3, [r7, #2]
 8000af2:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(&BME280->I2C_h, (BME280->ADDR << 1),(uint8_t*)cmd_buff,2,1000);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8000b00:	005b      	lsls	r3, r3, #1
 8000b02:	b299      	uxth	r1, r3
 8000b04:	f107 020c 	add.w	r2, r7, #12
 8000b08:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b0c:	9300      	str	r3, [sp, #0]
 8000b0e:	2302      	movs	r3, #2
 8000b10:	f002 fa6a 	bl	8002fe8 <HAL_I2C_Master_Transmit>
}
 8000b14:	bf00      	nop
 8000b16:	3710      	adds	r7, #16
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <BME280_wireReadRegister>:

// Ler dos registradores (n*8bit)
static void BME280_wireReadRegister(BME280_HandleTypeDef *BME280, uint8_t reg, uint8_t *rx_buff, size_t size) {
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b086      	sub	sp, #24
 8000b20:	af02      	add	r7, sp, #8
 8000b22:	60f8      	str	r0, [r7, #12]
 8000b24:	607a      	str	r2, [r7, #4]
 8000b26:	603b      	str	r3, [r7, #0]
 8000b28:	460b      	mov	r3, r1
 8000b2a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&BME280->I2C_h, (BME280->ADDR << 1), &reg, 1, 1000);
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8000b38:	005b      	lsls	r3, r3, #1
 8000b3a:	b299      	uxth	r1, r3
 8000b3c:	f107 020b 	add.w	r2, r7, #11
 8000b40:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b44:	9300      	str	r3, [sp, #0]
 8000b46:	2301      	movs	r3, #1
 8000b48:	f002 fa4e 	bl	8002fe8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&BME280->I2C_h, (BME280->ADDR << 1), rx_buff, size, 1000);
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	b299      	uxth	r1, r3
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	b29b      	uxth	r3, r3
 8000b60:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b64:	9200      	str	r2, [sp, #0]
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	f002 fb3c 	bl	80031e4 <HAL_I2C_Master_Receive>
}
 8000b6c:	bf00      	nop
 8000b6e:	3710      	adds	r7, #16
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <BME280_readCalData>:

// Ler os dados de calibração do sensor
static void BME280_readCalData(BME280_HandleTypeDef *BME280) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08a      	sub	sp, #40	@ 0x28
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
	uint8_t cmd_buff1[24];
	uint8_t cmd_buff2[7];

	BME280_wireReadRegister(BME280, CAL_REG_DIG_1, cmd_buff1, 24);
 8000b7c:	f107 0210 	add.w	r2, r7, #16
 8000b80:	2318      	movs	r3, #24
 8000b82:	2188      	movs	r1, #136	@ 0x88
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f7ff ffc9 	bl	8000b1c <BME280_wireReadRegister>

	BME280->dig_T1 = (cmd_buff1[1] << 8) | cmd_buff1[0];
 8000b8a:	7c7b      	ldrb	r3, [r7, #17]
 8000b8c:	b21b      	sxth	r3, r3
 8000b8e:	021b      	lsls	r3, r3, #8
 8000b90:	b21a      	sxth	r2, r3
 8000b92:	7c3b      	ldrb	r3, [r7, #16]
 8000b94:	b21b      	sxth	r3, r3
 8000b96:	4313      	orrs	r3, r2
 8000b98:	b21b      	sxth	r3, r3
 8000b9a:	b29a      	uxth	r2, r3
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	801a      	strh	r2, [r3, #0]
	BME280->dig_T2 = (cmd_buff1[3] << 8) | cmd_buff1[2];
 8000ba0:	7cfb      	ldrb	r3, [r7, #19]
 8000ba2:	b21b      	sxth	r3, r3
 8000ba4:	021b      	lsls	r3, r3, #8
 8000ba6:	b21a      	sxth	r2, r3
 8000ba8:	7cbb      	ldrb	r3, [r7, #18]
 8000baa:	b21b      	sxth	r3, r3
 8000bac:	4313      	orrs	r3, r2
 8000bae:	b21a      	sxth	r2, r3
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	805a      	strh	r2, [r3, #2]
	BME280->dig_T3 = (cmd_buff1[5] << 8) | cmd_buff1[4];
 8000bb4:	7d7b      	ldrb	r3, [r7, #21]
 8000bb6:	b21b      	sxth	r3, r3
 8000bb8:	021b      	lsls	r3, r3, #8
 8000bba:	b21a      	sxth	r2, r3
 8000bbc:	7d3b      	ldrb	r3, [r7, #20]
 8000bbe:	b21b      	sxth	r3, r3
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	b21a      	sxth	r2, r3
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	809a      	strh	r2, [r3, #4]
	BME280->dig_P1 = (cmd_buff1[7] << 8) | cmd_buff1[6];
 8000bc8:	7dfb      	ldrb	r3, [r7, #23]
 8000bca:	b21b      	sxth	r3, r3
 8000bcc:	021b      	lsls	r3, r3, #8
 8000bce:	b21a      	sxth	r2, r3
 8000bd0:	7dbb      	ldrb	r3, [r7, #22]
 8000bd2:	b21b      	sxth	r3, r3
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	b21b      	sxth	r3, r3
 8000bd8:	b29a      	uxth	r2, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	80da      	strh	r2, [r3, #6]
	BME280->dig_P2 = (cmd_buff1[9] << 8) | cmd_buff1[8];
 8000bde:	7e7b      	ldrb	r3, [r7, #25]
 8000be0:	b21b      	sxth	r3, r3
 8000be2:	021b      	lsls	r3, r3, #8
 8000be4:	b21a      	sxth	r2, r3
 8000be6:	7e3b      	ldrb	r3, [r7, #24]
 8000be8:	b21b      	sxth	r3, r3
 8000bea:	4313      	orrs	r3, r2
 8000bec:	b21a      	sxth	r2, r3
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	811a      	strh	r2, [r3, #8]
	BME280->dig_P3 = (cmd_buff1[11] << 8) | cmd_buff1[10];
 8000bf2:	7efb      	ldrb	r3, [r7, #27]
 8000bf4:	b21b      	sxth	r3, r3
 8000bf6:	021b      	lsls	r3, r3, #8
 8000bf8:	b21a      	sxth	r2, r3
 8000bfa:	7ebb      	ldrb	r3, [r7, #26]
 8000bfc:	b21b      	sxth	r3, r3
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	b21a      	sxth	r2, r3
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	815a      	strh	r2, [r3, #10]
	BME280->dig_P4 = (cmd_buff1[13] << 8) | cmd_buff1[12];
 8000c06:	7f7b      	ldrb	r3, [r7, #29]
 8000c08:	b21b      	sxth	r3, r3
 8000c0a:	021b      	lsls	r3, r3, #8
 8000c0c:	b21a      	sxth	r2, r3
 8000c0e:	7f3b      	ldrb	r3, [r7, #28]
 8000c10:	b21b      	sxth	r3, r3
 8000c12:	4313      	orrs	r3, r2
 8000c14:	b21a      	sxth	r2, r3
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	819a      	strh	r2, [r3, #12]
	BME280->dig_P5 = (cmd_buff1[15] << 8) | cmd_buff1[14];
 8000c1a:	7ffb      	ldrb	r3, [r7, #31]
 8000c1c:	b21b      	sxth	r3, r3
 8000c1e:	021b      	lsls	r3, r3, #8
 8000c20:	b21a      	sxth	r2, r3
 8000c22:	7fbb      	ldrb	r3, [r7, #30]
 8000c24:	b21b      	sxth	r3, r3
 8000c26:	4313      	orrs	r3, r2
 8000c28:	b21a      	sxth	r2, r3
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	81da      	strh	r2, [r3, #14]
	BME280->dig_P6 = (cmd_buff1[17] << 8) | cmd_buff1[16];
 8000c2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000c32:	b21b      	sxth	r3, r3
 8000c34:	021b      	lsls	r3, r3, #8
 8000c36:	b21a      	sxth	r2, r3
 8000c38:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000c3c:	b21b      	sxth	r3, r3
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	b21a      	sxth	r2, r3
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	821a      	strh	r2, [r3, #16]
	BME280->dig_P7 = (cmd_buff1[19] << 8) | cmd_buff1[18];
 8000c46:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000c4a:	b21b      	sxth	r3, r3
 8000c4c:	021b      	lsls	r3, r3, #8
 8000c4e:	b21a      	sxth	r2, r3
 8000c50:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000c54:	b21b      	sxth	r3, r3
 8000c56:	4313      	orrs	r3, r2
 8000c58:	b21a      	sxth	r2, r3
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	825a      	strh	r2, [r3, #18]
	BME280->dig_P8 = (cmd_buff1[21] << 8) | cmd_buff1[20];
 8000c5e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000c62:	b21b      	sxth	r3, r3
 8000c64:	021b      	lsls	r3, r3, #8
 8000c66:	b21a      	sxth	r2, r3
 8000c68:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000c6c:	b21b      	sxth	r3, r3
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	b21a      	sxth	r2, r3
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	829a      	strh	r2, [r3, #20]
	BME280->dig_P9 = (cmd_buff1[23] << 8) | cmd_buff1[22];
 8000c76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c7a:	b21b      	sxth	r3, r3
 8000c7c:	021b      	lsls	r3, r3, #8
 8000c7e:	b21a      	sxth	r2, r3
 8000c80:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000c84:	b21b      	sxth	r3, r3
 8000c86:	4313      	orrs	r3, r2
 8000c88:	b21a      	sxth	r2, r3
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	82da      	strh	r2, [r3, #22]

	BME280_wireReadRegister(BME280, CAL_REG_DIG_2,  &BME280->dig_H1, 1);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	f103 0218 	add.w	r2, r3, #24
 8000c94:	2301      	movs	r3, #1
 8000c96:	21a1      	movs	r1, #161	@ 0xa1
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f7ff ff3f 	bl	8000b1c <BME280_wireReadRegister>

	BME280_wireReadRegister(BME280, CAL_REG_DIG_3, cmd_buff2, 7);
 8000c9e:	f107 0208 	add.w	r2, r7, #8
 8000ca2:	2307      	movs	r3, #7
 8000ca4:	21e1      	movs	r1, #225	@ 0xe1
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f7ff ff38 	bl	8000b1c <BME280_wireReadRegister>

	BME280->dig_H2 = (cmd_buff2[1] << 8) | cmd_buff2[0];
 8000cac:	7a7b      	ldrb	r3, [r7, #9]
 8000cae:	b21b      	sxth	r3, r3
 8000cb0:	021b      	lsls	r3, r3, #8
 8000cb2:	b21a      	sxth	r2, r3
 8000cb4:	7a3b      	ldrb	r3, [r7, #8]
 8000cb6:	b21b      	sxth	r3, r3
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	b21a      	sxth	r2, r3
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	835a      	strh	r2, [r3, #26]
	BME280->dig_H3 = cmd_buff2[2];
 8000cc0:	7aba      	ldrb	r2, [r7, #10]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	771a      	strb	r2, [r3, #28]
	BME280->dig_H4 = (cmd_buff2[3] << 4) | (cmd_buff2[4] & 0x0F);
 8000cc6:	7afb      	ldrb	r3, [r7, #11]
 8000cc8:	b21b      	sxth	r3, r3
 8000cca:	011b      	lsls	r3, r3, #4
 8000ccc:	b21a      	sxth	r2, r3
 8000cce:	7b3b      	ldrb	r3, [r7, #12]
 8000cd0:	b21b      	sxth	r3, r3
 8000cd2:	f003 030f 	and.w	r3, r3, #15
 8000cd6:	b21b      	sxth	r3, r3
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	b21a      	sxth	r2, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	83da      	strh	r2, [r3, #30]
	BME280->dig_H5 = (cmd_buff2[4] >> 4) | (cmd_buff2[5] << 4);
 8000ce0:	7b3b      	ldrb	r3, [r7, #12]
 8000ce2:	091b      	lsrs	r3, r3, #4
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	b21a      	sxth	r2, r3
 8000ce8:	7b7b      	ldrb	r3, [r7, #13]
 8000cea:	b21b      	sxth	r3, r3
 8000cec:	011b      	lsls	r3, r3, #4
 8000cee:	b21b      	sxth	r3, r3
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	b21a      	sxth	r2, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	841a      	strh	r2, [r3, #32]
	BME280->dig_H6 = cmd_buff2[6];
 8000cf8:	7bbb      	ldrb	r3, [r7, #14]
 8000cfa:	b25a      	sxtb	r2, r3
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8000d02:	bf00      	nop
 8000d04:	3728      	adds	r7, #40	@ 0x28
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}

08000d0a <BME280_initDefault>:

// Inicializa o sensor com os parâmetros padrão, endereco 76, se o chip não for BME retorna false
bool BME280_initDefault(BME280_HandleTypeDef *BME280, I2C_HandleTypeDef I2C_Handle) {
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	f107 001c 	add.w	r0, r7, #28
 8000d18:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	BME280->ADDR = BME280_ADDRESS_GND; //padrao, endereco 76
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2276      	movs	r2, #118	@ 0x76
 8000d20:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
	BME280->I2C_h = I2C_Handle;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	3324      	adds	r3, #36	@ 0x24
 8000d28:	f107 011c 	add.w	r1, r7, #28
 8000d2c:	2254      	movs	r2, #84	@ 0x54
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f005 fe46 	bl	80069c0 <memcpy>

	uint8_t chip_id;
	BME280_wireReadRegister(BME280, ID_REG, &chip_id, 1);
 8000d34:	f107 020f 	add.w	r2, r7, #15
 8000d38:	2301      	movs	r3, #1
 8000d3a:	21d0      	movs	r1, #208	@ 0xd0
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff feed 	bl	8000b1c <BME280_wireReadRegister>
	if (chip_id != CHIP_ID_BME280) return false;
 8000d42:	7bfb      	ldrb	r3, [r7, #15]
 8000d44:	2b60      	cmp	r3, #96	@ 0x60
 8000d46:	d001      	beq.n	8000d4c <BME280_initDefault+0x42>
 8000d48:	2300      	movs	r3, #0
 8000d4a:	e03e      	b.n	8000dca <BME280_initDefault+0xc0>

	BME280_wireWriteRegister(BME280, RESET_REG, RESET_VALUE);
 8000d4c:	22b6      	movs	r2, #182	@ 0xb6
 8000d4e:	21e0      	movs	r1, #224	@ 0xe0
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f7ff fec3 	bl	8000adc <BME280_wireWriteRegister>
	HAL_Delay(20);
 8000d56:	2014      	movs	r0, #20
 8000d58:	f001 fd5e 	bl	8002818 <HAL_Delay>

	BME280_readCalData(BME280);
 8000d5c:	6878      	ldr	r0, [r7, #4]
 8000d5e:	f7ff ff09 	bl	8000b74 <BME280_readCalData>
	HAL_Delay(20);
 8000d62:	2014      	movs	r0, #20
 8000d64:	f001 fd58 	bl	8002818 <HAL_Delay>

	BME280_wireWriteRegister(BME280, CFG_REG, CFG_REG_DEFAULT);
 8000d68:	2240      	movs	r2, #64	@ 0x40
 8000d6a:	21f5      	movs	r1, #245	@ 0xf5
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff feb5 	bl	8000adc <BME280_wireWriteRegister>
	HAL_Delay(20);
 8000d72:	2014      	movs	r0, #20
 8000d74:	f001 fd50 	bl	8002818 <HAL_Delay>
	BME280_wireWriteRegister(BME280, CTRL_REG_2, CTRL_REG_2_DEFAULT);
 8000d78:	2201      	movs	r2, #1
 8000d7a:	21f2      	movs	r1, #242	@ 0xf2
 8000d7c:	6878      	ldr	r0, [r7, #4]
 8000d7e:	f7ff fead 	bl	8000adc <BME280_wireWriteRegister>
	HAL_Delay(20);
 8000d82:	2014      	movs	r0, #20
 8000d84:	f001 fd48 	bl	8002818 <HAL_Delay>
	BME280_wireWriteRegister(BME280, CTRL_REG_1, CTRL_REG_1_DEFAULT);
 8000d88:	2227      	movs	r2, #39	@ 0x27
 8000d8a:	21f4      	movs	r1, #244	@ 0xf4
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f7ff fea5 	bl	8000adc <BME280_wireWriteRegister>
	HAL_Delay(20);
 8000d92:	2014      	movs	r0, #20
 8000d94:	f001 fd40 	bl	8002818 <HAL_Delay>

	BME280->CONFIG.STDBY = BME280_STDBY_2x;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2202      	movs	r2, #2
 8000d9c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
	BME280->CONFIG.FILTER = BME280_FILTER_OFF;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2200      	movs	r2, #0
 8000da4:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
	BME280->CONFIG.MODE = BME280_MODE_SLEEP;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2200      	movs	r2, #0
 8000dac:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	BME280->CONFIG.TEMP_OVERSAMPLING = BME280_OS_1x;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	2201      	movs	r2, #1
 8000db4:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
	BME280->CONFIG.PSSR_OVERSAMPLING = BME280_OS_1x;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	2201      	movs	r2, #1
 8000dbc:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
	BME280->CONFIG.HMDT_OVERSAMPLING = BME280_OS_1x;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

	return true;
 8000dc8:	2301      	movs	r3, #1
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000dd4:	b004      	add	sp, #16
 8000dd6:	4770      	bx	lr

08000dd8 <BME280_initOther>:

// Inicializa o sensor com o segundo endereço, 77
bool BME280_initOther(BME280_HandleTypeDef *BME280, I2C_HandleTypeDef I2C_Handle) {
 8000dd8:	b084      	sub	sp, #16
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b084      	sub	sp, #16
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	6078      	str	r0, [r7, #4]
 8000de2:	f107 001c 	add.w	r0, r7, #28
 8000de6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	BME280->ADDR = BME280_ADDRESS_VIN; // pino soldado (sdo com vin), endereco 77
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2277      	movs	r2, #119	@ 0x77
 8000dee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
	BME280->I2C_h = I2C_Handle;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	3324      	adds	r3, #36	@ 0x24
 8000df6:	f107 011c 	add.w	r1, r7, #28
 8000dfa:	2254      	movs	r2, #84	@ 0x54
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f005 fddf 	bl	80069c0 <memcpy>

	uint8_t chip_id;
	BME280_wireReadRegister(BME280, ID_REG, &chip_id, 1);
 8000e02:	f107 020f 	add.w	r2, r7, #15
 8000e06:	2301      	movs	r3, #1
 8000e08:	21d0      	movs	r1, #208	@ 0xd0
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f7ff fe86 	bl	8000b1c <BME280_wireReadRegister>
	if (chip_id != CHIP_ID_BME280) return false;
 8000e10:	7bfb      	ldrb	r3, [r7, #15]
 8000e12:	2b60      	cmp	r3, #96	@ 0x60
 8000e14:	d001      	beq.n	8000e1a <BME280_initOther+0x42>
 8000e16:	2300      	movs	r3, #0
 8000e18:	e03e      	b.n	8000e98 <BME280_initOther+0xc0>

	BME280_wireWriteRegister(BME280, RESET_REG, RESET_VALUE);
 8000e1a:	22b6      	movs	r2, #182	@ 0xb6
 8000e1c:	21e0      	movs	r1, #224	@ 0xe0
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f7ff fe5c 	bl	8000adc <BME280_wireWriteRegister>
	HAL_Delay(20);
 8000e24:	2014      	movs	r0, #20
 8000e26:	f001 fcf7 	bl	8002818 <HAL_Delay>

	BME280_readCalData(BME280);
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f7ff fea2 	bl	8000b74 <BME280_readCalData>
	HAL_Delay(20);
 8000e30:	2014      	movs	r0, #20
 8000e32:	f001 fcf1 	bl	8002818 <HAL_Delay>

	BME280_wireWriteRegister(BME280, CFG_REG, CFG_REG_DEFAULT);
 8000e36:	2240      	movs	r2, #64	@ 0x40
 8000e38:	21f5      	movs	r1, #245	@ 0xf5
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	f7ff fe4e 	bl	8000adc <BME280_wireWriteRegister>
	HAL_Delay(20);
 8000e40:	2014      	movs	r0, #20
 8000e42:	f001 fce9 	bl	8002818 <HAL_Delay>
	BME280_wireWriteRegister(BME280, CTRL_REG_2, CTRL_REG_2_DEFAULT);
 8000e46:	2201      	movs	r2, #1
 8000e48:	21f2      	movs	r1, #242	@ 0xf2
 8000e4a:	6878      	ldr	r0, [r7, #4]
 8000e4c:	f7ff fe46 	bl	8000adc <BME280_wireWriteRegister>
	HAL_Delay(20);
 8000e50:	2014      	movs	r0, #20
 8000e52:	f001 fce1 	bl	8002818 <HAL_Delay>
	BME280_wireWriteRegister(BME280, CTRL_REG_1, CTRL_REG_1_DEFAULT);
 8000e56:	2227      	movs	r2, #39	@ 0x27
 8000e58:	21f4      	movs	r1, #244	@ 0xf4
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f7ff fe3e 	bl	8000adc <BME280_wireWriteRegister>
	HAL_Delay(20);
 8000e60:	2014      	movs	r0, #20
 8000e62:	f001 fcd9 	bl	8002818 <HAL_Delay>

	BME280->CONFIG.STDBY = BME280_STDBY_2x;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2202      	movs	r2, #2
 8000e6a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
	BME280->CONFIG.FILTER = BME280_FILTER_OFF;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2200      	movs	r2, #0
 8000e72:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
	BME280->CONFIG.MODE = BME280_MODE_SLEEP;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2200      	movs	r2, #0
 8000e7a:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	BME280->CONFIG.TEMP_OVERSAMPLING = BME280_OS_1x;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2201      	movs	r2, #1
 8000e82:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
	BME280->CONFIG.PSSR_OVERSAMPLING = BME280_OS_1x;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2201      	movs	r2, #1
 8000e8a:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
	BME280->CONFIG.HMDT_OVERSAMPLING = BME280_OS_1x;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	2201      	movs	r2, #1
 8000e92:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

	return true;
 8000e96:	2301      	movs	r3, #1
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3710      	adds	r7, #16
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ea2:	b004      	add	sp, #16
 8000ea4:	4770      	bx	lr

08000ea6 <BME280_compensateTemp>:

// Algoritmos de compensação
static int32_t BME280_compensateTemp(BME280_HandleTypeDef *BME280, int32_t adc_temp, int32_t *fine_temp) {
 8000ea6:	b480      	push	{r7}
 8000ea8:	b087      	sub	sp, #28
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	60f8      	str	r0, [r7, #12]
 8000eae:	60b9      	str	r1, [r7, #8]
 8000eb0:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) BME280->dig_T1 << 1)))
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	10da      	asrs	r2, r3, #3
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	881b      	ldrh	r3, [r3, #0]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	1ad3      	subs	r3, r2, r3
			* (int32_t) BME280->dig_T2) >> 11;
 8000ebe:	68fa      	ldr	r2, [r7, #12]
 8000ec0:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8000ec4:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) BME280->dig_T1 << 1)))
 8000ec8:	12db      	asrs	r3, r3, #11
 8000eca:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) BME280->dig_T1)
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	111b      	asrs	r3, r3, #4
 8000ed0:	68fa      	ldr	r2, [r7, #12]
 8000ed2:	8812      	ldrh	r2, [r2, #0]
 8000ed4:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) BME280->dig_T1)) >> 12)
 8000ed6:	68ba      	ldr	r2, [r7, #8]
 8000ed8:	1112      	asrs	r2, r2, #4
 8000eda:	68f9      	ldr	r1, [r7, #12]
 8000edc:	8809      	ldrh	r1, [r1, #0]
 8000ede:	1a52      	subs	r2, r2, r1
 8000ee0:	fb02 f303 	mul.w	r3, r2, r3
 8000ee4:	131b      	asrs	r3, r3, #12
			* (int32_t) BME280->dig_T3) >> 14;
 8000ee6:	68fa      	ldr	r2, [r7, #12]
 8000ee8:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000eec:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) BME280->dig_T1)
 8000ef0:	139b      	asrs	r3, r3, #14
 8000ef2:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 8000ef4:	697a      	ldr	r2, [r7, #20]
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	441a      	add	r2, r3
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	4613      	mov	r3, r2
 8000f04:	009b      	lsls	r3, r3, #2
 8000f06:	4413      	add	r3, r2
 8000f08:	3380      	adds	r3, #128	@ 0x80
 8000f0a:	121b      	asrs	r3, r3, #8
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	371c      	adds	r7, #28
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bc80      	pop	{r7}
 8000f14:	4770      	bx	lr

08000f16 <BME280_compensatePssr>:

static uint32_t BME280_compensatePssr(BME280_HandleTypeDef *BME280, int32_t adc_press, int32_t fine_temp) {
 8000f16:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f1a:	b0cc      	sub	sp, #304	@ 0x130
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
 8000f22:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
 8000f26:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 8000f2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f2e:	17da      	asrs	r2, r3, #31
 8000f30:	461c      	mov	r4, r3
 8000f32:	4615      	mov	r5, r2
 8000f34:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 8000f38:	f145 3bff 	adc.w	fp, r5, #4294967295
 8000f3c:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
	var2 = var1 * var1 * (int64_t) BME280->dig_P6;
 8000f40:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8000f44:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000f48:	fb03 f102 	mul.w	r1, r3, r2
 8000f4c:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8000f50:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000f54:	fb02 f303 	mul.w	r3, r2, r3
 8000f58:	18ca      	adds	r2, r1, r3
 8000f5a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000f5e:	fba3 8903 	umull	r8, r9, r3, r3
 8000f62:	eb02 0309 	add.w	r3, r2, r9
 8000f66:	4699      	mov	r9, r3
 8000f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000f6c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000f70:	b21b      	sxth	r3, r3
 8000f72:	17da      	asrs	r2, r3, #31
 8000f74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000f78:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8000f7c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8000f80:	4603      	mov	r3, r0
 8000f82:	fb03 f209 	mul.w	r2, r3, r9
 8000f86:	460b      	mov	r3, r1
 8000f88:	fb08 f303 	mul.w	r3, r8, r3
 8000f8c:	4413      	add	r3, r2
 8000f8e:	4602      	mov	r2, r0
 8000f90:	fba8 2102 	umull	r2, r1, r8, r2
 8000f94:	f8c7 10c4 	str.w	r1, [r7, #196]	@ 0xc4
 8000f98:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8000f9c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8000fa0:	4413      	add	r3, r2
 8000fa2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000fa6:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8000faa:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 8000fae:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var2 = var2 + ((var1 * (int64_t) BME280->dig_P5) << 17);
 8000fb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000fb6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000fba:	b21b      	sxth	r3, r3
 8000fbc:	17da      	asrs	r2, r3, #31
 8000fbe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000fc2:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8000fc6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000fca:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8000fce:	462a      	mov	r2, r5
 8000fd0:	fb02 f203 	mul.w	r2, r2, r3
 8000fd4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000fd8:	4621      	mov	r1, r4
 8000fda:	fb01 f303 	mul.w	r3, r1, r3
 8000fde:	441a      	add	r2, r3
 8000fe0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000fe4:	4621      	mov	r1, r4
 8000fe6:	fba3 3101 	umull	r3, r1, r3, r1
 8000fea:	f8c7 1104 	str.w	r1, [r7, #260]	@ 0x104
 8000fee:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8000ff2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000ff6:	18d3      	adds	r3, r2, r3
 8000ff8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000ffc:	f04f 0000 	mov.w	r0, #0
 8001000:	f04f 0100 	mov.w	r1, #0
 8001004:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001008:	462b      	mov	r3, r5
 800100a:	0459      	lsls	r1, r3, #17
 800100c:	4622      	mov	r2, r4
 800100e:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8001012:	4623      	mov	r3, r4
 8001014:	0458      	lsls	r0, r3, #17
 8001016:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800101a:	1814      	adds	r4, r2, r0
 800101c:	643c      	str	r4, [r7, #64]	@ 0x40
 800101e:	414b      	adcs	r3, r1
 8001020:	647b      	str	r3, [r7, #68]	@ 0x44
 8001022:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001026:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var2 = var2 + (((int64_t) BME280->dig_P4) << 35);
 800102a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800102e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001032:	b21b      	sxth	r3, r3
 8001034:	17da      	asrs	r2, r3, #31
 8001036:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800103a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800103e:	f04f 0000 	mov.w	r0, #0
 8001042:	f04f 0100 	mov.w	r1, #0
 8001046:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800104a:	00d9      	lsls	r1, r3, #3
 800104c:	2000      	movs	r0, #0
 800104e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001052:	1814      	adds	r4, r2, r0
 8001054:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001056:	414b      	adcs	r3, r1
 8001058:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800105a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800105e:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = ((var1 * var1 * (int64_t) BME280->dig_P3) >> 8)
 8001062:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001066:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800106a:	fb03 f102 	mul.w	r1, r3, r2
 800106e:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001072:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001076:	fb02 f303 	mul.w	r3, r2, r3
 800107a:	18ca      	adds	r2, r1, r3
 800107c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001080:	fba3 3103 	umull	r3, r1, r3, r3
 8001084:	f8c7 10fc 	str.w	r1, [r7, #252]	@ 0xfc
 8001088:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800108c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001090:	18d3      	adds	r3, r2, r3
 8001092:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800109a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800109e:	b21b      	sxth	r3, r3
 80010a0:	17da      	asrs	r2, r3, #31
 80010a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80010a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80010aa:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	@ 0xf8
 80010ae:	4622      	mov	r2, r4
 80010b0:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80010b4:	4641      	mov	r1, r8
 80010b6:	fb01 f202 	mul.w	r2, r1, r2
 80010ba:	464d      	mov	r5, r9
 80010bc:	4618      	mov	r0, r3
 80010be:	4621      	mov	r1, r4
 80010c0:	4603      	mov	r3, r0
 80010c2:	fb03 f305 	mul.w	r3, r3, r5
 80010c6:	4413      	add	r3, r2
 80010c8:	4602      	mov	r2, r0
 80010ca:	4641      	mov	r1, r8
 80010cc:	fba2 2101 	umull	r2, r1, r2, r1
 80010d0:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 80010d4:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80010d8:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80010dc:	4413      	add	r3, r2
 80010de:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80010e2:	f04f 0000 	mov.w	r0, #0
 80010e6:	f04f 0100 	mov.w	r1, #0
 80010ea:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80010ee:	4623      	mov	r3, r4
 80010f0:	0a18      	lsrs	r0, r3, #8
 80010f2:	462a      	mov	r2, r5
 80010f4:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 80010f8:	462b      	mov	r3, r5
 80010fa:	1219      	asrs	r1, r3, #8
			+ ((var1 * (int64_t) BME280->dig_P2) << 12);
 80010fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001100:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001104:	b21b      	sxth	r3, r3
 8001106:	17da      	asrs	r2, r3, #31
 8001108:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800110c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001110:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001114:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001118:	464a      	mov	r2, r9
 800111a:	fb02 f203 	mul.w	r2, r2, r3
 800111e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001122:	4644      	mov	r4, r8
 8001124:	fb04 f303 	mul.w	r3, r4, r3
 8001128:	441a      	add	r2, r3
 800112a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800112e:	4644      	mov	r4, r8
 8001130:	fba3 3404 	umull	r3, r4, r3, r4
 8001134:	f8c7 40ec 	str.w	r4, [r7, #236]	@ 0xec
 8001138:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800113c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001140:	18d3      	adds	r3, r2, r3
 8001142:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001146:	f04f 0200 	mov.w	r2, #0
 800114a:	f04f 0300 	mov.w	r3, #0
 800114e:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8001152:	464c      	mov	r4, r9
 8001154:	0323      	lsls	r3, r4, #12
 8001156:	46c4      	mov	ip, r8
 8001158:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 800115c:	4644      	mov	r4, r8
 800115e:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t) BME280->dig_P3) >> 8)
 8001160:	1884      	adds	r4, r0, r2
 8001162:	633c      	str	r4, [r7, #48]	@ 0x30
 8001164:	eb41 0303 	adc.w	r3, r1, r3
 8001168:	637b      	str	r3, [r7, #52]	@ 0x34
 800116a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800116e:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) BME280->dig_P1) >> 33;
 8001172:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001176:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 800117a:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 800117e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8001182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001186:	88db      	ldrh	r3, [r3, #6]
 8001188:	b29b      	uxth	r3, r3
 800118a:	2200      	movs	r2, #0
 800118c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001190:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001194:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 8001198:	4622      	mov	r2, r4
 800119a:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800119e:	4641      	mov	r1, r8
 80011a0:	fb01 f202 	mul.w	r2, r1, r2
 80011a4:	464d      	mov	r5, r9
 80011a6:	4618      	mov	r0, r3
 80011a8:	4621      	mov	r1, r4
 80011aa:	4603      	mov	r3, r0
 80011ac:	fb03 f305 	mul.w	r3, r3, r5
 80011b0:	4413      	add	r3, r2
 80011b2:	4602      	mov	r2, r0
 80011b4:	4641      	mov	r1, r8
 80011b6:	fba2 2101 	umull	r2, r1, r2, r1
 80011ba:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 80011be:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 80011c2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80011c6:	4413      	add	r3, r2
 80011c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80011cc:	f04f 0200 	mov.w	r2, #0
 80011d0:	f04f 0300 	mov.w	r3, #0
 80011d4:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 80011d8:	4629      	mov	r1, r5
 80011da:	104a      	asrs	r2, r1, #1
 80011dc:	4629      	mov	r1, r5
 80011de:	17cb      	asrs	r3, r1, #31
 80011e0:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

	if (var1 == 0) {
 80011e4:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80011e8:	4313      	orrs	r3, r2
 80011ea:	d101      	bne.n	80011f0 <BME280_compensatePssr+0x2da>
		return 0;  // avoid exception caused by division by zero
 80011ec:	2300      	movs	r3, #0
 80011ee:	e146      	b.n	800147e <BME280_compensatePssr+0x568>
	}

	p = 1048576 - adc_press;
 80011f0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80011f4:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 80011f8:	17da      	asrs	r2, r3, #31
 80011fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80011fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80011fe:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001202:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	p = (((p << 31) - var2) * 3125) / var1;
 8001206:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800120a:	105b      	asrs	r3, r3, #1
 800120c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001210:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001214:	07db      	lsls	r3, r3, #31
 8001216:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800121a:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800121e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001222:	4604      	mov	r4, r0
 8001224:	1aa4      	subs	r4, r4, r2
 8001226:	67bc      	str	r4, [r7, #120]	@ 0x78
 8001228:	eb61 0303 	sbc.w	r3, r1, r3
 800122c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800122e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001232:	4622      	mov	r2, r4
 8001234:	462b      	mov	r3, r5
 8001236:	1891      	adds	r1, r2, r2
 8001238:	6239      	str	r1, [r7, #32]
 800123a:	415b      	adcs	r3, r3
 800123c:	627b      	str	r3, [r7, #36]	@ 0x24
 800123e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001242:	4621      	mov	r1, r4
 8001244:	1851      	adds	r1, r2, r1
 8001246:	61b9      	str	r1, [r7, #24]
 8001248:	4629      	mov	r1, r5
 800124a:	414b      	adcs	r3, r1
 800124c:	61fb      	str	r3, [r7, #28]
 800124e:	f04f 0200 	mov.w	r2, #0
 8001252:	f04f 0300 	mov.w	r3, #0
 8001256:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800125a:	4649      	mov	r1, r9
 800125c:	018b      	lsls	r3, r1, #6
 800125e:	4641      	mov	r1, r8
 8001260:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001264:	4641      	mov	r1, r8
 8001266:	018a      	lsls	r2, r1, #6
 8001268:	4641      	mov	r1, r8
 800126a:	1889      	adds	r1, r1, r2
 800126c:	6139      	str	r1, [r7, #16]
 800126e:	4649      	mov	r1, r9
 8001270:	eb43 0101 	adc.w	r1, r3, r1
 8001274:	6179      	str	r1, [r7, #20]
 8001276:	f04f 0200 	mov.w	r2, #0
 800127a:	f04f 0300 	mov.w	r3, #0
 800127e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001282:	4649      	mov	r1, r9
 8001284:	008b      	lsls	r3, r1, #2
 8001286:	46c4      	mov	ip, r8
 8001288:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 800128c:	4641      	mov	r1, r8
 800128e:	008a      	lsls	r2, r1, #2
 8001290:	4610      	mov	r0, r2
 8001292:	4619      	mov	r1, r3
 8001294:	4603      	mov	r3, r0
 8001296:	4622      	mov	r2, r4
 8001298:	189b      	adds	r3, r3, r2
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	460b      	mov	r3, r1
 800129e:	462a      	mov	r2, r5
 80012a0:	eb42 0303 	adc.w	r3, r2, r3
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	f04f 0200 	mov.w	r2, #0
 80012aa:	f04f 0300 	mov.w	r3, #0
 80012ae:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80012b2:	4649      	mov	r1, r9
 80012b4:	008b      	lsls	r3, r1, #2
 80012b6:	46c4      	mov	ip, r8
 80012b8:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 80012bc:	4641      	mov	r1, r8
 80012be:	008a      	lsls	r2, r1, #2
 80012c0:	4610      	mov	r0, r2
 80012c2:	4619      	mov	r1, r3
 80012c4:	4603      	mov	r3, r0
 80012c6:	4622      	mov	r2, r4
 80012c8:	189b      	adds	r3, r3, r2
 80012ca:	673b      	str	r3, [r7, #112]	@ 0x70
 80012cc:	462b      	mov	r3, r5
 80012ce:	460a      	mov	r2, r1
 80012d0:	eb42 0303 	adc.w	r3, r2, r3
 80012d4:	677b      	str	r3, [r7, #116]	@ 0x74
 80012d6:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80012da:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80012de:	f7ff fa2b 	bl	8000738 <__aeabi_ldivmod>
 80012e2:	4602      	mov	r2, r0
 80012e4:	460b      	mov	r3, r1
 80012e6:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	var1 = ((int64_t) BME280->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 80012ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80012ee:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80012f2:	b21b      	sxth	r3, r3
 80012f4:	17da      	asrs	r2, r3, #31
 80012f6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80012f8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80012fa:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80012fe:	f04f 0000 	mov.w	r0, #0
 8001302:	f04f 0100 	mov.w	r1, #0
 8001306:	0b50      	lsrs	r0, r2, #13
 8001308:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800130c:	1359      	asrs	r1, r3, #13
 800130e:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001312:	462b      	mov	r3, r5
 8001314:	fb00 f203 	mul.w	r2, r0, r3
 8001318:	4623      	mov	r3, r4
 800131a:	fb03 f301 	mul.w	r3, r3, r1
 800131e:	4413      	add	r3, r2
 8001320:	4622      	mov	r2, r4
 8001322:	fba2 2100 	umull	r2, r1, r2, r0
 8001326:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 800132a:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 800132e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001332:	4413      	add	r3, r2
 8001334:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001338:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800133c:	f04f 0000 	mov.w	r0, #0
 8001340:	f04f 0100 	mov.w	r1, #0
 8001344:	0b50      	lsrs	r0, r2, #13
 8001346:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800134a:	1359      	asrs	r1, r3, #13
 800134c:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001350:	462b      	mov	r3, r5
 8001352:	fb00 f203 	mul.w	r2, r0, r3
 8001356:	4623      	mov	r3, r4
 8001358:	fb03 f301 	mul.w	r3, r3, r1
 800135c:	4413      	add	r3, r2
 800135e:	4622      	mov	r2, r4
 8001360:	fba2 2100 	umull	r2, r1, r2, r0
 8001364:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 8001368:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 800136c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001370:	4413      	add	r3, r2
 8001372:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001376:	f04f 0200 	mov.w	r2, #0
 800137a:	f04f 0300 	mov.w	r3, #0
 800137e:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001382:	4621      	mov	r1, r4
 8001384:	0e4a      	lsrs	r2, r1, #25
 8001386:	4620      	mov	r0, r4
 8001388:	4629      	mov	r1, r5
 800138a:	460c      	mov	r4, r1
 800138c:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8001390:	164b      	asrs	r3, r1, #25
 8001392:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	var2 = ((int64_t) BME280->dig_P8 * p) >> 19;
 8001396:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800139a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800139e:	b21b      	sxth	r3, r3
 80013a0:	17da      	asrs	r2, r3, #31
 80013a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80013a4:	667a      	str	r2, [r7, #100]	@ 0x64
 80013a6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80013aa:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80013ae:	462a      	mov	r2, r5
 80013b0:	fb02 f203 	mul.w	r2, r2, r3
 80013b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80013b8:	4621      	mov	r1, r4
 80013ba:	fb01 f303 	mul.w	r3, r1, r3
 80013be:	4413      	add	r3, r2
 80013c0:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80013c4:	4621      	mov	r1, r4
 80013c6:	fba2 2101 	umull	r2, r1, r2, r1
 80013ca:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 80013ce:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 80013d2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80013d6:	4413      	add	r3, r2
 80013d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80013dc:	f04f 0200 	mov.w	r2, #0
 80013e0:	f04f 0300 	mov.w	r3, #0
 80013e4:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 80013e8:	4621      	mov	r1, r4
 80013ea:	0cca      	lsrs	r2, r1, #19
 80013ec:	4620      	mov	r0, r4
 80013ee:	4629      	mov	r1, r5
 80013f0:	460c      	mov	r4, r1
 80013f2:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 80013f6:	14cb      	asrs	r3, r1, #19
 80013f8:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

	p = ((p + var1 + var2) >> 8) + ((int64_t) BME280->dig_P7 << 4);
 80013fc:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001400:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001404:	1884      	adds	r4, r0, r2
 8001406:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001408:	eb41 0303 	adc.w	r3, r1, r3
 800140c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800140e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001412:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001416:	4621      	mov	r1, r4
 8001418:	1889      	adds	r1, r1, r2
 800141a:	6539      	str	r1, [r7, #80]	@ 0x50
 800141c:	4629      	mov	r1, r5
 800141e:	eb43 0101 	adc.w	r1, r3, r1
 8001422:	6579      	str	r1, [r7, #84]	@ 0x54
 8001424:	f04f 0000 	mov.w	r0, #0
 8001428:	f04f 0100 	mov.w	r1, #0
 800142c:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001430:	4623      	mov	r3, r4
 8001432:	0a18      	lsrs	r0, r3, #8
 8001434:	462a      	mov	r2, r5
 8001436:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 800143a:	462b      	mov	r3, r5
 800143c:	1219      	asrs	r1, r3, #8
 800143e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001442:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001446:	b21b      	sxth	r3, r3
 8001448:	17da      	asrs	r2, r3, #31
 800144a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800144c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800144e:	f04f 0200 	mov.w	r2, #0
 8001452:	f04f 0300 	mov.w	r3, #0
 8001456:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 800145a:	464c      	mov	r4, r9
 800145c:	0123      	lsls	r3, r4, #4
 800145e:	46c4      	mov	ip, r8
 8001460:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 8001464:	4644      	mov	r4, r8
 8001466:	0122      	lsls	r2, r4, #4
 8001468:	1884      	adds	r4, r0, r2
 800146a:	603c      	str	r4, [r7, #0]
 800146c:	eb41 0303 	adc.w	r3, r1, r3
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001476:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	return p;
 800147a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
}
 800147e:	4618      	mov	r0, r3
 8001480:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001484:	46bd      	mov	sp, r7
 8001486:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800148a <BME280_compensateHmdt>:

static uint32_t BME280_compensateHmdt(BME280_HandleTypeDef *BME280, int32_t adc_hum, int32_t fine_temp) {
 800148a:	b480      	push	{r7}
 800148c:	b087      	sub	sp, #28
 800148e:	af00      	add	r7, sp, #0
 8001490:	60f8      	str	r0, [r7, #12]
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 800149c:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) BME280->dig_H4 << 20)
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	039a      	lsls	r2, r3, #14
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80014a8:	051b      	lsls	r3, r3, #20
 80014aa:	1ad2      	subs	r2, r2, r3
			- ((int32_t) BME280->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80014b2:	4619      	mov	r1, r3
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	fb01 f303 	mul.w	r3, r1, r3
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80014c0:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) BME280->dig_H6) >> 10)
 80014c2:	68fa      	ldr	r2, [r7, #12]
 80014c4:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 80014c8:	4611      	mov	r1, r2
 80014ca:	697a      	ldr	r2, [r7, #20]
 80014cc:	fb01 f202 	mul.w	r2, r1, r2
 80014d0:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) BME280->dig_H3) >> 11)
 80014d2:	68f9      	ldr	r1, [r7, #12]
 80014d4:	7f09      	ldrb	r1, [r1, #28]
 80014d6:	4608      	mov	r0, r1
 80014d8:	6979      	ldr	r1, [r7, #20]
 80014da:	fb00 f101 	mul.w	r1, r0, r1
 80014de:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 80014e0:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
					* (((v_x1_u32r * (int32_t) BME280->dig_H3) >> 11)
 80014e4:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 80014e8:	1292      	asrs	r2, r2, #10
 80014ea:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
					* (int32_t) BME280->dig_H2 + 8192) >> 14);
 80014ee:	68f9      	ldr	r1, [r7, #12]
 80014f0:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 80014f4:	fb01 f202 	mul.w	r2, r1, r2
 80014f8:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 80014fc:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) BME280->dig_H4 << 20)
 80014fe:	fb02 f303 	mul.w	r3, r2, r3
 8001502:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	13db      	asrs	r3, r3, #15
 8001508:	697a      	ldr	r2, [r7, #20]
 800150a:	13d2      	asrs	r2, r2, #15
 800150c:	fb02 f303 	mul.w	r3, r2, r3
 8001510:	11db      	asrs	r3, r3, #7
					* (int32_t) BME280->dig_H1) >> 4);
 8001512:	68fa      	ldr	r2, [r7, #12]
 8001514:	7e12      	ldrb	r2, [r2, #24]
 8001516:	fb02 f303 	mul.w	r3, r2, r3
 800151a:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 800151c:	697a      	ldr	r2, [r7, #20]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001528:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001530:	bfa8      	it	ge
 8001532:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 8001536:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	131b      	asrs	r3, r3, #12
}
 800153c:	4618      	mov	r0, r3
 800153e:	371c      	adds	r7, #28
 8001540:	46bd      	mov	sp, r7
 8001542:	bc80      	pop	{r7}
 8001544:	4770      	bx	lr
	...

08001548 <BME280_setOversampling>:

// Configura o oversampling para a medição especificada em bme280_arg
void BME280_setOversampling(BME280_HandleTypeDef *BME280, BME280_OS os, BME280_ARG bme280_arg) {
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	460b      	mov	r3, r1
 8001552:	70fb      	strb	r3, [r7, #3]
 8001554:	4613      	mov	r3, r2
 8001556:	70bb      	strb	r3, [r7, #2]
	switch (bme280_arg) {
 8001558:	78bb      	ldrb	r3, [r7, #2]
 800155a:	2b03      	cmp	r3, #3
 800155c:	d826      	bhi.n	80015ac <BME280_setOversampling+0x64>
 800155e:	a201      	add	r2, pc, #4	@ (adr r2, 8001564 <BME280_setOversampling+0x1c>)
 8001560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001564:	08001575 	.word	0x08001575
 8001568:	0800158f 	.word	0x0800158f
 800156c:	08001599 	.word	0x08001599
 8001570:	080015a3 	.word	0x080015a3
	case ALL:
		BME280->CONFIG.TEMP_OVERSAMPLING = os;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	78fa      	ldrb	r2, [r7, #3]
 8001578:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
		BME280->CONFIG.PSSR_OVERSAMPLING = os;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	78fa      	ldrb	r2, [r7, #3]
 8001580:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
		BME280->CONFIG.HMDT_OVERSAMPLING = os;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	78fa      	ldrb	r2, [r7, #3]
 8001588:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
		break;
 800158c:	e00e      	b.n	80015ac <BME280_setOversampling+0x64>
	case TEMP:
		BME280->CONFIG.TEMP_OVERSAMPLING = os;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	78fa      	ldrb	r2, [r7, #3]
 8001592:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
		break;
 8001596:	e009      	b.n	80015ac <BME280_setOversampling+0x64>
	case PSSR:
		BME280->CONFIG.PSSR_OVERSAMPLING = os;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	78fa      	ldrb	r2, [r7, #3]
 800159c:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
		break;
 80015a0:	e004      	b.n	80015ac <BME280_setOversampling+0x64>
	case HMDT:
		BME280->CONFIG.HMDT_OVERSAMPLING = os;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	78fa      	ldrb	r2, [r7, #3]
 80015a6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
		break;
 80015aa:	bf00      	nop
	}

	if (bme280_arg == ALL || bme280_arg == TEMP || bme280_arg == PSSR) {
 80015ac:	78bb      	ldrb	r3, [r7, #2]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d005      	beq.n	80015be <BME280_setOversampling+0x76>
 80015b2:	78bb      	ldrb	r3, [r7, #2]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d002      	beq.n	80015be <BME280_setOversampling+0x76>
 80015b8:	78bb      	ldrb	r3, [r7, #2]
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d119      	bne.n	80015f2 <BME280_setOversampling+0xaa>
		BME280_wireWriteRegister(BME280, CTRL_REG_1, (BME280->CONFIG.TEMP_OVERSAMPLING << 5) | (BME280->CONFIG.PSSR_OVERSAMPLING << 2) | (BME280->CONFIG.MODE));
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 80015c4:	b25b      	sxtb	r3, r3
 80015c6:	015b      	lsls	r3, r3, #5
 80015c8:	b25a      	sxtb	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 80015d0:	b25b      	sxtb	r3, r3
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	b25b      	sxtb	r3, r3
 80015d6:	4313      	orrs	r3, r2
 80015d8:	b25a      	sxtb	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 80015e0:	b25b      	sxtb	r3, r3
 80015e2:	4313      	orrs	r3, r2
 80015e4:	b25b      	sxtb	r3, r3
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	461a      	mov	r2, r3
 80015ea:	21f4      	movs	r1, #244	@ 0xf4
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f7ff fa75 	bl	8000adc <BME280_wireWriteRegister>
	}
	if (bme280_arg == ALL || bme280_arg == HMDT) {
 80015f2:	78bb      	ldrb	r3, [r7, #2]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d002      	beq.n	80015fe <BME280_setOversampling+0xb6>
 80015f8:	78bb      	ldrb	r3, [r7, #2]
 80015fa:	2b03      	cmp	r3, #3
 80015fc:	d105      	bne.n	800160a <BME280_setOversampling+0xc2>
		BME280_wireWriteRegister(BME280, CTRL_REG_2, os);
 80015fe:	78fb      	ldrb	r3, [r7, #3]
 8001600:	461a      	mov	r2, r3
 8001602:	21f2      	movs	r1, #242	@ 0xf2
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f7ff fa69 	bl	8000adc <BME280_wireWriteRegister>
	}
}
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop

08001614 <BME280_readSingleShot>:
	BME280_wireWriteRegister(BME280, CTRL_REG_1, (rx_buff & 0xFC) | BME280_MODE_NORMAL);
	BME280->CONFIG.MODE = BME280_MODE_NORMAL;
}

// Coloca o sensor no modo forced e faz uma leitura
void BME280_readSingleShot(BME280_HandleTypeDef *BME280) {
 8001614:	b580      	push	{r7, lr}
 8001616:	b084      	sub	sp, #16
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
	uint8_t rx_buff;
	BME280_wireReadRegister(BME280, CTRL_REG_1, &rx_buff, 1);
 800161c:	f107 020f 	add.w	r2, r7, #15
 8001620:	2301      	movs	r3, #1
 8001622:	21f4      	movs	r1, #244	@ 0xf4
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f7ff fa79 	bl	8000b1c <BME280_wireReadRegister>
	BME280_wireWriteRegister(BME280, CTRL_REG_1, (rx_buff & 0xFC) | BME280_MODE_FORCED);
 800162a:	7bfb      	ldrb	r3, [r7, #15]
 800162c:	b25b      	sxtb	r3, r3
 800162e:	f023 0303 	bic.w	r3, r3, #3
 8001632:	b25b      	sxtb	r3, r3
 8001634:	f043 0301 	orr.w	r3, r3, #1
 8001638:	b25b      	sxtb	r3, r3
 800163a:	b2db      	uxtb	r3, r3
 800163c:	461a      	mov	r2, r3
 800163e:	21f4      	movs	r1, #244	@ 0xf4
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f7ff fa4b 	bl	8000adc <BME280_wireWriteRegister>
	BME280->CONFIG.MODE = BME280_MODE_FORCED;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2201      	movs	r2, #1
 800164a:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	HAL_Delay(20);
 800164e:	2014      	movs	r0, #20
 8001650:	f001 f8e2 	bl	8002818 <HAL_Delay>
	BME280_read(BME280);
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f000 f805 	bl	8001664 <BME280_read>
}
 800165a:	bf00      	nop
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
	...

08001664 <BME280_read>:

// Faz uma leitura dos registradores de dados medidos
void BME280_read(BME280_HandleTypeDef *BME280) {
 8001664:	b580      	push	{r7, lr}
 8001666:	b088      	sub	sp, #32
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
	uint8_t cmd_buff[8];
	BME280_wireReadRegister(BME280, DATA_REG, cmd_buff, 8);
 800166c:	f107 020c 	add.w	r2, r7, #12
 8001670:	2308      	movs	r3, #8
 8001672:	21f7      	movs	r1, #247	@ 0xf7
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f7ff fa51 	bl	8000b1c <BME280_wireReadRegister>

	int32_t temp, pssr, hmdt;
	temp = ((cmd_buff[3] << 12) | (cmd_buff[4] << 4) | (cmd_buff[5] >> 4));
 800167a:	7bfb      	ldrb	r3, [r7, #15]
 800167c:	031a      	lsls	r2, r3, #12
 800167e:	7c3b      	ldrb	r3, [r7, #16]
 8001680:	011b      	lsls	r3, r3, #4
 8001682:	4313      	orrs	r3, r2
 8001684:	7c7a      	ldrb	r2, [r7, #17]
 8001686:	0912      	lsrs	r2, r2, #4
 8001688:	b2d2      	uxtb	r2, r2
 800168a:	4313      	orrs	r3, r2
 800168c:	61fb      	str	r3, [r7, #28]
	pssr = ((cmd_buff[0] << 12) | (cmd_buff[1] << 4) | (cmd_buff[2] >> 4));
 800168e:	7b3b      	ldrb	r3, [r7, #12]
 8001690:	031a      	lsls	r2, r3, #12
 8001692:	7b7b      	ldrb	r3, [r7, #13]
 8001694:	011b      	lsls	r3, r3, #4
 8001696:	4313      	orrs	r3, r2
 8001698:	7bba      	ldrb	r2, [r7, #14]
 800169a:	0912      	lsrs	r2, r2, #4
 800169c:	b2d2      	uxtb	r2, r2
 800169e:	4313      	orrs	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]
	hmdt = ((cmd_buff[6] << 8) | (cmd_buff[7]));
 80016a2:	7cbb      	ldrb	r3, [r7, #18]
 80016a4:	021b      	lsls	r3, r3, #8
 80016a6:	7cfa      	ldrb	r2, [r7, #19]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	617b      	str	r3, [r7, #20]

	int32_t t_fine;
	BME280->READ.TEMP = (float) BME280_compensateTemp(BME280, temp, &t_fine)/100;
 80016ac:	f107 0308 	add.w	r3, r7, #8
 80016b0:	461a      	mov	r2, r3
 80016b2:	69f9      	ldr	r1, [r7, #28]
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f7ff fbf6 	bl	8000ea6 <BME280_compensateTemp>
 80016ba:	4603      	mov	r3, r0
 80016bc:	4618      	mov	r0, r3
 80016be:	f7fe fe01 	bl	80002c4 <__aeabi_i2f>
 80016c2:	4603      	mov	r3, r0
 80016c4:	491b      	ldr	r1, [pc, #108]	@ (8001734 <BME280_read+0xd0>)
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe ff04 	bl	80004d4 <__aeabi_fdiv>
 80016cc:	4603      	mov	r3, r0
 80016ce:	461a      	mov	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	BME280->READ.PSSR = (float) BME280_compensatePssr(BME280, pssr, t_fine)/256;
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	461a      	mov	r2, r3
 80016da:	69b9      	ldr	r1, [r7, #24]
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f7ff fc1a 	bl	8000f16 <BME280_compensatePssr>
 80016e2:	4603      	mov	r3, r0
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7fe fde9 	bl	80002bc <__aeabi_ui2f>
 80016ea:	4603      	mov	r3, r0
 80016ec:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7fe feef 	bl	80004d4 <__aeabi_fdiv>
 80016f6:	4603      	mov	r3, r0
 80016f8:	461a      	mov	r2, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	BME280->READ.HMDT = (float) BME280_compensateHmdt(BME280, hmdt, t_fine)/1024;
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	461a      	mov	r2, r3
 8001704:	6979      	ldr	r1, [r7, #20]
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f7ff febf 	bl	800148a <BME280_compensateHmdt>
 800170c:	4603      	mov	r3, r0
 800170e:	4618      	mov	r0, r3
 8001710:	f7fe fdd4 	bl	80002bc <__aeabi_ui2f>
 8001714:	4603      	mov	r3, r0
 8001716:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 800171a:	4618      	mov	r0, r3
 800171c:	f7fe feda 	bl	80004d4 <__aeabi_fdiv>
 8001720:	4603      	mov	r3, r0
 8001722:	461a      	mov	r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800172a:	bf00      	nop
 800172c:	3720      	adds	r7, #32
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	42c80000 	.word	0x42c80000

08001738 <bcdToDec>:

extern I2C_HandleTypeDef hi2c1;
extern 	TIME time;

int bcdToDec(uint8_t val)
{
 8001738:	b480      	push	{r7}
 800173a:	b085      	sub	sp, #20
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
	uint8_t bin;
	bin=((val & 0xf0)>>4)*10 +(val & 0x0f);
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	091b      	lsrs	r3, r3, #4
 8001746:	b2db      	uxtb	r3, r3
 8001748:	461a      	mov	r2, r3
 800174a:	0092      	lsls	r2, r2, #2
 800174c:	4413      	add	r3, r2
 800174e:	005b      	lsls	r3, r3, #1
 8001750:	b2da      	uxtb	r2, r3
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	f003 030f 	and.w	r3, r3, #15
 8001758:	b2db      	uxtb	r3, r3
 800175a:	4413      	add	r3, r2
 800175c:	73fb      	strb	r3, [r7, #15]
  return (bin);
 800175e:	7bfb      	ldrb	r3, [r7, #15]
  //return (int)( (val/16*10) + (val%16) );
}
 8001760:	4618      	mov	r0, r3
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	bc80      	pop	{r7}
 8001768:	4770      	bx	lr
	...

0800176c <decToBcd>:


uint8_t decToBcd(int val)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint8_t y;
	y = (val/10) <<4;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4a10      	ldr	r2, [pc, #64]	@ (80017b8 <decToBcd+0x4c>)
 8001778:	fb82 1203 	smull	r1, r2, r2, r3
 800177c:	1092      	asrs	r2, r2, #2
 800177e:	17db      	asrs	r3, r3, #31
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	b2db      	uxtb	r3, r3
 8001784:	011b      	lsls	r3, r3, #4
 8001786:	73fb      	strb	r3, [r7, #15]
	y = y | (val % 10);
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	4b0b      	ldr	r3, [pc, #44]	@ (80017b8 <decToBcd+0x4c>)
 800178c:	fb83 1302 	smull	r1, r3, r3, r2
 8001790:	1099      	asrs	r1, r3, #2
 8001792:	17d3      	asrs	r3, r2, #31
 8001794:	1ac9      	subs	r1, r1, r3
 8001796:	460b      	mov	r3, r1
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	440b      	add	r3, r1
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	1ad1      	subs	r1, r2, r3
 80017a0:	b24a      	sxtb	r2, r1
 80017a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	b25b      	sxtb	r3, r3
 80017aa:	73fb      	strb	r3, [r7, #15]
	return (y);	
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
	//return (uint8_t)( (val/10*16) + (val%10) );
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3714      	adds	r7, #20
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bc80      	pop	{r7}
 80017b6:	4770      	bx	lr
 80017b8:	66666667 	.word	0x66666667

080017bc <Set_Time>:


void Set_Time (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow, uint8_t dom, uint8_t month, uint8_t year)
{
 80017bc:	b590      	push	{r4, r7, lr}
 80017be:	b089      	sub	sp, #36	@ 0x24
 80017c0:	af04      	add	r7, sp, #16
 80017c2:	4604      	mov	r4, r0
 80017c4:	4608      	mov	r0, r1
 80017c6:	4611      	mov	r1, r2
 80017c8:	461a      	mov	r2, r3
 80017ca:	4623      	mov	r3, r4
 80017cc:	71fb      	strb	r3, [r7, #7]
 80017ce:	4603      	mov	r3, r0
 80017d0:	71bb      	strb	r3, [r7, #6]
 80017d2:	460b      	mov	r3, r1
 80017d4:	717b      	strb	r3, [r7, #5]
 80017d6:	4613      	mov	r3, r2
 80017d8:	713b      	strb	r3, [r7, #4]
	uint8_t set_time[7];
	set_time[0] = decToBcd(sec);
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff ffc5 	bl	800176c <decToBcd>
 80017e2:	4603      	mov	r3, r0
 80017e4:	723b      	strb	r3, [r7, #8]
	set_time[1] = decToBcd(min);
 80017e6:	79bb      	ldrb	r3, [r7, #6]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff ffbf 	bl	800176c <decToBcd>
 80017ee:	4603      	mov	r3, r0
 80017f0:	727b      	strb	r3, [r7, #9]
	set_time[2] = decToBcd(hour);
 80017f2:	797b      	ldrb	r3, [r7, #5]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff ffb9 	bl	800176c <decToBcd>
 80017fa:	4603      	mov	r3, r0
 80017fc:	72bb      	strb	r3, [r7, #10]
	set_time[3] = decToBcd(dow);
 80017fe:	793b      	ldrb	r3, [r7, #4]
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff ffb3 	bl	800176c <decToBcd>
 8001806:	4603      	mov	r3, r0
 8001808:	72fb      	strb	r3, [r7, #11]
	set_time[4] = decToBcd(dom);
 800180a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff ffac 	bl	800176c <decToBcd>
 8001814:	4603      	mov	r3, r0
 8001816:	733b      	strb	r3, [r7, #12]
	set_time[5] = decToBcd(month);
 8001818:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff ffa5 	bl	800176c <decToBcd>
 8001822:	4603      	mov	r3, r0
 8001824:	737b      	strb	r3, [r7, #13]
	set_time[6] = decToBcd(year);
 8001826:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800182a:	4618      	mov	r0, r3
 800182c:	f7ff ff9e 	bl	800176c <decToBcd>
 8001830:	4603      	mov	r3, r0
 8001832:	73bb      	strb	r3, [r7, #14]

	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, 0x00, 1, set_time, 7, 1000);
 8001834:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001838:	9302      	str	r3, [sp, #8]
 800183a:	2307      	movs	r3, #7
 800183c:	9301      	str	r3, [sp, #4]
 800183e:	f107 0308 	add.w	r3, r7, #8
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	2301      	movs	r3, #1
 8001846:	2200      	movs	r2, #0
 8001848:	21d0      	movs	r1, #208	@ 0xd0
 800184a:	4803      	ldr	r0, [pc, #12]	@ (8001858 <Set_Time+0x9c>)
 800184c:	f001 ff36 	bl	80036bc <HAL_I2C_Mem_Write>
	//(para1:which i2c,para2:target add,para3:internal mem add,para4:mem add size,para5:p data,para6:size data,para7:time out)
}
 8001850:	bf00      	nop
 8001852:	3714      	adds	r7, #20
 8001854:	46bd      	mov	sp, r7
 8001856:	bd90      	pop	{r4, r7, pc}
 8001858:	200002d8 	.word	0x200002d8

0800185c <Get_Time>:

void Get_Time (uint8_t *Get_Sec , uint8_t *Get_min ,uint8_t *Get_hour,uint8_t *Get_day ,uint8_t *Get_date,uint8_t *Get_month ,uint8_t *Get_year)
{                      //struct use here//
 800185c:	b580      	push	{r7, lr}
 800185e:	b08a      	sub	sp, #40	@ 0x28
 8001860:	af04      	add	r7, sp, #16
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]
 8001868:	603b      	str	r3, [r7, #0]
	uint8_t get_time[7];

	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, 1, get_time, 7, 1000);
 800186a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800186e:	9302      	str	r3, [sp, #8]
 8001870:	2307      	movs	r3, #7
 8001872:	9301      	str	r3, [sp, #4]
 8001874:	f107 0310 	add.w	r3, r7, #16
 8001878:	9300      	str	r3, [sp, #0]
 800187a:	2301      	movs	r3, #1
 800187c:	2200      	movs	r2, #0
 800187e:	21d0      	movs	r1, #208	@ 0xd0
 8001880:	481f      	ldr	r0, [pc, #124]	@ (8001900 <Get_Time+0xa4>)
 8001882:	f002 f815 	bl	80038b0 <HAL_I2C_Mem_Read>
	//(para1:which i2c,para2:target add,para3:internal mem add,para4:mem add size,para5:p data,para6:size data,para7:time out)
	*Get_Sec = bcdToDec(get_time[0]);
 8001886:	7c3b      	ldrb	r3, [r7, #16]
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff ff55 	bl	8001738 <bcdToDec>
 800188e:	4603      	mov	r3, r0
 8001890:	b2da      	uxtb	r2, r3
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	701a      	strb	r2, [r3, #0]
	*Get_min= bcdToDec(get_time[1]);
 8001896:	7c7b      	ldrb	r3, [r7, #17]
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff ff4d 	bl	8001738 <bcdToDec>
 800189e:	4603      	mov	r3, r0
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	701a      	strb	r2, [r3, #0]
	*Get_hour= bcdToDec(get_time[2]);
 80018a6:	7cbb      	ldrb	r3, [r7, #18]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff ff45 	bl	8001738 <bcdToDec>
 80018ae:	4603      	mov	r3, r0
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	701a      	strb	r2, [r3, #0]
	*Get_day= bcdToDec(get_time[3]);
 80018b6:	7cfb      	ldrb	r3, [r7, #19]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff ff3d 	bl	8001738 <bcdToDec>
 80018be:	4603      	mov	r3, r0
 80018c0:	b2da      	uxtb	r2, r3
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	701a      	strb	r2, [r3, #0]
	*Get_date= bcdToDec(get_time[4]);
 80018c6:	7d3b      	ldrb	r3, [r7, #20]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff ff35 	bl	8001738 <bcdToDec>
 80018ce:	4603      	mov	r3, r0
 80018d0:	b2da      	uxtb	r2, r3
 80018d2:	6a3b      	ldr	r3, [r7, #32]
 80018d4:	701a      	strb	r2, [r3, #0]
	*Get_month= bcdToDec(get_time[5]);
 80018d6:	7d7b      	ldrb	r3, [r7, #21]
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff ff2d 	bl	8001738 <bcdToDec>
 80018de:	4603      	mov	r3, r0
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e4:	701a      	strb	r2, [r3, #0]
	*Get_year= bcdToDec(get_time[6]);
 80018e6:	7dbb      	ldrb	r3, [r7, #22]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff25 	bl	8001738 <bcdToDec>
 80018ee:	4603      	mov	r3, r0
 80018f0:	b2da      	uxtb	r2, r3
 80018f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018f4:	701a      	strb	r2, [r3, #0]
	
}  
 80018f6:	bf00      	nop
 80018f8:	3718      	adds	r7, #24
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	200002d8 	.word	0x200002d8

08001904 <INA3221_wireWriteRegister>:
#include "INA3221.h"
I2C_HandleTypeDef i2cty;

void INA3221_wireWriteRegister(INA3221 *ina3221, uint8_t reg, uint16_t value) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af02      	add	r7, sp, #8
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	460b      	mov	r3, r1
 800190e:	70fb      	strb	r3, [r7, #3]
 8001910:	4613      	mov	r3, r2
 8001912:	803b      	strh	r3, [r7, #0]
	uint8_t cmd_buff[3];
    cmd_buff[0] = reg;
 8001914:	78fb      	ldrb	r3, [r7, #3]
 8001916:	733b      	strb	r3, [r7, #12]
	cmd_buff[1] = ((value >> 8) & 0xFF);       // Upper 8-bits
 8001918:	883b      	ldrh	r3, [r7, #0]
 800191a:	0a1b      	lsrs	r3, r3, #8
 800191c:	b29b      	uxth	r3, r3
 800191e:	b2db      	uxtb	r3, r3
 8001920:	737b      	strb	r3, [r7, #13]
	cmd_buff[2] = (value & 0xFF);
 8001922:	883b      	ldrh	r3, [r7, #0]
 8001924:	b2db      	uxtb	r3, r3
 8001926:	73bb      	strb	r3, [r7, #14]

	HAL_I2C_Master_Transmit(&i2cty,ina3221->ADDR,(uint8_t*)cmd_buff,3,1000);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	4619      	mov	r1, r3
 800192e:	f107 020c 	add.w	r2, r7, #12
 8001932:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001936:	9300      	str	r3, [sp, #0]
 8001938:	2303      	movs	r3, #3
 800193a:	4803      	ldr	r0, [pc, #12]	@ (8001948 <INA3221_wireWriteRegister+0x44>)
 800193c:	f001 fb54 	bl	8002fe8 <HAL_I2C_Master_Transmit>
}
 8001940:	bf00      	nop
 8001942:	3710      	adds	r7, #16
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	20000030 	.word	0x20000030

0800194c <INA3221_Begin>:
	HAL_I2C_Master_Receive(&i2cty, ina3221->ADDR, cmd_buff, 2, 1000);

    *value = ((cmd_buff[0] << 8) | cmd_buff[1]);
}

void INA3221_Begin(I2C_HandleTypeDef *_td, INA3221 *ina3221, uint8_t DEFAULT) {
 800194c:	b590      	push	{r4, r7, lr}
 800194e:	b087      	sub	sp, #28
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	4613      	mov	r3, r2
 8001958:	71fb      	strb	r3, [r7, #7]
    i2cty=*_td;
 800195a:	4a39      	ldr	r2, [pc, #228]	@ (8001a40 <INA3221_Begin+0xf4>)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	4610      	mov	r0, r2
 8001960:	4619      	mov	r1, r3
 8001962:	2354      	movs	r3, #84	@ 0x54
 8001964:	461a      	mov	r2, r3
 8001966:	f005 f82b 	bl	80069c0 <memcpy>

    uint16_t config;

	if(DEFAULT){
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d015      	beq.n	800199c <INA3221_Begin+0x50>
	for(uint8_t i = 0; i < 3; i++) ina3221->SHUNTR[i] = SHUNT_100m;
 8001970:	2300      	movs	r3, #0
 8001972:	757b      	strb	r3, [r7, #21]
 8001974:	e008      	b.n	8001988 <INA3221_Begin+0x3c>
 8001976:	7d7b      	ldrb	r3, [r7, #21]
 8001978:	68ba      	ldr	r2, [r7, #8]
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	4413      	add	r3, r2
 800197e:	4a31      	ldr	r2, [pc, #196]	@ (8001a44 <INA3221_Begin+0xf8>)
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	7d7b      	ldrb	r3, [r7, #21]
 8001984:	3301      	adds	r3, #1
 8001986:	757b      	strb	r3, [r7, #21]
 8001988:	7d7b      	ldrb	r3, [r7, #21]
 800198a:	2b02      	cmp	r3, #2
 800198c:	d9f3      	bls.n	8001976 <INA3221_Begin+0x2a>

	ina3221->ADDR = INA3221_ADDRESS0;
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	2280      	movs	r2, #128	@ 0x80
 8001992:	701a      	strb	r2, [r3, #0]
	config = INA3221_CONFIG_ENABLE_CHAN1 |
 8001994:	f247 1327 	movw	r3, #28967	@ 0x7127
 8001998:	82fb      	strh	r3, [r7, #22]
 800199a:	e046      	b.n	8001a2a <INA3221_Begin+0xde>
			 INA3221_CONFIG_VSH_CT5      |
	         INA3221_CONFIG_MODE_2       |
	         INA3221_CONFIG_MODE_1       |
	         INA3221_CONFIG_MODE_0;
	} else {
    config = ina3221->CHANNEL1_ENABLE    |
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
    		 ina3221->CHANNEL2_ENABLE    |
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
    config = ina3221->CHANNEL1_ENABLE    |
 80019a4:	4313      	orrs	r3, r2
 80019a6:	b29a      	uxth	r2, r3
			 ina3221->CHANNEL3_ENABLE    |
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
    config = ina3221->CHANNEL1_ENABLE    |
 80019ac:	4313      	orrs	r3, r2
 80019ae:	b29a      	uxth	r2, r3
             ina3221->AVG                |
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
    config = ina3221->CHANNEL1_ENABLE    |
 80019b4:	4313      	orrs	r3, r2
 80019b6:	b29a      	uxth	r2, r3
             ina3221->VBUS_CT            |
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
    config = ina3221->CHANNEL1_ENABLE    |
 80019bc:	4313      	orrs	r3, r2
 80019be:	b29a      	uxth	r2, r3
			 ina3221->VSH_CT             |
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
    config = ina3221->CHANNEL1_ENABLE    |
 80019c4:	4313      	orrs	r3, r2
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	f043 0307 	orr.w	r3, r3, #7
 80019cc:	82fb      	strh	r3, [r7, #22]
             INA3221_CONFIG_MODE_2       |
             INA3221_CONFIG_MODE_1       |
             INA3221_CONFIG_MODE_0;
    for(uint8_t i = 0; i < 3; i++){
 80019ce:	2300      	movs	r3, #0
 80019d0:	753b      	strb	r3, [r7, #20]
 80019d2:	e027      	b.n	8001a24 <INA3221_Begin+0xd8>
    	INA3221_setCritCurrent(ina3221, i+1, ina3221->CRIT_CURR[i]);
 80019d4:	7d3b      	ldrb	r3, [r7, #20]
 80019d6:	3301      	adds	r3, #1
 80019d8:	b2dc      	uxtb	r4, r3
 80019da:	7d3a      	ldrb	r2, [r7, #20]
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	3204      	adds	r2, #4
 80019e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7fe fe87 	bl	80006f8 <__aeabi_f2uiz>
 80019ea:	4603      	mov	r3, r0
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	461a      	mov	r2, r3
 80019f0:	4621      	mov	r1, r4
 80019f2:	68b8      	ldr	r0, [r7, #8]
 80019f4:	f000 f828 	bl	8001a48 <INA3221_setCritCurrent>
    	INA3221_setWarnCurrent(ina3221, i+1, ina3221->WARN_CURR[i]);
 80019f8:	7d3b      	ldrb	r3, [r7, #20]
 80019fa:	3301      	adds	r3, #1
 80019fc:	b2dc      	uxtb	r4, r3
 80019fe:	7d3b      	ldrb	r3, [r7, #20]
 8001a00:	68ba      	ldr	r2, [r7, #8]
 8001a02:	3306      	adds	r3, #6
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	4413      	add	r3, r2
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7fe fe74 	bl	80006f8 <__aeabi_f2uiz>
 8001a10:	4603      	mov	r3, r0
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	461a      	mov	r2, r3
 8001a16:	4621      	mov	r1, r4
 8001a18:	68b8      	ldr	r0, [r7, #8]
 8001a1a:	f000 f849 	bl	8001ab0 <INA3221_setWarnCurrent>
    for(uint8_t i = 0; i < 3; i++){
 8001a1e:	7d3b      	ldrb	r3, [r7, #20]
 8001a20:	3301      	adds	r3, #1
 8001a22:	753b      	strb	r3, [r7, #20]
 8001a24:	7d3b      	ldrb	r3, [r7, #20]
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d9d4      	bls.n	80019d4 <INA3221_Begin+0x88>
   	   }
	}
    INA3221_wireWriteRegister(ina3221, INA3221_REG_CONFIG, config);
 8001a2a:	8afb      	ldrh	r3, [r7, #22]
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	2100      	movs	r1, #0
 8001a30:	68b8      	ldr	r0, [r7, #8]
 8001a32:	f7ff ff67 	bl	8001904 <INA3221_wireWriteRegister>


}
 8001a36:	bf00      	nop
 8001a38:	371c      	adds	r7, #28
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd90      	pop	{r4, r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	20000030 	.word	0x20000030
 8001a44:	3dcccccd 	.word	0x3dcccccd

08001a48 <INA3221_setCritCurrent>:
		ina3221->WARN_FLAG[i] = ((INA3221_BIT_WARN_FLAG_CHAN1 >> i) & MASK_ENABLE_Read) && 1;
	}
	ina3221->SUMM_FLAG = (INA3221_BIT_SUMM_FLAG & MASK_ENABLE_Read) && 1;
}

void INA3221_setCritCurrent(INA3221 *ina3221, uint8_t channel, uint16_t current){
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	460b      	mov	r3, r1
 8001a52:	70fb      	strb	r3, [r7, #3]
 8001a54:	4613      	mov	r3, r2
 8001a56:	803b      	strh	r3, [r7, #0]
	uint16_t VSH_max = ((uint16_t)(current*(ina3221->SHUNTR[channel-1])*25) << 3) + 16;
 8001a58:	883b      	ldrh	r3, [r7, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7fe fc32 	bl	80002c4 <__aeabi_i2f>
 8001a60:	78fb      	ldrb	r3, [r7, #3]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	4413      	add	r3, r2
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	f7fe fc7d 	bl	800036c <__aeabi_fmul>
 8001a72:	4603      	mov	r3, r0
 8001a74:	490d      	ldr	r1, [pc, #52]	@ (8001aac <INA3221_setCritCurrent+0x64>)
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7fe fc78 	bl	800036c <__aeabi_fmul>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7fe fe3a 	bl	80006f8 <__aeabi_f2uiz>
 8001a84:	4603      	mov	r3, r0
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	00db      	lsls	r3, r3, #3
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	3310      	adds	r3, #16
 8001a8e:	81fb      	strh	r3, [r7, #14]

	INA3221_wireWriteRegister(ina3221, INA3221_REG_SHUNT_CRIT_LIM_1+(channel-1)*2, VSH_max);
 8001a90:	78fb      	ldrb	r3, [r7, #3]
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	3305      	adds	r3, #5
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	89fa      	ldrh	r2, [r7, #14]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f7ff ff30 	bl	8001904 <INA3221_wireWriteRegister>
}
 8001aa4:	bf00      	nop
 8001aa6:	3710      	adds	r7, #16
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	41c80000 	.word	0x41c80000

08001ab0 <INA3221_setWarnCurrent>:

void INA3221_setWarnCurrent(INA3221 *ina3221, uint8_t channel, uint16_t current){
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	460b      	mov	r3, r1
 8001aba:	70fb      	strb	r3, [r7, #3]
 8001abc:	4613      	mov	r3, r2
 8001abe:	803b      	strh	r3, [r7, #0]
	uint16_t VSH_max = ((uint16_t)(current*(ina3221->SHUNTR[channel-1])*25) << 3) + 16;
 8001ac0:	883b      	ldrh	r3, [r7, #0]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fbfe 	bl	80002c4 <__aeabi_i2f>
 8001ac8:	78fb      	ldrb	r3, [r7, #3]
 8001aca:	3b01      	subs	r3, #1
 8001acc:	687a      	ldr	r2, [r7, #4]
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	4413      	add	r3, r2
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	f7fe fc49 	bl	800036c <__aeabi_fmul>
 8001ada:	4603      	mov	r3, r0
 8001adc:	490d      	ldr	r1, [pc, #52]	@ (8001b14 <INA3221_setWarnCurrent+0x64>)
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7fe fc44 	bl	800036c <__aeabi_fmul>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7fe fe06 	bl	80006f8 <__aeabi_f2uiz>
 8001aec:	4603      	mov	r3, r0
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	3310      	adds	r3, #16
 8001af6:	81fb      	strh	r3, [r7, #14]

	INA3221_wireWriteRegister(ina3221, INA3221_REG_SHUNT_WARN_LIM_1+(channel-1)*2, VSH_max);
 8001af8:	78fb      	ldrb	r3, [r7, #3]
 8001afa:	3303      	adds	r3, #3
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	005b      	lsls	r3, r3, #1
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	89fa      	ldrh	r2, [r7, #14]
 8001b04:	4619      	mov	r1, r3
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f7ff fefc 	bl	8001904 <INA3221_wireWriteRegister>
}
 8001b0c:	bf00      	nop
 8001b0e:	3710      	adds	r7, #16
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	41c80000 	.word	0x41c80000

08001b18 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	4a06      	ldr	r2, [pc, #24]	@ (8001b40 <vApplicationGetIdleTaskMemory+0x28>)
 8001b28:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	4a05      	ldr	r2, [pc, #20]	@ (8001b44 <vApplicationGetIdleTaskMemory+0x2c>)
 8001b2e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2280      	movs	r2, #128	@ 0x80
 8001b34:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001b36:	bf00      	nop
 8001b38:	3714      	adds	r7, #20
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr
 8001b40:	20000084 	.word	0x20000084
 8001b44:	200000d8 	.word	0x200000d8

08001b48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b48:	b5b0      	push	{r4, r5, r7, lr}
 8001b4a:	b0b6      	sub	sp, #216	@ 0xd8
 8001b4c:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b4e:	f000 fe01 	bl	8002754 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b52:	f000 f8cd 	bl	8001cf0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b56:	f000 f989 	bl	8001e6c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001b5a:	f000 f95d 	bl	8001e18 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001b5e:	f000 f903 	bl	8001d68 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001b62:	f000 f92f 	bl	8001dc4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  //inicializacao dos sensores
    //max
    MAX17048_Init(&battGauge, &hi2c1);
 8001b66:	4951      	ldr	r1, [pc, #324]	@ (8001cac <main+0x164>)
 8001b68:	4851      	ldr	r0, [pc, #324]	@ (8001cb0 <main+0x168>)
 8001b6a:	f000 fbdd 	bl	8002328 <MAX17048_Init>

    //bme
    BME280_initDefault(&BMEBat, hi2c1); //bme da bateria com endereco 76
 8001b6e:	4c4f      	ldr	r4, [pc, #316]	@ (8001cac <main+0x164>)
 8001b70:	4668      	mov	r0, sp
 8001b72:	f104 030c 	add.w	r3, r4, #12
 8001b76:	2248      	movs	r2, #72	@ 0x48
 8001b78:	4619      	mov	r1, r3
 8001b7a:	f004 ff21 	bl	80069c0 <memcpy>
 8001b7e:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001b82:	484c      	ldr	r0, [pc, #304]	@ (8001cb4 <main+0x16c>)
 8001b84:	f7ff f8c1 	bl	8000d0a <BME280_initDefault>
      BME280_setOversampling(&BMEBat, BME280_OS_16x, PSSR); // amostragem de leitura, tem outras opcoes na biblioteca
 8001b88:	2202      	movs	r2, #2
 8001b8a:	2105      	movs	r1, #5
 8001b8c:	4849      	ldr	r0, [pc, #292]	@ (8001cb4 <main+0x16c>)
 8001b8e:	f7ff fcdb 	bl	8001548 <BME280_setOversampling>

      BME280_initOther(&BMEExt, hi2c1);//bme da estrutura com endereco 77
 8001b92:	4c46      	ldr	r4, [pc, #280]	@ (8001cac <main+0x164>)
 8001b94:	4668      	mov	r0, sp
 8001b96:	f104 030c 	add.w	r3, r4, #12
 8001b9a:	2248      	movs	r2, #72	@ 0x48
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	f004 ff0f 	bl	80069c0 <memcpy>
 8001ba2:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001ba6:	4844      	ldr	r0, [pc, #272]	@ (8001cb8 <main+0x170>)
 8001ba8:	f7ff f916 	bl	8000dd8 <BME280_initOther>
      BME280_setOversampling(&BMEExt, BME280_OS_16x, PSSR);
 8001bac:	2202      	movs	r2, #2
 8001bae:	2105      	movs	r1, #5
 8001bb0:	4841      	ldr	r0, [pc, #260]	@ (8001cb8 <main+0x170>)
 8001bb2:	f7ff fcc9 	bl	8001548 <BME280_setOversampling>

     //ds3231
     Set_Time(30, 59, 23, 4, 26, 11, 25); //quarto parametro é o dia da semana, o quinto o dia do mes
 8001bb6:	2319      	movs	r3, #25
 8001bb8:	9302      	str	r3, [sp, #8]
 8001bba:	230b      	movs	r3, #11
 8001bbc:	9301      	str	r3, [sp, #4]
 8001bbe:	231a      	movs	r3, #26
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	2304      	movs	r3, #4
 8001bc4:	2217      	movs	r2, #23
 8001bc6:	213b      	movs	r1, #59	@ 0x3b
 8001bc8:	201e      	movs	r0, #30
 8001bca:	f7ff fdf7 	bl	80017bc <Set_Time>

     //ina3221
     INA3221_Begin(&hi2c1, &ina1, 1);
 8001bce:	2201      	movs	r2, #1
 8001bd0:	493a      	ldr	r1, [pc, #232]	@ (8001cbc <main+0x174>)
 8001bd2:	4836      	ldr	r0, [pc, #216]	@ (8001cac <main+0x164>)
 8001bd4:	f7ff feba 	bl	800194c <INA3221_Begin>
     INA3221_Begin(&hi2c1, &ina2, 1);
 8001bd8:	2201      	movs	r2, #1
 8001bda:	4939      	ldr	r1, [pc, #228]	@ (8001cc0 <main+0x178>)
 8001bdc:	4833      	ldr	r0, [pc, #204]	@ (8001cac <main+0x164>)
 8001bde:	f7ff feb5 	bl	800194c <INA3221_Begin>

     ttecCommand[0] = GOSTANDBY;
 8001be2:	4b38      	ldr	r3, [pc, #224]	@ (8001cc4 <main+0x17c>)
 8001be4:	2204      	movs	r2, #4
 8001be6:	701a      	strb	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of CommandReceiver */
  osThreadDef(CommandReceiver, StartCommandReceiver, osPriorityAboveNormal, 0, 128);
 8001be8:	4b37      	ldr	r3, [pc, #220]	@ (8001cc8 <main+0x180>)
 8001bea:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 8001bee:	461d      	mov	r5, r3
 8001bf0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bf2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bf4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001bf8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CommandReceiverHandle = osThreadCreate(osThread(CommandReceiver), NULL);
 8001bfc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001c00:	2100      	movs	r1, #0
 8001c02:	4618      	mov	r0, r3
 8001c04:	f003 fcb6 	bl	8005574 <osThreadCreate>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	4a30      	ldr	r2, [pc, #192]	@ (8001ccc <main+0x184>)
 8001c0c:	6013      	str	r3, [r2, #0]

  /* definition and creation of SafetyWatchdog */
  osThreadDef(SafetyWatchdog, StartSafetyWatchdog, osPriorityHigh, 0, 128);
 8001c0e:	4b30      	ldr	r3, [pc, #192]	@ (8001cd0 <main+0x188>)
 8001c10:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8001c14:	461d      	mov	r5, r3
 8001c16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c1a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c1e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SafetyWatchdogHandle = osThreadCreate(osThread(SafetyWatchdog), NULL);
 8001c22:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001c26:	2100      	movs	r1, #0
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f003 fca3 	bl	8005574 <osThreadCreate>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	4a28      	ldr	r2, [pc, #160]	@ (8001cd4 <main+0x18c>)
 8001c32:	6013      	str	r3, [r2, #0]

  /* definition and creation of TelemetrySender */
  osThreadDef(TelemetrySender, StartTelemetrySender, osPriorityLow, 0, 128);
 8001c34:	4b28      	ldr	r3, [pc, #160]	@ (8001cd8 <main+0x190>)
 8001c36:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001c3a:	461d      	mov	r5, r3
 8001c3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c40:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c44:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TelemetrySenderHandle = osThreadCreate(osThread(TelemetrySender), NULL);
 8001c48:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f003 fc90 	bl	8005574 <osThreadCreate>
 8001c54:	4603      	mov	r3, r0
 8001c56:	4a21      	ldr	r2, [pc, #132]	@ (8001cdc <main+0x194>)
 8001c58:	6013      	str	r3, [r2, #0]

  /* definition and creation of StateMachine */
  osThreadDef(StateMachine, StartStateMachine, osPriorityRealtime, 0, 128);
 8001c5a:	4b21      	ldr	r3, [pc, #132]	@ (8001ce0 <main+0x198>)
 8001c5c:	f107 0420 	add.w	r4, r7, #32
 8001c60:	461d      	mov	r5, r3
 8001c62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c66:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  StateMachineHandle = osThreadCreate(osThread(StateMachine), NULL);
 8001c6e:	f107 0320 	add.w	r3, r7, #32
 8001c72:	2100      	movs	r1, #0
 8001c74:	4618      	mov	r0, r3
 8001c76:	f003 fc7d 	bl	8005574 <osThreadCreate>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	4a19      	ldr	r2, [pc, #100]	@ (8001ce4 <main+0x19c>)
 8001c7e:	6013      	str	r3, [r2, #0]

  /* definition and creation of OnOffSubsystem */
  osThreadDef(OnOffSubsystem, StartOnOffSubsystem, osPriorityLow, 0, 128);
 8001c80:	4b19      	ldr	r3, [pc, #100]	@ (8001ce8 <main+0x1a0>)
 8001c82:	1d3c      	adds	r4, r7, #4
 8001c84:	461d      	mov	r5, r3
 8001c86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c8a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c8e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  OnOffSubsystemHandle = osThreadCreate(osThread(OnOffSubsystem), NULL);
 8001c92:	1d3b      	adds	r3, r7, #4
 8001c94:	2100      	movs	r1, #0
 8001c96:	4618      	mov	r0, r3
 8001c98:	f003 fc6c 	bl	8005574 <osThreadCreate>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	4a13      	ldr	r2, [pc, #76]	@ (8001cec <main+0x1a4>)
 8001ca0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001ca2:	f003 fc60 	bl	8005566 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ca6:	bf00      	nop
 8001ca8:	e7fd      	b.n	8001ca6 <main+0x15e>
 8001caa:	bf00      	nop
 8001cac:	200002d8 	.word	0x200002d8
 8001cb0:	200005e8 	.word	0x200005e8
 8001cb4:	200003d0 	.word	0x200003d0
 8001cb8:	2000045c 	.word	0x2000045c
 8001cbc:	200004f8 	.word	0x200004f8
 8001cc0:	20000570 	.word	0x20000570
 8001cc4:	200005f4 	.word	0x200005f4
 8001cc8:	08006a04 	.word	0x08006a04
 8001ccc:	200003bc 	.word	0x200003bc
 8001cd0:	08006a30 	.word	0x08006a30
 8001cd4:	200003c0 	.word	0x200003c0
 8001cd8:	08006a5c 	.word	0x08006a5c
 8001cdc:	200003c4 	.word	0x200003c4
 8001ce0:	08006a88 	.word	0x08006a88
 8001ce4:	200003c8 	.word	0x200003c8
 8001ce8:	08006ab4 	.word	0x08006ab4
 8001cec:	200003cc 	.word	0x200003cc

08001cf0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b090      	sub	sp, #64	@ 0x40
 8001cf4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cf6:	f107 0318 	add.w	r3, r7, #24
 8001cfa:	2228      	movs	r2, #40	@ 0x28
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f004 fe32 	bl	8006968 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d04:	1d3b      	adds	r3, r7, #4
 8001d06:	2200      	movs	r2, #0
 8001d08:	601a      	str	r2, [r3, #0]
 8001d0a:	605a      	str	r2, [r3, #4]
 8001d0c:	609a      	str	r2, [r3, #8]
 8001d0e:	60da      	str	r2, [r3, #12]
 8001d10:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d12:	2302      	movs	r3, #2
 8001d14:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d16:	2301      	movs	r3, #1
 8001d18:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d1a:	2310      	movs	r3, #16
 8001d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d22:	f107 0318 	add.w	r3, r7, #24
 8001d26:	4618      	mov	r0, r3
 8001d28:	f002 fd3a 	bl	80047a0 <HAL_RCC_OscConfig>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001d32:	f000 faf3 	bl	800231c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d36:	230f      	movs	r3, #15
 8001d38:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d42:	2300      	movs	r3, #0
 8001d44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d46:	2300      	movs	r3, #0
 8001d48:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001d4a:	1d3b      	adds	r3, r7, #4
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f002 ffa8 	bl	8004ca4 <HAL_RCC_ClockConfig>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001d5a:	f000 fadf 	bl	800231c <Error_Handler>
  }
}
 8001d5e:	bf00      	nop
 8001d60:	3740      	adds	r7, #64	@ 0x40
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d6c:	4b12      	ldr	r3, [pc, #72]	@ (8001db8 <MX_I2C1_Init+0x50>)
 8001d6e:	4a13      	ldr	r2, [pc, #76]	@ (8001dbc <MX_I2C1_Init+0x54>)
 8001d70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d72:	4b11      	ldr	r3, [pc, #68]	@ (8001db8 <MX_I2C1_Init+0x50>)
 8001d74:	4a12      	ldr	r2, [pc, #72]	@ (8001dc0 <MX_I2C1_Init+0x58>)
 8001d76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d78:	4b0f      	ldr	r3, [pc, #60]	@ (8001db8 <MX_I2C1_Init+0x50>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001db8 <MX_I2C1_Init+0x50>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d84:	4b0c      	ldr	r3, [pc, #48]	@ (8001db8 <MX_I2C1_Init+0x50>)
 8001d86:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001db8 <MX_I2C1_Init+0x50>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d92:	4b09      	ldr	r3, [pc, #36]	@ (8001db8 <MX_I2C1_Init+0x50>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d98:	4b07      	ldr	r3, [pc, #28]	@ (8001db8 <MX_I2C1_Init+0x50>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d9e:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <MX_I2C1_Init+0x50>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001da4:	4804      	ldr	r0, [pc, #16]	@ (8001db8 <MX_I2C1_Init+0x50>)
 8001da6:	f000 ffdb 	bl	8002d60 <HAL_I2C_Init>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001db0:	f000 fab4 	bl	800231c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001db4:	bf00      	nop
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	200002d8 	.word	0x200002d8
 8001dbc:	40005400 	.word	0x40005400
 8001dc0:	000186a0 	.word	0x000186a0

08001dc4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001dc8:	4b11      	ldr	r3, [pc, #68]	@ (8001e10 <MX_USART1_UART_Init+0x4c>)
 8001dca:	4a12      	ldr	r2, [pc, #72]	@ (8001e14 <MX_USART1_UART_Init+0x50>)
 8001dcc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001dce:	4b10      	ldr	r3, [pc, #64]	@ (8001e10 <MX_USART1_UART_Init+0x4c>)
 8001dd0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001dd4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dd6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e10 <MX_USART1_UART_Init+0x4c>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e10 <MX_USART1_UART_Init+0x4c>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001de2:	4b0b      	ldr	r3, [pc, #44]	@ (8001e10 <MX_USART1_UART_Init+0x4c>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001de8:	4b09      	ldr	r3, [pc, #36]	@ (8001e10 <MX_USART1_UART_Init+0x4c>)
 8001dea:	220c      	movs	r2, #12
 8001dec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dee:	4b08      	ldr	r3, [pc, #32]	@ (8001e10 <MX_USART1_UART_Init+0x4c>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001df4:	4b06      	ldr	r3, [pc, #24]	@ (8001e10 <MX_USART1_UART_Init+0x4c>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dfa:	4805      	ldr	r0, [pc, #20]	@ (8001e10 <MX_USART1_UART_Init+0x4c>)
 8001dfc:	f003 f8e0 	bl	8004fc0 <HAL_UART_Init>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e06:	f000 fa89 	bl	800231c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e0a:	bf00      	nop
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	2000032c 	.word	0x2000032c
 8001e14:	40013800 	.word	0x40013800

08001e18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e1c:	4b11      	ldr	r3, [pc, #68]	@ (8001e64 <MX_USART2_UART_Init+0x4c>)
 8001e1e:	4a12      	ldr	r2, [pc, #72]	@ (8001e68 <MX_USART2_UART_Init+0x50>)
 8001e20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e22:	4b10      	ldr	r3, [pc, #64]	@ (8001e64 <MX_USART2_UART_Init+0x4c>)
 8001e24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e64 <MX_USART2_UART_Init+0x4c>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e30:	4b0c      	ldr	r3, [pc, #48]	@ (8001e64 <MX_USART2_UART_Init+0x4c>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e36:	4b0b      	ldr	r3, [pc, #44]	@ (8001e64 <MX_USART2_UART_Init+0x4c>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e3c:	4b09      	ldr	r3, [pc, #36]	@ (8001e64 <MX_USART2_UART_Init+0x4c>)
 8001e3e:	220c      	movs	r2, #12
 8001e40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e42:	4b08      	ldr	r3, [pc, #32]	@ (8001e64 <MX_USART2_UART_Init+0x4c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e48:	4b06      	ldr	r3, [pc, #24]	@ (8001e64 <MX_USART2_UART_Init+0x4c>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e4e:	4805      	ldr	r0, [pc, #20]	@ (8001e64 <MX_USART2_UART_Init+0x4c>)
 8001e50:	f003 f8b6 	bl	8004fc0 <HAL_UART_Init>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001e5a:	f000 fa5f 	bl	800231c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000374 	.word	0x20000374
 8001e68:	40004400 	.word	0x40004400

08001e6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b088      	sub	sp, #32
 8001e70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e72:	f107 0310 	add.w	r3, r7, #16
 8001e76:	2200      	movs	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	605a      	str	r2, [r3, #4]
 8001e7c:	609a      	str	r2, [r3, #8]
 8001e7e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e80:	4b2c      	ldr	r3, [pc, #176]	@ (8001f34 <MX_GPIO_Init+0xc8>)
 8001e82:	699b      	ldr	r3, [r3, #24]
 8001e84:	4a2b      	ldr	r2, [pc, #172]	@ (8001f34 <MX_GPIO_Init+0xc8>)
 8001e86:	f043 0310 	orr.w	r3, r3, #16
 8001e8a:	6193      	str	r3, [r2, #24]
 8001e8c:	4b29      	ldr	r3, [pc, #164]	@ (8001f34 <MX_GPIO_Init+0xc8>)
 8001e8e:	699b      	ldr	r3, [r3, #24]
 8001e90:	f003 0310 	and.w	r3, r3, #16
 8001e94:	60fb      	str	r3, [r7, #12]
 8001e96:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e98:	4b26      	ldr	r3, [pc, #152]	@ (8001f34 <MX_GPIO_Init+0xc8>)
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	4a25      	ldr	r2, [pc, #148]	@ (8001f34 <MX_GPIO_Init+0xc8>)
 8001e9e:	f043 0304 	orr.w	r3, r3, #4
 8001ea2:	6193      	str	r3, [r2, #24]
 8001ea4:	4b23      	ldr	r3, [pc, #140]	@ (8001f34 <MX_GPIO_Init+0xc8>)
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	60bb      	str	r3, [r7, #8]
 8001eae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb0:	4b20      	ldr	r3, [pc, #128]	@ (8001f34 <MX_GPIO_Init+0xc8>)
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	4a1f      	ldr	r2, [pc, #124]	@ (8001f34 <MX_GPIO_Init+0xc8>)
 8001eb6:	f043 0308 	orr.w	r3, r3, #8
 8001eba:	6193      	str	r3, [r2, #24]
 8001ebc:	4b1d      	ldr	r3, [pc, #116]	@ (8001f34 <MX_GPIO_Init+0xc8>)
 8001ebe:	699b      	ldr	r3, [r3, #24]
 8001ec0:	f003 0308 	and.w	r3, r3, #8
 8001ec4:	607b      	str	r3, [r7, #4]
 8001ec6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PAYLOAD_END_Pin|PAYLOAD_START_Pin, GPIO_PIN_RESET);
 8001ec8:	2200      	movs	r2, #0
 8001eca:	2114      	movs	r1, #20
 8001ecc:	481a      	ldr	r0, [pc, #104]	@ (8001f38 <MX_GPIO_Init+0xcc>)
 8001ece:	f000 ff2f 	bl	8002d30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADCS_START_GPIO_Port, ADCS_START_Pin, GPIO_PIN_RESET);
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	2120      	movs	r1, #32
 8001ed6:	4819      	ldr	r0, [pc, #100]	@ (8001f3c <MX_GPIO_Init+0xd0>)
 8001ed8:	f000 ff2a 	bl	8002d30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TTC_BUSY_Pin */
  GPIO_InitStruct.Pin = TTC_BUSY_Pin;
 8001edc:	2301      	movs	r3, #1
 8001ede:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TTC_BUSY_GPIO_Port, &GPIO_InitStruct);
 8001ee8:	f107 0310 	add.w	r3, r7, #16
 8001eec:	4619      	mov	r1, r3
 8001eee:	4812      	ldr	r0, [pc, #72]	@ (8001f38 <MX_GPIO_Init+0xcc>)
 8001ef0:	f000 fd9a 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAYLOAD_END_Pin PAYLOAD_START_Pin */
  GPIO_InitStruct.Pin = PAYLOAD_END_Pin|PAYLOAD_START_Pin;
 8001ef4:	2314      	movs	r3, #20
 8001ef6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f00:	2302      	movs	r3, #2
 8001f02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f04:	f107 0310 	add.w	r3, r7, #16
 8001f08:	4619      	mov	r1, r3
 8001f0a:	480b      	ldr	r0, [pc, #44]	@ (8001f38 <MX_GPIO_Init+0xcc>)
 8001f0c:	f000 fd8c 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADCS_START_Pin */
  GPIO_InitStruct.Pin = ADCS_START_Pin;
 8001f10:	2320      	movs	r3, #32
 8001f12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f14:	2301      	movs	r3, #1
 8001f16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADCS_START_GPIO_Port, &GPIO_InitStruct);
 8001f20:	f107 0310 	add.w	r3, r7, #16
 8001f24:	4619      	mov	r1, r3
 8001f26:	4805      	ldr	r0, [pc, #20]	@ (8001f3c <MX_GPIO_Init+0xd0>)
 8001f28:	f000 fd7e 	bl	8002a28 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f2c:	bf00      	nop
 8001f2e:	3720      	adds	r7, #32
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40021000 	.word	0x40021000
 8001f38:	40011000 	.word	0x40011000
 8001f3c:	40010800 	.word	0x40010800

08001f40 <StartCommandReceiver>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartCommandReceiver */
void StartCommandReceiver(void const * argument)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	TT_C_ReceiveData(&huart1, ttecCommand, sizeof(ttecCommand));
 8001f48:	2201      	movs	r2, #1
 8001f4a:	4905      	ldr	r1, [pc, #20]	@ (8001f60 <StartCommandReceiver+0x20>)
 8001f4c:	4805      	ldr	r0, [pc, #20]	@ (8001f64 <StartCommandReceiver+0x24>)
 8001f4e:	f000 fb62 	bl	8002616 <TT_C_ReceiveData>
    osDelay(1000);
 8001f52:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f56:	f003 fb59 	bl	800560c <osDelay>
	TT_C_ReceiveData(&huart1, ttecCommand, sizeof(ttecCommand));
 8001f5a:	bf00      	nop
 8001f5c:	e7f4      	b.n	8001f48 <StartCommandReceiver+0x8>
 8001f5e:	bf00      	nop
 8001f60:	200005f4 	.word	0x200005f4
 8001f64:	2000032c 	.word	0x2000032c

08001f68 <StartSafetyWatchdog>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSafetyWatchdog */
void StartSafetyWatchdog(void const * argument)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af04      	add	r7, sp, #16
 8001f6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSafetyWatchdog */
  /* Infinite loop */
  for(;;)
  {
	  //Leitura dos sensores
		BME280_readSingleShot(&BMEBat); //BME280
 8001f70:	482e      	ldr	r0, [pc, #184]	@ (800202c <StartSafetyWatchdog+0xc4>)
 8001f72:	f7ff fb4f 	bl	8001614 <BME280_readSingleShot>
		BME280_readSingleShot(&BMEExt); //BME280
 8001f76:	482e      	ldr	r0, [pc, #184]	@ (8002030 <StartSafetyWatchdog+0xc8>)
 8001f78:	f7ff fb4c 	bl	8001614 <BME280_readSingleShot>

		Get_Time(&sec,&min,&hour,&day,&date,&month,&year); //ds3231
 8001f7c:	4b2d      	ldr	r3, [pc, #180]	@ (8002034 <StartSafetyWatchdog+0xcc>)
 8001f7e:	9302      	str	r3, [sp, #8]
 8001f80:	4b2d      	ldr	r3, [pc, #180]	@ (8002038 <StartSafetyWatchdog+0xd0>)
 8001f82:	9301      	str	r3, [sp, #4]
 8001f84:	4b2d      	ldr	r3, [pc, #180]	@ (800203c <StartSafetyWatchdog+0xd4>)
 8001f86:	9300      	str	r3, [sp, #0]
 8001f88:	4b2d      	ldr	r3, [pc, #180]	@ (8002040 <StartSafetyWatchdog+0xd8>)
 8001f8a:	4a2e      	ldr	r2, [pc, #184]	@ (8002044 <StartSafetyWatchdog+0xdc>)
 8001f8c:	492e      	ldr	r1, [pc, #184]	@ (8002048 <StartSafetyWatchdog+0xe0>)
 8001f8e:	482f      	ldr	r0, [pc, #188]	@ (800204c <StartSafetyWatchdog+0xe4>)
 8001f90:	f7ff fc64 	bl	800185c <Get_Time>
		// day = dia da semana, date = dia do mes

		//temperature BME
		temperatureBat = BMEBat.READ.TEMP;
 8001f94:	4b25      	ldr	r3, [pc, #148]	@ (800202c <StartSafetyWatchdog+0xc4>)
 8001f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f9a:	4a2d      	ldr	r2, [pc, #180]	@ (8002050 <StartSafetyWatchdog+0xe8>)
 8001f9c:	6013      	str	r3, [r2, #0]
		temperatureExt = BMEExt.READ.TEMP;
 8001f9e:	4b24      	ldr	r3, [pc, #144]	@ (8002030 <StartSafetyWatchdog+0xc8>)
 8001fa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fa4:	4a2b      	ldr	r2, [pc, #172]	@ (8002054 <StartSafetyWatchdog+0xec>)
 8001fa6:	6013      	str	r3, [r2, #0]
		//Verificação de temperature, muda flag temperature se uma está muito baixa ou alta
		if (temperatureBat < valorMinBME) {
 8001fa8:	4b2b      	ldr	r3, [pc, #172]	@ (8002058 <StartSafetyWatchdog+0xf0>)
 8001faa:	f993 3000 	ldrsb.w	r3, [r3]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7fe f988 	bl	80002c4 <__aeabi_i2f>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	4b26      	ldr	r3, [pc, #152]	@ (8002050 <StartSafetyWatchdog+0xe8>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4610      	mov	r0, r2
 8001fbe:	f7fe fb91 	bl	80006e4 <__aeabi_fcmpgt>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d003      	beq.n	8001fd0 <StartSafetyWatchdog+0x68>
			temperature = 0;
 8001fc8:	4b24      	ldr	r3, [pc, #144]	@ (800205c <StartSafetyWatchdog+0xf4>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	701a      	strb	r2, [r3, #0]
 8001fce:	e016      	b.n	8001ffe <StartSafetyWatchdog+0x96>
		}
		else if (temperatureBat > valorMAXBME) {
 8001fd0:	4b23      	ldr	r3, [pc, #140]	@ (8002060 <StartSafetyWatchdog+0xf8>)
 8001fd2:	f993 3000 	ldrsb.w	r3, [r3]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7fe f974 	bl	80002c4 <__aeabi_i2f>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	4b1c      	ldr	r3, [pc, #112]	@ (8002050 <StartSafetyWatchdog+0xe8>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4610      	mov	r0, r2
 8001fe6:	f7fe fb5f 	bl	80006a8 <__aeabi_fcmplt>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d003      	beq.n	8001ff8 <StartSafetyWatchdog+0x90>
			temperature = 2;
 8001ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800205c <StartSafetyWatchdog+0xf4>)
 8001ff2:	2202      	movs	r2, #2
 8001ff4:	701a      	strb	r2, [r3, #0]
 8001ff6:	e002      	b.n	8001ffe <StartSafetyWatchdog+0x96>
		}
		else temperature = 1; //temperature ok
 8001ff8:	4b18      	ldr	r3, [pc, #96]	@ (800205c <StartSafetyWatchdog+0xf4>)
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	701a      	strb	r2, [r3, #0]

		battery = 1; //nao estou lendo ainda
 8001ffe:	4b19      	ldr	r3, [pc, #100]	@ (8002064 <StartSafetyWatchdog+0xfc>)
 8002000:	2201      	movs	r2, #1
 8002002:	701a      	strb	r2, [r3, #0]

		if (temperature == 1 && battery == 1) satelliteSafe = 1;
 8002004:	4b15      	ldr	r3, [pc, #84]	@ (800205c <StartSafetyWatchdog+0xf4>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	2b01      	cmp	r3, #1
 800200a:	d107      	bne.n	800201c <StartSafetyWatchdog+0xb4>
 800200c:	4b15      	ldr	r3, [pc, #84]	@ (8002064 <StartSafetyWatchdog+0xfc>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d103      	bne.n	800201c <StartSafetyWatchdog+0xb4>
 8002014:	4b14      	ldr	r3, [pc, #80]	@ (8002068 <StartSafetyWatchdog+0x100>)
 8002016:	2201      	movs	r2, #1
 8002018:	701a      	strb	r2, [r3, #0]
 800201a:	e002      	b.n	8002022 <StartSafetyWatchdog+0xba>
		else satelliteSafe = 0;
 800201c:	4b12      	ldr	r3, [pc, #72]	@ (8002068 <StartSafetyWatchdog+0x100>)
 800201e:	2200      	movs	r2, #0
 8002020:	701a      	strb	r2, [r3, #0]

		osDelay(1000);
 8002022:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002026:	f003 faf1 	bl	800560c <osDelay>
		BME280_readSingleShot(&BMEBat); //BME280
 800202a:	e7a1      	b.n	8001f70 <StartSafetyWatchdog+0x8>
 800202c:	200003d0 	.word	0x200003d0
 8002030:	2000045c 	.word	0x2000045c
 8002034:	200004f7 	.word	0x200004f7
 8002038:	200004f6 	.word	0x200004f6
 800203c:	200004f5 	.word	0x200004f5
 8002040:	200004f4 	.word	0x200004f4
 8002044:	200004f3 	.word	0x200004f3
 8002048:	200004f2 	.word	0x200004f2
 800204c:	200004f1 	.word	0x200004f1
 8002050:	200004e8 	.word	0x200004e8
 8002054:	200004ec 	.word	0x200004ec
 8002058:	20000000 	.word	0x20000000
 800205c:	200004f0 	.word	0x200004f0
 8002060:	20000001 	.word	0x20000001
 8002064:	200005f0 	.word	0x200005f0
 8002068:	20000002 	.word	0x20000002

0800206c <StartTelemetrySender>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetrySender */
void StartTelemetrySender(void const * argument)
{
 800206c:	b590      	push	{r4, r7, lr}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
	  //DS3231
	  tx_buffer_ttec[0] = hour; tx_buffer_ttec[1] = min; tx_buffer_ttec[2] = sec;
 8002074:	4b24      	ldr	r3, [pc, #144]	@ (8002108 <StartTelemetrySender+0x9c>)
 8002076:	781a      	ldrb	r2, [r3, #0]
 8002078:	4b24      	ldr	r3, [pc, #144]	@ (800210c <StartTelemetrySender+0xa0>)
 800207a:	701a      	strb	r2, [r3, #0]
 800207c:	4b24      	ldr	r3, [pc, #144]	@ (8002110 <StartTelemetrySender+0xa4>)
 800207e:	781a      	ldrb	r2, [r3, #0]
 8002080:	4b22      	ldr	r3, [pc, #136]	@ (800210c <StartTelemetrySender+0xa0>)
 8002082:	705a      	strb	r2, [r3, #1]
 8002084:	4b23      	ldr	r3, [pc, #140]	@ (8002114 <StartTelemetrySender+0xa8>)
 8002086:	781a      	ldrb	r2, [r3, #0]
 8002088:	4b20      	ldr	r3, [pc, #128]	@ (800210c <StartTelemetrySender+0xa0>)
 800208a:	709a      	strb	r2, [r3, #2]
	  tx_buffer_ttec[3] = date; tx_buffer_ttec[4] = month; tx_buffer_ttec[5] = year;
 800208c:	4b22      	ldr	r3, [pc, #136]	@ (8002118 <StartTelemetrySender+0xac>)
 800208e:	781a      	ldrb	r2, [r3, #0]
 8002090:	4b1e      	ldr	r3, [pc, #120]	@ (800210c <StartTelemetrySender+0xa0>)
 8002092:	70da      	strb	r2, [r3, #3]
 8002094:	4b21      	ldr	r3, [pc, #132]	@ (800211c <StartTelemetrySender+0xb0>)
 8002096:	781a      	ldrb	r2, [r3, #0]
 8002098:	4b1c      	ldr	r3, [pc, #112]	@ (800210c <StartTelemetrySender+0xa0>)
 800209a:	711a      	strb	r2, [r3, #4]
 800209c:	4b20      	ldr	r3, [pc, #128]	@ (8002120 <StartTelemetrySender+0xb4>)
 800209e:	781a      	ldrb	r2, [r3, #0]
 80020a0:	4b1a      	ldr	r3, [pc, #104]	@ (800210c <StartTelemetrySender+0xa0>)
 80020a2:	715a      	strb	r2, [r3, #5]

	  //BME280
	  tx_buffer_ttec[6] = temperatureBat; //parte inteira da temp lida pelo bme
 80020a4:	4b1f      	ldr	r3, [pc, #124]	@ (8002124 <StartTelemetrySender+0xb8>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7fe fb25 	bl	80006f8 <__aeabi_f2uiz>
 80020ae:	4603      	mov	r3, r0
 80020b0:	b2da      	uxtb	r2, r3
 80020b2:	4b16      	ldr	r3, [pc, #88]	@ (800210c <StartTelemetrySender+0xa0>)
 80020b4:	719a      	strb	r2, [r3, #6]
	  tx_buffer_ttec[7] = temperatureBat * 100 - tx_buffer_ttec[6] * 100; //parte decimal
 80020b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002124 <StartTelemetrySender+0xb8>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	491b      	ldr	r1, [pc, #108]	@ (8002128 <StartTelemetrySender+0xbc>)
 80020bc:	4618      	mov	r0, r3
 80020be:	f7fe f955 	bl	800036c <__aeabi_fmul>
 80020c2:	4603      	mov	r3, r0
 80020c4:	461c      	mov	r4, r3
 80020c6:	4b11      	ldr	r3, [pc, #68]	@ (800210c <StartTelemetrySender+0xa0>)
 80020c8:	799b      	ldrb	r3, [r3, #6]
 80020ca:	461a      	mov	r2, r3
 80020cc:	2364      	movs	r3, #100	@ 0x64
 80020ce:	fb02 f303 	mul.w	r3, r2, r3
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7fe f8f6 	bl	80002c4 <__aeabi_i2f>
 80020d8:	4603      	mov	r3, r0
 80020da:	4619      	mov	r1, r3
 80020dc:	4620      	mov	r0, r4
 80020de:	f7fe f83b 	bl	8000158 <__aeabi_fsub>
 80020e2:	4603      	mov	r3, r0
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7fe fb07 	bl	80006f8 <__aeabi_f2uiz>
 80020ea:	4603      	mov	r3, r0
 80020ec:	b2da      	uxtb	r2, r3
 80020ee:	4b07      	ldr	r3, [pc, #28]	@ (800210c <StartTelemetrySender+0xa0>)
 80020f0:	71da      	strb	r2, [r3, #7]

	  TT_C_SendCommand(&huart1, tx_buffer_ttec, sizeof(tx_buffer_ttec)); //funcao que manda para TTeC
 80020f2:	2209      	movs	r2, #9
 80020f4:	4905      	ldr	r1, [pc, #20]	@ (800210c <StartTelemetrySender+0xa0>)
 80020f6:	480d      	ldr	r0, [pc, #52]	@ (800212c <StartTelemetrySender+0xc0>)
 80020f8:	f000 fa69 	bl	80025ce <TT_C_SendCommand>
    osDelay(3000);
 80020fc:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002100:	f003 fa84 	bl	800560c <osDelay>
	  tx_buffer_ttec[0] = hour; tx_buffer_ttec[1] = min; tx_buffer_ttec[2] = sec;
 8002104:	bf00      	nop
 8002106:	e7b5      	b.n	8002074 <StartTelemetrySender+0x8>
 8002108:	200004f3 	.word	0x200004f3
 800210c:	200005f8 	.word	0x200005f8
 8002110:	200004f2 	.word	0x200004f2
 8002114:	200004f1 	.word	0x200004f1
 8002118:	200004f5 	.word	0x200004f5
 800211c:	200004f6 	.word	0x200004f6
 8002120:	200004f7 	.word	0x200004f7
 8002124:	200004e8 	.word	0x200004e8
 8002128:	42c80000 	.word	0x42c80000
 800212c:	2000032c 	.word	0x2000032c

08002130 <StartStateMachine>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartStateMachine */
void StartStateMachine(void const * argument)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
//#define THERMALSTRESS 5

  /* Infinite loop */
  for(;;)
  {
	  previousState = state; //previous state esta sendo atualisado a cada milisegundo -> errado
 8002138:	4b54      	ldr	r3, [pc, #336]	@ (800228c <StartStateMachine+0x15c>)
 800213a:	781a      	ldrb	r2, [r3, #0]
 800213c:	4b54      	ldr	r3, [pc, #336]	@ (8002290 <StartStateMachine+0x160>)
 800213e:	701a      	strb	r2, [r3, #0]

	  if (!satelliteSafe){ //satelite nao seguro
 8002140:	4b54      	ldr	r3, [pc, #336]	@ (8002294 <StartStateMachine+0x164>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d113      	bne.n	8002170 <StartStateMachine+0x40>
		  if (state != SAFEMODE) previousState = state;
 8002148:	4b50      	ldr	r3, [pc, #320]	@ (800228c <StartStateMachine+0x15c>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2b04      	cmp	r3, #4
 800214e:	d003      	beq.n	8002158 <StartStateMachine+0x28>
 8002150:	4b4e      	ldr	r3, [pc, #312]	@ (800228c <StartStateMachine+0x15c>)
 8002152:	781a      	ldrb	r2, [r3, #0]
 8002154:	4b4e      	ldr	r3, [pc, #312]	@ (8002290 <StartStateMachine+0x160>)
 8002156:	701a      	strb	r2, [r3, #0]
		  if (!blockSafeMode && state != THERMALSTRESS) state = SAFEMODE; //entrar no safemode
 8002158:	4b4f      	ldr	r3, [pc, #316]	@ (8002298 <StartStateMachine+0x168>)
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d112      	bne.n	8002186 <StartStateMachine+0x56>
 8002160:	4b4a      	ldr	r3, [pc, #296]	@ (800228c <StartStateMachine+0x15c>)
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	2b05      	cmp	r3, #5
 8002166:	d00e      	beq.n	8002186 <StartStateMachine+0x56>
 8002168:	4b48      	ldr	r3, [pc, #288]	@ (800228c <StartStateMachine+0x15c>)
 800216a:	2204      	movs	r2, #4
 800216c:	701a      	strb	r2, [r3, #0]
 800216e:	e00a      	b.n	8002186 <StartStateMachine+0x56>
	  }
	  else { //satelite seguro
		  if (state == SAFEMODE) state = previousState;
 8002170:	4b46      	ldr	r3, [pc, #280]	@ (800228c <StartStateMachine+0x15c>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	2b04      	cmp	r3, #4
 8002176:	d103      	bne.n	8002180 <StartStateMachine+0x50>
 8002178:	4b45      	ldr	r3, [pc, #276]	@ (8002290 <StartStateMachine+0x160>)
 800217a:	781a      	ldrb	r2, [r3, #0]
 800217c:	4b43      	ldr	r3, [pc, #268]	@ (800228c <StartStateMachine+0x15c>)
 800217e:	701a      	strb	r2, [r3, #0]
		  blockSafeMode = 0; //desbloquear safemode, para poder entrar em uma ocasiao de risco novamente
 8002180:	4b45      	ldr	r3, [pc, #276]	@ (8002298 <StartStateMachine+0x168>)
 8002182:	2200      	movs	r2, #0
 8002184:	701a      	strb	r2, [r3, #0]
	  }

	  switch (ttecCommand[0]){
 8002186:	4b45      	ldr	r3, [pc, #276]	@ (800229c <StartStateMachine+0x16c>)
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	2b06      	cmp	r3, #6
 800218c:	d86e      	bhi.n	800226c <StartStateMachine+0x13c>
 800218e:	a201      	add	r2, pc, #4	@ (adr r2, 8002194 <StartStateMachine+0x64>)
 8002190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002194:	080021b1 	.word	0x080021b1
 8002198:	080021d1 	.word	0x080021d1
 800219c:	080021f1 	.word	0x080021f1
 80021a0:	08002211 	.word	0x08002211
 80021a4:	08002259 	.word	0x08002259
 80021a8:	08002231 	.word	0x08002231
 80021ac:	08002239 	.word	0x08002239
	  case ONADCS:
		  if (state == STANDBY) state = ADCS;
 80021b0:	4b36      	ldr	r3, [pc, #216]	@ (800228c <StartStateMachine+0x15c>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d103      	bne.n	80021c0 <StartStateMachine+0x90>
 80021b8:	4b34      	ldr	r3, [pc, #208]	@ (800228c <StartStateMachine+0x15c>)
 80021ba:	2201      	movs	r2, #1
 80021bc:	701a      	strb	r2, [r3, #0]
		  else if (state==MISSION) state = FULL;
		  break;
 80021be:	e057      	b.n	8002270 <StartStateMachine+0x140>
		  else if (state==MISSION) state = FULL;
 80021c0:	4b32      	ldr	r3, [pc, #200]	@ (800228c <StartStateMachine+0x15c>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d153      	bne.n	8002270 <StartStateMachine+0x140>
 80021c8:	4b30      	ldr	r3, [pc, #192]	@ (800228c <StartStateMachine+0x15c>)
 80021ca:	2203      	movs	r2, #3
 80021cc:	701a      	strb	r2, [r3, #0]
		  break;
 80021ce:	e04f      	b.n	8002270 <StartStateMachine+0x140>
	  case ONPAYLOAD:
		  if (state == STANDBY) state = MISSION;
 80021d0:	4b2e      	ldr	r3, [pc, #184]	@ (800228c <StartStateMachine+0x15c>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d103      	bne.n	80021e0 <StartStateMachine+0xb0>
 80021d8:	4b2c      	ldr	r3, [pc, #176]	@ (800228c <StartStateMachine+0x15c>)
 80021da:	2202      	movs	r2, #2
 80021dc:	701a      	strb	r2, [r3, #0]
		  else if (state==ADCS) state = FULL;
		  break;
 80021de:	e049      	b.n	8002274 <StartStateMachine+0x144>
		  else if (state==ADCS) state = FULL;
 80021e0:	4b2a      	ldr	r3, [pc, #168]	@ (800228c <StartStateMachine+0x15c>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d145      	bne.n	8002274 <StartStateMachine+0x144>
 80021e8:	4b28      	ldr	r3, [pc, #160]	@ (800228c <StartStateMachine+0x15c>)
 80021ea:	2203      	movs	r2, #3
 80021ec:	701a      	strb	r2, [r3, #0]
		  break;
 80021ee:	e041      	b.n	8002274 <StartStateMachine+0x144>
	  case OFFADCS:
		  if (state==ADCS) state=STANDBY;
 80021f0:	4b26      	ldr	r3, [pc, #152]	@ (800228c <StartStateMachine+0x15c>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d103      	bne.n	8002200 <StartStateMachine+0xd0>
 80021f8:	4b24      	ldr	r3, [pc, #144]	@ (800228c <StartStateMachine+0x15c>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	701a      	strb	r2, [r3, #0]
		  else if (state==FULL) state=MISSION;
		  break;
 80021fe:	e03b      	b.n	8002278 <StartStateMachine+0x148>
		  else if (state==FULL) state=MISSION;
 8002200:	4b22      	ldr	r3, [pc, #136]	@ (800228c <StartStateMachine+0x15c>)
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	2b03      	cmp	r3, #3
 8002206:	d137      	bne.n	8002278 <StartStateMachine+0x148>
 8002208:	4b20      	ldr	r3, [pc, #128]	@ (800228c <StartStateMachine+0x15c>)
 800220a:	2202      	movs	r2, #2
 800220c:	701a      	strb	r2, [r3, #0]
		  break;
 800220e:	e033      	b.n	8002278 <StartStateMachine+0x148>
	  case OFFPAYLOAD:
		  if (state==MISSION) state=STANDBY;
 8002210:	4b1e      	ldr	r3, [pc, #120]	@ (800228c <StartStateMachine+0x15c>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b02      	cmp	r3, #2
 8002216:	d103      	bne.n	8002220 <StartStateMachine+0xf0>
 8002218:	4b1c      	ldr	r3, [pc, #112]	@ (800228c <StartStateMachine+0x15c>)
 800221a:	2200      	movs	r2, #0
 800221c:	701a      	strb	r2, [r3, #0]
		  else if (state==FULL) state=ADCS;
		  break;
 800221e:	e02d      	b.n	800227c <StartStateMachine+0x14c>
		  else if (state==FULL) state=ADCS;
 8002220:	4b1a      	ldr	r3, [pc, #104]	@ (800228c <StartStateMachine+0x15c>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	2b03      	cmp	r3, #3
 8002226:	d129      	bne.n	800227c <StartStateMachine+0x14c>
 8002228:	4b18      	ldr	r3, [pc, #96]	@ (800228c <StartStateMachine+0x15c>)
 800222a:	2201      	movs	r2, #1
 800222c:	701a      	strb	r2, [r3, #0]
		  break;
 800222e:	e025      	b.n	800227c <StartStateMachine+0x14c>
	  case GOTHERMALSTRESS:
		  state = THERMALSTRESS;
 8002230:	4b16      	ldr	r3, [pc, #88]	@ (800228c <StartStateMachine+0x15c>)
 8002232:	2205      	movs	r2, #5
 8002234:	701a      	strb	r2, [r3, #0]
		  break;
 8002236:	e024      	b.n	8002282 <StartStateMachine+0x152>
	  case GOFULL:
		  if (state == STANDBY || state==MISSION||state==ADCS) state = FULL;
 8002238:	4b14      	ldr	r3, [pc, #80]	@ (800228c <StartStateMachine+0x15c>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d007      	beq.n	8002250 <StartStateMachine+0x120>
 8002240:	4b12      	ldr	r3, [pc, #72]	@ (800228c <StartStateMachine+0x15c>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	2b02      	cmp	r3, #2
 8002246:	d003      	beq.n	8002250 <StartStateMachine+0x120>
 8002248:	4b10      	ldr	r3, [pc, #64]	@ (800228c <StartStateMachine+0x15c>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	2b01      	cmp	r3, #1
 800224e:	d117      	bne.n	8002280 <StartStateMachine+0x150>
 8002250:	4b0e      	ldr	r3, [pc, #56]	@ (800228c <StartStateMachine+0x15c>)
 8002252:	2203      	movs	r2, #3
 8002254:	701a      	strb	r2, [r3, #0]
		  break;
 8002256:	e013      	b.n	8002280 <StartStateMachine+0x150>
	  case GOSTANDBY:
		  if (state==SAFEMODE) blockSafeMode = 1;
 8002258:	4b0c      	ldr	r3, [pc, #48]	@ (800228c <StartStateMachine+0x15c>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	2b04      	cmp	r3, #4
 800225e:	d102      	bne.n	8002266 <StartStateMachine+0x136>
 8002260:	4b0d      	ldr	r3, [pc, #52]	@ (8002298 <StartStateMachine+0x168>)
 8002262:	2201      	movs	r2, #1
 8002264:	701a      	strb	r2, [r3, #0]
		  state = STANDBY;
 8002266:	4b09      	ldr	r3, [pc, #36]	@ (800228c <StartStateMachine+0x15c>)
 8002268:	2200      	movs	r2, #0
 800226a:	701a      	strb	r2, [r3, #0]

	  default:
	  		  break;
 800226c:	bf00      	nop
 800226e:	e008      	b.n	8002282 <StartStateMachine+0x152>
		  break;
 8002270:	bf00      	nop
 8002272:	e006      	b.n	8002282 <StartStateMachine+0x152>
		  break;
 8002274:	bf00      	nop
 8002276:	e004      	b.n	8002282 <StartStateMachine+0x152>
		  break;
 8002278:	bf00      	nop
 800227a:	e002      	b.n	8002282 <StartStateMachine+0x152>
		  break;
 800227c:	bf00      	nop
 800227e:	e000      	b.n	8002282 <StartStateMachine+0x152>
		  break;
 8002280:	bf00      	nop
	  }
	osDelay(1500);
 8002282:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8002286:	f003 f9c1 	bl	800560c <osDelay>
	  previousState = state; //previous state esta sendo atualisado a cada milisegundo -> errado
 800228a:	e755      	b.n	8002138 <StartStateMachine+0x8>
 800228c:	200005f1 	.word	0x200005f1
 8002290:	200005f2 	.word	0x200005f2
 8002294:	20000002 	.word	0x20000002
 8002298:	200005f3 	.word	0x200005f3
 800229c:	200005f4 	.word	0x200005f4

080022a0 <StartOnOffSubsystem>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOnOffSubsystem */
void StartOnOffSubsystem(void const * argument)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOnOffSubsystem */
  /* Infinite loop */
  for(;;)
  {
	  switch (state){
 80022a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002318 <StartOnOffSubsystem+0x78>)
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	2b05      	cmp	r3, #5
 80022ae:	d82d      	bhi.n	800230c <StartOnOffSubsystem+0x6c>
 80022b0:	a201      	add	r2, pc, #4	@ (adr r2, 80022b8 <StartOnOffSubsystem+0x18>)
 80022b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022b6:	bf00      	nop
 80022b8:	080022d1 	.word	0x080022d1
 80022bc:	080022e9 	.word	0x080022e9
 80022c0:	080022f5 	.word	0x080022f5
 80022c4:	08002301 	.word	0x08002301
 80022c8:	0800230d 	.word	0x0800230d
 80022cc:	080022dd 	.word	0x080022dd
	  case STANDBY:
		  ADCS_LigaDesliga(0);
 80022d0:	2000      	movs	r0, #0
 80022d2:	f000 f9c5 	bl	8002660 <ADCS_LigaDesliga>
		  CargaUtil_End();
 80022d6:	f000 f9f7 	bl	80026c8 <CargaUtil_End>
		  break;
 80022da:	e017      	b.n	800230c <StartOnOffSubsystem+0x6c>
	  case THERMALSTRESS:
		  ADCS_LigaDesliga(0);
 80022dc:	2000      	movs	r0, #0
 80022de:	f000 f9bf 	bl	8002660 <ADCS_LigaDesliga>
		  CargaUtil_End();
 80022e2:	f000 f9f1 	bl	80026c8 <CargaUtil_End>
		  break;
 80022e6:	e011      	b.n	800230c <StartOnOffSubsystem+0x6c>
	  case ADCS:
		  ADCS_LigaDesliga(1);
 80022e8:	2001      	movs	r0, #1
 80022ea:	f000 f9b9 	bl	8002660 <ADCS_LigaDesliga>
		  CargaUtil_End();
 80022ee:	f000 f9eb 	bl	80026c8 <CargaUtil_End>
		  break;
 80022f2:	e00b      	b.n	800230c <StartOnOffSubsystem+0x6c>
	  case MISSION:
		  ADCS_LigaDesliga(0);
 80022f4:	2000      	movs	r0, #0
 80022f6:	f000 f9b3 	bl	8002660 <ADCS_LigaDesliga>
		  CargaUtil_Start();
 80022fa:	f000 f9cd 	bl	8002698 <CargaUtil_Start>
		  break;
 80022fe:	e005      	b.n	800230c <StartOnOffSubsystem+0x6c>
	  case FULL:
		  ADCS_LigaDesliga(1);
 8002300:	2001      	movs	r0, #1
 8002302:	f000 f9ad 	bl	8002660 <ADCS_LigaDesliga>
		  CargaUtil_Start();
 8002306:	f000 f9c7 	bl	8002698 <CargaUtil_Start>
		  break;
 800230a:	bf00      	nop
	  }
    osDelay(1000);
 800230c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002310:	f003 f97c 	bl	800560c <osDelay>
	  switch (state){
 8002314:	e7c8      	b.n	80022a8 <StartOnOffSubsystem+0x8>
 8002316:	bf00      	nop
 8002318:	200005f1 	.word	0x200005f1

0800231c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002320:	b672      	cpsid	i
}
 8002322:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002324:	bf00      	nop
 8002326:	e7fd      	b.n	8002324 <Error_Handler+0x8>

08002328 <MAX17048_Init>:
#define MAX17048_I2C_TIMEOUT_MS  500

/* VCELL LSB: 78.125 uV per LSB (MAX17048 full-scale 5.12V / 65536). */
#define VCELL_LSB_V (78.125e-6f)

HAL_StatusTypeDef MAX17048_Init(MAX17048_HandleTypeDef *dev, I2C_HandleTypeDef *hi2c) {
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
    if (!dev || !hi2c) return HAL_ERROR;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d002      	beq.n	800233e <MAX17048_Init+0x16>
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <MAX17048_Init+0x1a>
 800233e:	2301      	movs	r3, #1
 8002340:	e006      	b.n	8002350 <MAX17048_Init+0x28>
    dev->hi2c = hi2c;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	601a      	str	r2, [r3, #0]
    dev->address = MAX17048_I2C_ADDR_8BIT;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	226c      	movs	r2, #108	@ 0x6c
 800234c:	809a      	strh	r2, [r3, #4]
    return HAL_OK;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	bc80      	pop	{r7}
 8002358:	4770      	bx	lr
	...

0800235c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002362:	4b18      	ldr	r3, [pc, #96]	@ (80023c4 <HAL_MspInit+0x68>)
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	4a17      	ldr	r2, [pc, #92]	@ (80023c4 <HAL_MspInit+0x68>)
 8002368:	f043 0301 	orr.w	r3, r3, #1
 800236c:	6193      	str	r3, [r2, #24]
 800236e:	4b15      	ldr	r3, [pc, #84]	@ (80023c4 <HAL_MspInit+0x68>)
 8002370:	699b      	ldr	r3, [r3, #24]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	60bb      	str	r3, [r7, #8]
 8002378:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800237a:	4b12      	ldr	r3, [pc, #72]	@ (80023c4 <HAL_MspInit+0x68>)
 800237c:	69db      	ldr	r3, [r3, #28]
 800237e:	4a11      	ldr	r2, [pc, #68]	@ (80023c4 <HAL_MspInit+0x68>)
 8002380:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002384:	61d3      	str	r3, [r2, #28]
 8002386:	4b0f      	ldr	r3, [pc, #60]	@ (80023c4 <HAL_MspInit+0x68>)
 8002388:	69db      	ldr	r3, [r3, #28]
 800238a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800238e:	607b      	str	r3, [r7, #4]
 8002390:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002392:	2200      	movs	r2, #0
 8002394:	210f      	movs	r1, #15
 8002396:	f06f 0001 	mvn.w	r0, #1
 800239a:	f000 fb1c 	bl	80029d6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800239e:	4b0a      	ldr	r3, [pc, #40]	@ (80023c8 <HAL_MspInit+0x6c>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80023aa:	60fb      	str	r3, [r7, #12]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	4a04      	ldr	r2, [pc, #16]	@ (80023c8 <HAL_MspInit+0x6c>)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023ba:	bf00      	nop
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40021000 	.word	0x40021000
 80023c8:	40010000 	.word	0x40010000

080023cc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b08a      	sub	sp, #40	@ 0x28
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023d4:	f107 0314 	add.w	r3, r7, #20
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]
 80023dc:	605a      	str	r2, [r3, #4]
 80023de:	609a      	str	r2, [r3, #8]
 80023e0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a1d      	ldr	r2, [pc, #116]	@ (800245c <HAL_I2C_MspInit+0x90>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d132      	bne.n	8002452 <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ec:	4b1c      	ldr	r3, [pc, #112]	@ (8002460 <HAL_I2C_MspInit+0x94>)
 80023ee:	699b      	ldr	r3, [r3, #24]
 80023f0:	4a1b      	ldr	r2, [pc, #108]	@ (8002460 <HAL_I2C_MspInit+0x94>)
 80023f2:	f043 0308 	orr.w	r3, r3, #8
 80023f6:	6193      	str	r3, [r2, #24]
 80023f8:	4b19      	ldr	r3, [pc, #100]	@ (8002460 <HAL_I2C_MspInit+0x94>)
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	f003 0308 	and.w	r3, r3, #8
 8002400:	613b      	str	r3, [r7, #16]
 8002402:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002404:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800240a:	2312      	movs	r3, #18
 800240c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800240e:	2303      	movs	r3, #3
 8002410:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002412:	f107 0314 	add.w	r3, r7, #20
 8002416:	4619      	mov	r1, r3
 8002418:	4812      	ldr	r0, [pc, #72]	@ (8002464 <HAL_I2C_MspInit+0x98>)
 800241a:	f000 fb05 	bl	8002a28 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800241e:	4b12      	ldr	r3, [pc, #72]	@ (8002468 <HAL_I2C_MspInit+0x9c>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	627b      	str	r3, [r7, #36]	@ 0x24
 8002424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002426:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800242a:	627b      	str	r3, [r7, #36]	@ 0x24
 800242c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242e:	f043 0302 	orr.w	r3, r3, #2
 8002432:	627b      	str	r3, [r7, #36]	@ 0x24
 8002434:	4a0c      	ldr	r2, [pc, #48]	@ (8002468 <HAL_I2C_MspInit+0x9c>)
 8002436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002438:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800243a:	4b09      	ldr	r3, [pc, #36]	@ (8002460 <HAL_I2C_MspInit+0x94>)
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	4a08      	ldr	r2, [pc, #32]	@ (8002460 <HAL_I2C_MspInit+0x94>)
 8002440:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002444:	61d3      	str	r3, [r2, #28]
 8002446:	4b06      	ldr	r3, [pc, #24]	@ (8002460 <HAL_I2C_MspInit+0x94>)
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800244e:	60fb      	str	r3, [r7, #12]
 8002450:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002452:	bf00      	nop
 8002454:	3728      	adds	r7, #40	@ 0x28
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40005400 	.word	0x40005400
 8002460:	40021000 	.word	0x40021000
 8002464:	40010c00 	.word	0x40010c00
 8002468:	40010000 	.word	0x40010000

0800246c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b08a      	sub	sp, #40	@ 0x28
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002474:	f107 0318 	add.w	r3, r7, #24
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	605a      	str	r2, [r3, #4]
 800247e:	609a      	str	r2, [r3, #8]
 8002480:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a37      	ldr	r2, [pc, #220]	@ (8002564 <HAL_UART_MspInit+0xf8>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d132      	bne.n	80024f2 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800248c:	4b36      	ldr	r3, [pc, #216]	@ (8002568 <HAL_UART_MspInit+0xfc>)
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	4a35      	ldr	r2, [pc, #212]	@ (8002568 <HAL_UART_MspInit+0xfc>)
 8002492:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002496:	6193      	str	r3, [r2, #24]
 8002498:	4b33      	ldr	r3, [pc, #204]	@ (8002568 <HAL_UART_MspInit+0xfc>)
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024a0:	617b      	str	r3, [r7, #20]
 80024a2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a4:	4b30      	ldr	r3, [pc, #192]	@ (8002568 <HAL_UART_MspInit+0xfc>)
 80024a6:	699b      	ldr	r3, [r3, #24]
 80024a8:	4a2f      	ldr	r2, [pc, #188]	@ (8002568 <HAL_UART_MspInit+0xfc>)
 80024aa:	f043 0304 	orr.w	r3, r3, #4
 80024ae:	6193      	str	r3, [r2, #24]
 80024b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002568 <HAL_UART_MspInit+0xfc>)
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	f003 0304 	and.w	r3, r3, #4
 80024b8:	613b      	str	r3, [r7, #16]
 80024ba:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c2:	2302      	movs	r3, #2
 80024c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024c6:	2303      	movs	r3, #3
 80024c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ca:	f107 0318 	add.w	r3, r7, #24
 80024ce:	4619      	mov	r1, r3
 80024d0:	4826      	ldr	r0, [pc, #152]	@ (800256c <HAL_UART_MspInit+0x100>)
 80024d2:	f000 faa9 	bl	8002a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024dc:	2300      	movs	r3, #0
 80024de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e0:	2300      	movs	r3, #0
 80024e2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e4:	f107 0318 	add.w	r3, r7, #24
 80024e8:	4619      	mov	r1, r3
 80024ea:	4820      	ldr	r0, [pc, #128]	@ (800256c <HAL_UART_MspInit+0x100>)
 80024ec:	f000 fa9c 	bl	8002a28 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80024f0:	e034      	b.n	800255c <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002570 <HAL_UART_MspInit+0x104>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d12f      	bne.n	800255c <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80024fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002568 <HAL_UART_MspInit+0xfc>)
 80024fe:	69db      	ldr	r3, [r3, #28]
 8002500:	4a19      	ldr	r2, [pc, #100]	@ (8002568 <HAL_UART_MspInit+0xfc>)
 8002502:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002506:	61d3      	str	r3, [r2, #28]
 8002508:	4b17      	ldr	r3, [pc, #92]	@ (8002568 <HAL_UART_MspInit+0xfc>)
 800250a:	69db      	ldr	r3, [r3, #28]
 800250c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002510:	60fb      	str	r3, [r7, #12]
 8002512:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002514:	4b14      	ldr	r3, [pc, #80]	@ (8002568 <HAL_UART_MspInit+0xfc>)
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	4a13      	ldr	r2, [pc, #76]	@ (8002568 <HAL_UART_MspInit+0xfc>)
 800251a:	f043 0304 	orr.w	r3, r3, #4
 800251e:	6193      	str	r3, [r2, #24]
 8002520:	4b11      	ldr	r3, [pc, #68]	@ (8002568 <HAL_UART_MspInit+0xfc>)
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	f003 0304 	and.w	r3, r3, #4
 8002528:	60bb      	str	r3, [r7, #8]
 800252a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800252c:	2304      	movs	r3, #4
 800252e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002530:	2302      	movs	r3, #2
 8002532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002534:	2303      	movs	r3, #3
 8002536:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002538:	f107 0318 	add.w	r3, r7, #24
 800253c:	4619      	mov	r1, r3
 800253e:	480b      	ldr	r0, [pc, #44]	@ (800256c <HAL_UART_MspInit+0x100>)
 8002540:	f000 fa72 	bl	8002a28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002544:	2308      	movs	r3, #8
 8002546:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002548:	2300      	movs	r3, #0
 800254a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254c:	2300      	movs	r3, #0
 800254e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002550:	f107 0318 	add.w	r3, r7, #24
 8002554:	4619      	mov	r1, r3
 8002556:	4805      	ldr	r0, [pc, #20]	@ (800256c <HAL_UART_MspInit+0x100>)
 8002558:	f000 fa66 	bl	8002a28 <HAL_GPIO_Init>
}
 800255c:	bf00      	nop
 800255e:	3728      	adds	r7, #40	@ 0x28
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	40013800 	.word	0x40013800
 8002568:	40021000 	.word	0x40021000
 800256c:	40010800 	.word	0x40010800
 8002570:	40004400 	.word	0x40004400

08002574 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002578:	bf00      	nop
 800257a:	e7fd      	b.n	8002578 <NMI_Handler+0x4>

0800257c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002580:	bf00      	nop
 8002582:	e7fd      	b.n	8002580 <HardFault_Handler+0x4>

08002584 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002588:	bf00      	nop
 800258a:	e7fd      	b.n	8002588 <MemManage_Handler+0x4>

0800258c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002590:	bf00      	nop
 8002592:	e7fd      	b.n	8002590 <BusFault_Handler+0x4>

08002594 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002598:	bf00      	nop
 800259a:	e7fd      	b.n	8002598 <UsageFault_Handler+0x4>

0800259c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025a0:	bf00      	nop
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bc80      	pop	{r7}
 80025a6:	4770      	bx	lr

080025a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025ac:	f000 f918 	bl	80027e0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80025b0:	f003 fdb6 	bl	8006120 <xTaskGetSchedulerState>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d001      	beq.n	80025be <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80025ba:	f003 ffa5 	bl	8006508 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025be:	bf00      	nop
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025c2:	b480      	push	{r7}
 80025c4:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025c6:	bf00      	nop
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bc80      	pop	{r7}
 80025cc:	4770      	bx	lr

080025ce <TT_C_SendCommand>:
}

/* Communication functions implementation */

uint8_t TT_C_SendCommand(UART_HandleTypeDef *huart, uint8_t *command, uint16_t size)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b086      	sub	sp, #24
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	60f8      	str	r0, [r7, #12]
 80025d6:	60b9      	str	r1, [r7, #8]
 80025d8:	4613      	mov	r3, r2
 80025da:	80fb      	strh	r3, [r7, #6]
    if (TT_C_IsBusy() || huart == NULL)
 80025dc:	f000 f88c 	bl	80026f8 <TT_C_IsBusy>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d102      	bne.n	80025ec <TT_C_SendCommand+0x1e>
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <TT_C_SendCommand+0x22>
    {
        return 0; // Falha - subsistema ocupado ou não inicializado
 80025ec:	2300      	movs	r3, #0
 80025ee:	e00e      	b.n	800260e <TT_C_SendCommand+0x40>
    }

    HAL_StatusTypeDef status = HAL_UART_Transmit(huart, command, size, UART_TIMEOUT);
 80025f0:	88fa      	ldrh	r2, [r7, #6]
 80025f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025f6:	68b9      	ldr	r1, [r7, #8]
 80025f8:	68f8      	ldr	r0, [r7, #12]
 80025fa:	f002 fd31 	bl	8005060 <HAL_UART_Transmit>
 80025fe:	4603      	mov	r3, r0
 8002600:	75fb      	strb	r3, [r7, #23]
    return (status == HAL_OK);
 8002602:	7dfb      	ldrb	r3, [r7, #23]
 8002604:	2b00      	cmp	r3, #0
 8002606:	bf0c      	ite	eq
 8002608:	2301      	moveq	r3, #1
 800260a:	2300      	movne	r3, #0
 800260c:	b2db      	uxtb	r3, r3

}
 800260e:	4618      	mov	r0, r3
 8002610:	3718      	adds	r7, #24
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <TT_C_ReceiveData>:
uint8_t TT_C_ReceiveData(UART_HandleTypeDef *huart, uint8_t *buffer, uint16_t size)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b086      	sub	sp, #24
 800261a:	af00      	add	r7, sp, #0
 800261c:	60f8      	str	r0, [r7, #12]
 800261e:	60b9      	str	r1, [r7, #8]
 8002620:	4613      	mov	r3, r2
 8002622:	80fb      	strh	r3, [r7, #6]
    if (TT_C_IsBusy() || huart == NULL)
 8002624:	f000 f868 	bl	80026f8 <TT_C_IsBusy>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d102      	bne.n	8002634 <TT_C_ReceiveData+0x1e>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d101      	bne.n	8002638 <TT_C_ReceiveData+0x22>
    {
        return 0; // Falha - subsistema ocupado ou não inicializado
 8002634:	2300      	movs	r3, #0
 8002636:	e00e      	b.n	8002656 <TT_C_ReceiveData+0x40>
    }

    HAL_StatusTypeDef status = HAL_UART_Receive(huart, buffer, size, UART_TIMEOUT);
 8002638:	88fa      	ldrh	r2, [r7, #6]
 800263a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800263e:	68b9      	ldr	r1, [r7, #8]
 8002640:	68f8      	ldr	r0, [r7, #12]
 8002642:	f002 fd98 	bl	8005176 <HAL_UART_Receive>
 8002646:	4603      	mov	r3, r0
 8002648:	75fb      	strb	r3, [r7, #23]
    return (status == HAL_OK);
 800264a:	7dfb      	ldrb	r3, [r7, #23]
 800264c:	2b00      	cmp	r3, #0
 800264e:	bf0c      	ite	eq
 8002650:	2301      	moveq	r3, #1
 8002652:	2300      	movne	r3, #0
 8002654:	b2db      	uxtb	r3, r3
}
 8002656:	4618      	mov	r0, r3
 8002658:	3718      	adds	r7, #24
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
	...

08002660 <ADCS_LigaDesliga>:
}

/* Subsystem control functions implementation */

void ADCS_LigaDesliga(uint8_t estado)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	71fb      	strb	r3, [r7, #7]
    adcs_ligado = estado;
 800266a:	4a09      	ldr	r2, [pc, #36]	@ (8002690 <ADCS_LigaDesliga+0x30>)
 800266c:	79fb      	ldrb	r3, [r7, #7]
 800266e:	7013      	strb	r3, [r2, #0]
    HAL_GPIO_WritePin(ADCS_ON_OFF_PORT, ADCS_ON_OFF_PIN,
 8002670:	79fb      	ldrb	r3, [r7, #7]
 8002672:	2b00      	cmp	r3, #0
 8002674:	bf14      	ite	ne
 8002676:	2301      	movne	r3, #1
 8002678:	2300      	moveq	r3, #0
 800267a:	b2db      	uxtb	r3, r3
 800267c:	461a      	mov	r2, r3
 800267e:	2120      	movs	r1, #32
 8002680:	4804      	ldr	r0, [pc, #16]	@ (8002694 <ADCS_LigaDesliga+0x34>)
 8002682:	f000 fb55 	bl	8002d30 <HAL_GPIO_WritePin>
                      estado ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	20000601 	.word	0x20000601
 8002694:	40010c00 	.word	0x40010c00

08002698 <CargaUtil_Start>:

void CargaUtil_Start(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
    carga_util_ativa = 1;
 800269c:	4b07      	ldr	r3, [pc, #28]	@ (80026bc <CargaUtil_Start+0x24>)
 800269e:	2201      	movs	r2, #1
 80026a0:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(PL_START_PORT, PL_START_PIN, GPIO_PIN_SET);
 80026a2:	2201      	movs	r2, #1
 80026a4:	2110      	movs	r1, #16
 80026a6:	4806      	ldr	r0, [pc, #24]	@ (80026c0 <CargaUtil_Start+0x28>)
 80026a8:	f000 fb42 	bl	8002d30 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PL_END_PORT, PL_END_PIN, GPIO_PIN_RESET);
 80026ac:	2200      	movs	r2, #0
 80026ae:	2104      	movs	r1, #4
 80026b0:	4804      	ldr	r0, [pc, #16]	@ (80026c4 <CargaUtil_Start+0x2c>)
 80026b2:	f000 fb3d 	bl	8002d30 <HAL_GPIO_WritePin>
}
 80026b6:	bf00      	nop
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20000602 	.word	0x20000602
 80026c0:	40011000 	.word	0x40011000
 80026c4:	40010c00 	.word	0x40010c00

080026c8 <CargaUtil_End>:

void CargaUtil_End(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
    carga_util_ativa = 0;
 80026cc:	4b07      	ldr	r3, [pc, #28]	@ (80026ec <CargaUtil_End+0x24>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(PL_START_PORT, PL_START_PIN, GPIO_PIN_RESET);
 80026d2:	2200      	movs	r2, #0
 80026d4:	2110      	movs	r1, #16
 80026d6:	4806      	ldr	r0, [pc, #24]	@ (80026f0 <CargaUtil_End+0x28>)
 80026d8:	f000 fb2a 	bl	8002d30 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PL_END_PORT, PL_END_PIN, GPIO_PIN_SET);
 80026dc:	2201      	movs	r2, #1
 80026de:	2104      	movs	r1, #4
 80026e0:	4804      	ldr	r0, [pc, #16]	@ (80026f4 <CargaUtil_End+0x2c>)
 80026e2:	f000 fb25 	bl	8002d30 <HAL_GPIO_WritePin>
}
 80026e6:	bf00      	nop
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	20000602 	.word	0x20000602
 80026f0:	40011000 	.word	0x40011000
 80026f4:	40010c00 	.word	0x40010c00

080026f8 <TT_C_IsBusy>:

uint8_t TT_C_IsBusy(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
    // Lê o estado atual do pino TTC_BUSY (agora configurado como entrada)
    //return HAL_GPIO_ReadPin(TTC_BUSY_PORT, TTC_BUSY_PIN);
	return 0;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	46bd      	mov	sp, r7
 8002702:	bc80      	pop	{r7}
 8002704:	4770      	bx	lr
	...

08002708 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002708:	f7ff ff5b 	bl	80025c2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800270c:	480b      	ldr	r0, [pc, #44]	@ (800273c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800270e:	490c      	ldr	r1, [pc, #48]	@ (8002740 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002710:	4a0c      	ldr	r2, [pc, #48]	@ (8002744 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002714:	e002      	b.n	800271c <LoopCopyDataInit>

08002716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800271a:	3304      	adds	r3, #4

0800271c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800271c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800271e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002720:	d3f9      	bcc.n	8002716 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002722:	4a09      	ldr	r2, [pc, #36]	@ (8002748 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002724:	4c09      	ldr	r4, [pc, #36]	@ (800274c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002726:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002728:	e001      	b.n	800272e <LoopFillZerobss>

0800272a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800272a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800272c:	3204      	adds	r2, #4

0800272e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800272e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002730:	d3fb      	bcc.n	800272a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002732:	f004 f921 	bl	8006978 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002736:	f7ff fa07 	bl	8001b48 <main>
  bx lr
 800273a:	4770      	bx	lr
  ldr r0, =_sdata
 800273c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002740:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8002744:	08006b14 	.word	0x08006b14
  ldr r2, =_sbss
 8002748:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800274c:	200014b8 	.word	0x200014b8

08002750 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002750:	e7fe      	b.n	8002750 <ADC1_2_IRQHandler>
	...

08002754 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002758:	4b08      	ldr	r3, [pc, #32]	@ (800277c <HAL_Init+0x28>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a07      	ldr	r2, [pc, #28]	@ (800277c <HAL_Init+0x28>)
 800275e:	f043 0310 	orr.w	r3, r3, #16
 8002762:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002764:	2003      	movs	r0, #3
 8002766:	f000 f92b 	bl	80029c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800276a:	200f      	movs	r0, #15
 800276c:	f000 f808 	bl	8002780 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002770:	f7ff fdf4 	bl	800235c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40022000 	.word	0x40022000

08002780 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002788:	4b12      	ldr	r3, [pc, #72]	@ (80027d4 <HAL_InitTick+0x54>)
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	4b12      	ldr	r3, [pc, #72]	@ (80027d8 <HAL_InitTick+0x58>)
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	4619      	mov	r1, r3
 8002792:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002796:	fbb3 f3f1 	udiv	r3, r3, r1
 800279a:	fbb2 f3f3 	udiv	r3, r2, r3
 800279e:	4618      	mov	r0, r3
 80027a0:	f000 f935 	bl	8002a0e <HAL_SYSTICK_Config>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e00e      	b.n	80027cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2b0f      	cmp	r3, #15
 80027b2:	d80a      	bhi.n	80027ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027b4:	2200      	movs	r2, #0
 80027b6:	6879      	ldr	r1, [r7, #4]
 80027b8:	f04f 30ff 	mov.w	r0, #4294967295
 80027bc:	f000 f90b 	bl	80029d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027c0:	4a06      	ldr	r2, [pc, #24]	@ (80027dc <HAL_InitTick+0x5c>)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027c6:	2300      	movs	r3, #0
 80027c8:	e000      	b.n	80027cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3708      	adds	r7, #8
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	20000004 	.word	0x20000004
 80027d8:	2000000c 	.word	0x2000000c
 80027dc:	20000008 	.word	0x20000008

080027e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027e4:	4b05      	ldr	r3, [pc, #20]	@ (80027fc <HAL_IncTick+0x1c>)
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	461a      	mov	r2, r3
 80027ea:	4b05      	ldr	r3, [pc, #20]	@ (8002800 <HAL_IncTick+0x20>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4413      	add	r3, r2
 80027f0:	4a03      	ldr	r2, [pc, #12]	@ (8002800 <HAL_IncTick+0x20>)
 80027f2:	6013      	str	r3, [r2, #0]
}
 80027f4:	bf00      	nop
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bc80      	pop	{r7}
 80027fa:	4770      	bx	lr
 80027fc:	2000000c 	.word	0x2000000c
 8002800:	20000604 	.word	0x20000604

08002804 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  return uwTick;
 8002808:	4b02      	ldr	r3, [pc, #8]	@ (8002814 <HAL_GetTick+0x10>)
 800280a:	681b      	ldr	r3, [r3, #0]
}
 800280c:	4618      	mov	r0, r3
 800280e:	46bd      	mov	sp, r7
 8002810:	bc80      	pop	{r7}
 8002812:	4770      	bx	lr
 8002814:	20000604 	.word	0x20000604

08002818 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002820:	f7ff fff0 	bl	8002804 <HAL_GetTick>
 8002824:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002830:	d005      	beq.n	800283e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002832:	4b0a      	ldr	r3, [pc, #40]	@ (800285c <HAL_Delay+0x44>)
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	461a      	mov	r2, r3
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	4413      	add	r3, r2
 800283c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800283e:	bf00      	nop
 8002840:	f7ff ffe0 	bl	8002804 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	68fa      	ldr	r2, [r7, #12]
 800284c:	429a      	cmp	r2, r3
 800284e:	d8f7      	bhi.n	8002840 <HAL_Delay+0x28>
  {
  }
}
 8002850:	bf00      	nop
 8002852:	bf00      	nop
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	2000000c 	.word	0x2000000c

08002860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002870:	4b0c      	ldr	r3, [pc, #48]	@ (80028a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800287c:	4013      	ands	r3, r2
 800287e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002888:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800288c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002892:	4a04      	ldr	r2, [pc, #16]	@ (80028a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	60d3      	str	r3, [r2, #12]
}
 8002898:	bf00      	nop
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	bc80      	pop	{r7}
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	e000ed00 	.word	0xe000ed00

080028a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028ac:	4b04      	ldr	r3, [pc, #16]	@ (80028c0 <__NVIC_GetPriorityGrouping+0x18>)
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	0a1b      	lsrs	r3, r3, #8
 80028b2:	f003 0307 	and.w	r3, r3, #7
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bc80      	pop	{r7}
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	e000ed00 	.word	0xe000ed00

080028c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	6039      	str	r1, [r7, #0]
 80028ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	db0a      	blt.n	80028ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	490c      	ldr	r1, [pc, #48]	@ (8002910 <__NVIC_SetPriority+0x4c>)
 80028de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e2:	0112      	lsls	r2, r2, #4
 80028e4:	b2d2      	uxtb	r2, r2
 80028e6:	440b      	add	r3, r1
 80028e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028ec:	e00a      	b.n	8002904 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	4908      	ldr	r1, [pc, #32]	@ (8002914 <__NVIC_SetPriority+0x50>)
 80028f4:	79fb      	ldrb	r3, [r7, #7]
 80028f6:	f003 030f 	and.w	r3, r3, #15
 80028fa:	3b04      	subs	r3, #4
 80028fc:	0112      	lsls	r2, r2, #4
 80028fe:	b2d2      	uxtb	r2, r2
 8002900:	440b      	add	r3, r1
 8002902:	761a      	strb	r2, [r3, #24]
}
 8002904:	bf00      	nop
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	bc80      	pop	{r7}
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	e000e100 	.word	0xe000e100
 8002914:	e000ed00 	.word	0xe000ed00

08002918 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002918:	b480      	push	{r7}
 800291a:	b089      	sub	sp, #36	@ 0x24
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f003 0307 	and.w	r3, r3, #7
 800292a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	f1c3 0307 	rsb	r3, r3, #7
 8002932:	2b04      	cmp	r3, #4
 8002934:	bf28      	it	cs
 8002936:	2304      	movcs	r3, #4
 8002938:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	3304      	adds	r3, #4
 800293e:	2b06      	cmp	r3, #6
 8002940:	d902      	bls.n	8002948 <NVIC_EncodePriority+0x30>
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	3b03      	subs	r3, #3
 8002946:	e000      	b.n	800294a <NVIC_EncodePriority+0x32>
 8002948:	2300      	movs	r3, #0
 800294a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800294c:	f04f 32ff 	mov.w	r2, #4294967295
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	43da      	mvns	r2, r3
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	401a      	ands	r2, r3
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002960:	f04f 31ff 	mov.w	r1, #4294967295
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	fa01 f303 	lsl.w	r3, r1, r3
 800296a:	43d9      	mvns	r1, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002970:	4313      	orrs	r3, r2
         );
}
 8002972:	4618      	mov	r0, r3
 8002974:	3724      	adds	r7, #36	@ 0x24
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr

0800297c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	3b01      	subs	r3, #1
 8002988:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800298c:	d301      	bcc.n	8002992 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800298e:	2301      	movs	r3, #1
 8002990:	e00f      	b.n	80029b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002992:	4a0a      	ldr	r2, [pc, #40]	@ (80029bc <SysTick_Config+0x40>)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	3b01      	subs	r3, #1
 8002998:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800299a:	210f      	movs	r1, #15
 800299c:	f04f 30ff 	mov.w	r0, #4294967295
 80029a0:	f7ff ff90 	bl	80028c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029a4:	4b05      	ldr	r3, [pc, #20]	@ (80029bc <SysTick_Config+0x40>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029aa:	4b04      	ldr	r3, [pc, #16]	@ (80029bc <SysTick_Config+0x40>)
 80029ac:	2207      	movs	r2, #7
 80029ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	e000e010 	.word	0xe000e010

080029c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f7ff ff49 	bl	8002860 <__NVIC_SetPriorityGrouping>
}
 80029ce:	bf00      	nop
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b086      	sub	sp, #24
 80029da:	af00      	add	r7, sp, #0
 80029dc:	4603      	mov	r3, r0
 80029de:	60b9      	str	r1, [r7, #8]
 80029e0:	607a      	str	r2, [r7, #4]
 80029e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029e4:	2300      	movs	r3, #0
 80029e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029e8:	f7ff ff5e 	bl	80028a8 <__NVIC_GetPriorityGrouping>
 80029ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	68b9      	ldr	r1, [r7, #8]
 80029f2:	6978      	ldr	r0, [r7, #20]
 80029f4:	f7ff ff90 	bl	8002918 <NVIC_EncodePriority>
 80029f8:	4602      	mov	r2, r0
 80029fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029fe:	4611      	mov	r1, r2
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff ff5f 	bl	80028c4 <__NVIC_SetPriority>
}
 8002a06:	bf00      	nop
 8002a08:	3718      	adds	r7, #24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b082      	sub	sp, #8
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7ff ffb0 	bl	800297c <SysTick_Config>
 8002a1c:	4603      	mov	r3, r0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
	...

08002a28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b08b      	sub	sp, #44	@ 0x2c
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a32:	2300      	movs	r3, #0
 8002a34:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a36:	2300      	movs	r3, #0
 8002a38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a3a:	e169      	b.n	8002d10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	69fa      	ldr	r2, [r7, #28]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	f040 8158 	bne.w	8002d0a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	4a9a      	ldr	r2, [pc, #616]	@ (8002cc8 <HAL_GPIO_Init+0x2a0>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d05e      	beq.n	8002b22 <HAL_GPIO_Init+0xfa>
 8002a64:	4a98      	ldr	r2, [pc, #608]	@ (8002cc8 <HAL_GPIO_Init+0x2a0>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d875      	bhi.n	8002b56 <HAL_GPIO_Init+0x12e>
 8002a6a:	4a98      	ldr	r2, [pc, #608]	@ (8002ccc <HAL_GPIO_Init+0x2a4>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d058      	beq.n	8002b22 <HAL_GPIO_Init+0xfa>
 8002a70:	4a96      	ldr	r2, [pc, #600]	@ (8002ccc <HAL_GPIO_Init+0x2a4>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d86f      	bhi.n	8002b56 <HAL_GPIO_Init+0x12e>
 8002a76:	4a96      	ldr	r2, [pc, #600]	@ (8002cd0 <HAL_GPIO_Init+0x2a8>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d052      	beq.n	8002b22 <HAL_GPIO_Init+0xfa>
 8002a7c:	4a94      	ldr	r2, [pc, #592]	@ (8002cd0 <HAL_GPIO_Init+0x2a8>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d869      	bhi.n	8002b56 <HAL_GPIO_Init+0x12e>
 8002a82:	4a94      	ldr	r2, [pc, #592]	@ (8002cd4 <HAL_GPIO_Init+0x2ac>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d04c      	beq.n	8002b22 <HAL_GPIO_Init+0xfa>
 8002a88:	4a92      	ldr	r2, [pc, #584]	@ (8002cd4 <HAL_GPIO_Init+0x2ac>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d863      	bhi.n	8002b56 <HAL_GPIO_Init+0x12e>
 8002a8e:	4a92      	ldr	r2, [pc, #584]	@ (8002cd8 <HAL_GPIO_Init+0x2b0>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d046      	beq.n	8002b22 <HAL_GPIO_Init+0xfa>
 8002a94:	4a90      	ldr	r2, [pc, #576]	@ (8002cd8 <HAL_GPIO_Init+0x2b0>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d85d      	bhi.n	8002b56 <HAL_GPIO_Init+0x12e>
 8002a9a:	2b12      	cmp	r3, #18
 8002a9c:	d82a      	bhi.n	8002af4 <HAL_GPIO_Init+0xcc>
 8002a9e:	2b12      	cmp	r3, #18
 8002aa0:	d859      	bhi.n	8002b56 <HAL_GPIO_Init+0x12e>
 8002aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8002aa8 <HAL_GPIO_Init+0x80>)
 8002aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa8:	08002b23 	.word	0x08002b23
 8002aac:	08002afd 	.word	0x08002afd
 8002ab0:	08002b0f 	.word	0x08002b0f
 8002ab4:	08002b51 	.word	0x08002b51
 8002ab8:	08002b57 	.word	0x08002b57
 8002abc:	08002b57 	.word	0x08002b57
 8002ac0:	08002b57 	.word	0x08002b57
 8002ac4:	08002b57 	.word	0x08002b57
 8002ac8:	08002b57 	.word	0x08002b57
 8002acc:	08002b57 	.word	0x08002b57
 8002ad0:	08002b57 	.word	0x08002b57
 8002ad4:	08002b57 	.word	0x08002b57
 8002ad8:	08002b57 	.word	0x08002b57
 8002adc:	08002b57 	.word	0x08002b57
 8002ae0:	08002b57 	.word	0x08002b57
 8002ae4:	08002b57 	.word	0x08002b57
 8002ae8:	08002b57 	.word	0x08002b57
 8002aec:	08002b05 	.word	0x08002b05
 8002af0:	08002b19 	.word	0x08002b19
 8002af4:	4a79      	ldr	r2, [pc, #484]	@ (8002cdc <HAL_GPIO_Init+0x2b4>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d013      	beq.n	8002b22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002afa:	e02c      	b.n	8002b56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	623b      	str	r3, [r7, #32]
          break;
 8002b02:	e029      	b.n	8002b58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	3304      	adds	r3, #4
 8002b0a:	623b      	str	r3, [r7, #32]
          break;
 8002b0c:	e024      	b.n	8002b58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	3308      	adds	r3, #8
 8002b14:	623b      	str	r3, [r7, #32]
          break;
 8002b16:	e01f      	b.n	8002b58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	330c      	adds	r3, #12
 8002b1e:	623b      	str	r3, [r7, #32]
          break;
 8002b20:	e01a      	b.n	8002b58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d102      	bne.n	8002b30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b2a:	2304      	movs	r3, #4
 8002b2c:	623b      	str	r3, [r7, #32]
          break;
 8002b2e:	e013      	b.n	8002b58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d105      	bne.n	8002b44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b38:	2308      	movs	r3, #8
 8002b3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	69fa      	ldr	r2, [r7, #28]
 8002b40:	611a      	str	r2, [r3, #16]
          break;
 8002b42:	e009      	b.n	8002b58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b44:	2308      	movs	r3, #8
 8002b46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	69fa      	ldr	r2, [r7, #28]
 8002b4c:	615a      	str	r2, [r3, #20]
          break;
 8002b4e:	e003      	b.n	8002b58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b50:	2300      	movs	r3, #0
 8002b52:	623b      	str	r3, [r7, #32]
          break;
 8002b54:	e000      	b.n	8002b58 <HAL_GPIO_Init+0x130>
          break;
 8002b56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	2bff      	cmp	r3, #255	@ 0xff
 8002b5c:	d801      	bhi.n	8002b62 <HAL_GPIO_Init+0x13a>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	e001      	b.n	8002b66 <HAL_GPIO_Init+0x13e>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	3304      	adds	r3, #4
 8002b66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	2bff      	cmp	r3, #255	@ 0xff
 8002b6c:	d802      	bhi.n	8002b74 <HAL_GPIO_Init+0x14c>
 8002b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	e002      	b.n	8002b7a <HAL_GPIO_Init+0x152>
 8002b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b76:	3b08      	subs	r3, #8
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	210f      	movs	r1, #15
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	fa01 f303 	lsl.w	r3, r1, r3
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	401a      	ands	r2, r3
 8002b8c:	6a39      	ldr	r1, [r7, #32]
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	fa01 f303 	lsl.w	r3, r1, r3
 8002b94:	431a      	orrs	r2, r3
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f000 80b1 	beq.w	8002d0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ba8:	4b4d      	ldr	r3, [pc, #308]	@ (8002ce0 <HAL_GPIO_Init+0x2b8>)
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	4a4c      	ldr	r2, [pc, #304]	@ (8002ce0 <HAL_GPIO_Init+0x2b8>)
 8002bae:	f043 0301 	orr.w	r3, r3, #1
 8002bb2:	6193      	str	r3, [r2, #24]
 8002bb4:	4b4a      	ldr	r3, [pc, #296]	@ (8002ce0 <HAL_GPIO_Init+0x2b8>)
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	f003 0301 	and.w	r3, r3, #1
 8002bbc:	60bb      	str	r3, [r7, #8]
 8002bbe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002bc0:	4a48      	ldr	r2, [pc, #288]	@ (8002ce4 <HAL_GPIO_Init+0x2bc>)
 8002bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc4:	089b      	lsrs	r3, r3, #2
 8002bc6:	3302      	adds	r3, #2
 8002bc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bcc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd0:	f003 0303 	and.w	r3, r3, #3
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	220f      	movs	r2, #15
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	68fa      	ldr	r2, [r7, #12]
 8002be0:	4013      	ands	r3, r2
 8002be2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	4a40      	ldr	r2, [pc, #256]	@ (8002ce8 <HAL_GPIO_Init+0x2c0>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d013      	beq.n	8002c14 <HAL_GPIO_Init+0x1ec>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	4a3f      	ldr	r2, [pc, #252]	@ (8002cec <HAL_GPIO_Init+0x2c4>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d00d      	beq.n	8002c10 <HAL_GPIO_Init+0x1e8>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	4a3e      	ldr	r2, [pc, #248]	@ (8002cf0 <HAL_GPIO_Init+0x2c8>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d007      	beq.n	8002c0c <HAL_GPIO_Init+0x1e4>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4a3d      	ldr	r2, [pc, #244]	@ (8002cf4 <HAL_GPIO_Init+0x2cc>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d101      	bne.n	8002c08 <HAL_GPIO_Init+0x1e0>
 8002c04:	2303      	movs	r3, #3
 8002c06:	e006      	b.n	8002c16 <HAL_GPIO_Init+0x1ee>
 8002c08:	2304      	movs	r3, #4
 8002c0a:	e004      	b.n	8002c16 <HAL_GPIO_Init+0x1ee>
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	e002      	b.n	8002c16 <HAL_GPIO_Init+0x1ee>
 8002c10:	2301      	movs	r3, #1
 8002c12:	e000      	b.n	8002c16 <HAL_GPIO_Init+0x1ee>
 8002c14:	2300      	movs	r3, #0
 8002c16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c18:	f002 0203 	and.w	r2, r2, #3
 8002c1c:	0092      	lsls	r2, r2, #2
 8002c1e:	4093      	lsls	r3, r2
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c26:	492f      	ldr	r1, [pc, #188]	@ (8002ce4 <HAL_GPIO_Init+0x2bc>)
 8002c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2a:	089b      	lsrs	r3, r3, #2
 8002c2c:	3302      	adds	r3, #2
 8002c2e:	68fa      	ldr	r2, [r7, #12]
 8002c30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d006      	beq.n	8002c4e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c40:	4b2d      	ldr	r3, [pc, #180]	@ (8002cf8 <HAL_GPIO_Init+0x2d0>)
 8002c42:	689a      	ldr	r2, [r3, #8]
 8002c44:	492c      	ldr	r1, [pc, #176]	@ (8002cf8 <HAL_GPIO_Init+0x2d0>)
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	608b      	str	r3, [r1, #8]
 8002c4c:	e006      	b.n	8002c5c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c4e:	4b2a      	ldr	r3, [pc, #168]	@ (8002cf8 <HAL_GPIO_Init+0x2d0>)
 8002c50:	689a      	ldr	r2, [r3, #8]
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	43db      	mvns	r3, r3
 8002c56:	4928      	ldr	r1, [pc, #160]	@ (8002cf8 <HAL_GPIO_Init+0x2d0>)
 8002c58:	4013      	ands	r3, r2
 8002c5a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d006      	beq.n	8002c76 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c68:	4b23      	ldr	r3, [pc, #140]	@ (8002cf8 <HAL_GPIO_Init+0x2d0>)
 8002c6a:	68da      	ldr	r2, [r3, #12]
 8002c6c:	4922      	ldr	r1, [pc, #136]	@ (8002cf8 <HAL_GPIO_Init+0x2d0>)
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	60cb      	str	r3, [r1, #12]
 8002c74:	e006      	b.n	8002c84 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c76:	4b20      	ldr	r3, [pc, #128]	@ (8002cf8 <HAL_GPIO_Init+0x2d0>)
 8002c78:	68da      	ldr	r2, [r3, #12]
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	43db      	mvns	r3, r3
 8002c7e:	491e      	ldr	r1, [pc, #120]	@ (8002cf8 <HAL_GPIO_Init+0x2d0>)
 8002c80:	4013      	ands	r3, r2
 8002c82:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d006      	beq.n	8002c9e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c90:	4b19      	ldr	r3, [pc, #100]	@ (8002cf8 <HAL_GPIO_Init+0x2d0>)
 8002c92:	685a      	ldr	r2, [r3, #4]
 8002c94:	4918      	ldr	r1, [pc, #96]	@ (8002cf8 <HAL_GPIO_Init+0x2d0>)
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	604b      	str	r3, [r1, #4]
 8002c9c:	e006      	b.n	8002cac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c9e:	4b16      	ldr	r3, [pc, #88]	@ (8002cf8 <HAL_GPIO_Init+0x2d0>)
 8002ca0:	685a      	ldr	r2, [r3, #4]
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	43db      	mvns	r3, r3
 8002ca6:	4914      	ldr	r1, [pc, #80]	@ (8002cf8 <HAL_GPIO_Init+0x2d0>)
 8002ca8:	4013      	ands	r3, r2
 8002caa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d021      	beq.n	8002cfc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf8 <HAL_GPIO_Init+0x2d0>)
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	490e      	ldr	r1, [pc, #56]	@ (8002cf8 <HAL_GPIO_Init+0x2d0>)
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	600b      	str	r3, [r1, #0]
 8002cc4:	e021      	b.n	8002d0a <HAL_GPIO_Init+0x2e2>
 8002cc6:	bf00      	nop
 8002cc8:	10320000 	.word	0x10320000
 8002ccc:	10310000 	.word	0x10310000
 8002cd0:	10220000 	.word	0x10220000
 8002cd4:	10210000 	.word	0x10210000
 8002cd8:	10120000 	.word	0x10120000
 8002cdc:	10110000 	.word	0x10110000
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	40010000 	.word	0x40010000
 8002ce8:	40010800 	.word	0x40010800
 8002cec:	40010c00 	.word	0x40010c00
 8002cf0:	40011000 	.word	0x40011000
 8002cf4:	40011400 	.word	0x40011400
 8002cf8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002d2c <HAL_GPIO_Init+0x304>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	43db      	mvns	r3, r3
 8002d04:	4909      	ldr	r1, [pc, #36]	@ (8002d2c <HAL_GPIO_Init+0x304>)
 8002d06:	4013      	ands	r3, r2
 8002d08:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d16:	fa22 f303 	lsr.w	r3, r2, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	f47f ae8e 	bne.w	8002a3c <HAL_GPIO_Init+0x14>
  }
}
 8002d20:	bf00      	nop
 8002d22:	bf00      	nop
 8002d24:	372c      	adds	r7, #44	@ 0x2c
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bc80      	pop	{r7}
 8002d2a:	4770      	bx	lr
 8002d2c:	40010400 	.word	0x40010400

08002d30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	460b      	mov	r3, r1
 8002d3a:	807b      	strh	r3, [r7, #2]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d40:	787b      	ldrb	r3, [r7, #1]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d003      	beq.n	8002d4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d46:	887a      	ldrh	r2, [r7, #2]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d4c:	e003      	b.n	8002d56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d4e:	887b      	ldrh	r3, [r7, #2]
 8002d50:	041a      	lsls	r2, r3, #16
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	611a      	str	r2, [r3, #16]
}
 8002d56:	bf00      	nop
 8002d58:	370c      	adds	r7, #12
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bc80      	pop	{r7}
 8002d5e:	4770      	bx	lr

08002d60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d101      	bne.n	8002d72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e12b      	b.n	8002fca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d106      	bne.n	8002d8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f7ff fb20 	bl	80023cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2224      	movs	r2, #36	@ 0x24
 8002d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f022 0201 	bic.w	r2, r2, #1
 8002da2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002db2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002dc2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002dc4:	f002 f8b6 	bl	8004f34 <HAL_RCC_GetPCLK1Freq>
 8002dc8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	4a81      	ldr	r2, [pc, #516]	@ (8002fd4 <HAL_I2C_Init+0x274>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d807      	bhi.n	8002de4 <HAL_I2C_Init+0x84>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4a80      	ldr	r2, [pc, #512]	@ (8002fd8 <HAL_I2C_Init+0x278>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	bf94      	ite	ls
 8002ddc:	2301      	movls	r3, #1
 8002dde:	2300      	movhi	r3, #0
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	e006      	b.n	8002df2 <HAL_I2C_Init+0x92>
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	4a7d      	ldr	r2, [pc, #500]	@ (8002fdc <HAL_I2C_Init+0x27c>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	bf94      	ite	ls
 8002dec:	2301      	movls	r3, #1
 8002dee:	2300      	movhi	r3, #0
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e0e7      	b.n	8002fca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	4a78      	ldr	r2, [pc, #480]	@ (8002fe0 <HAL_I2C_Init+0x280>)
 8002dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8002e02:	0c9b      	lsrs	r3, r3, #18
 8002e04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	68ba      	ldr	r2, [r7, #8]
 8002e16:	430a      	orrs	r2, r1
 8002e18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	6a1b      	ldr	r3, [r3, #32]
 8002e20:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	4a6a      	ldr	r2, [pc, #424]	@ (8002fd4 <HAL_I2C_Init+0x274>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d802      	bhi.n	8002e34 <HAL_I2C_Init+0xd4>
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	3301      	adds	r3, #1
 8002e32:	e009      	b.n	8002e48 <HAL_I2C_Init+0xe8>
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e3a:	fb02 f303 	mul.w	r3, r2, r3
 8002e3e:	4a69      	ldr	r2, [pc, #420]	@ (8002fe4 <HAL_I2C_Init+0x284>)
 8002e40:	fba2 2303 	umull	r2, r3, r2, r3
 8002e44:	099b      	lsrs	r3, r3, #6
 8002e46:	3301      	adds	r3, #1
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	6812      	ldr	r2, [r2, #0]
 8002e4c:	430b      	orrs	r3, r1
 8002e4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	69db      	ldr	r3, [r3, #28]
 8002e56:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e5a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	495c      	ldr	r1, [pc, #368]	@ (8002fd4 <HAL_I2C_Init+0x274>)
 8002e64:	428b      	cmp	r3, r1
 8002e66:	d819      	bhi.n	8002e9c <HAL_I2C_Init+0x13c>
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	1e59      	subs	r1, r3, #1
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	005b      	lsls	r3, r3, #1
 8002e72:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e76:	1c59      	adds	r1, r3, #1
 8002e78:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e7c:	400b      	ands	r3, r1
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00a      	beq.n	8002e98 <HAL_I2C_Init+0x138>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	1e59      	subs	r1, r3, #1
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e90:	3301      	adds	r3, #1
 8002e92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e96:	e051      	b.n	8002f3c <HAL_I2C_Init+0x1dc>
 8002e98:	2304      	movs	r3, #4
 8002e9a:	e04f      	b.n	8002f3c <HAL_I2C_Init+0x1dc>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d111      	bne.n	8002ec8 <HAL_I2C_Init+0x168>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	1e58      	subs	r0, r3, #1
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6859      	ldr	r1, [r3, #4]
 8002eac:	460b      	mov	r3, r1
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	440b      	add	r3, r1
 8002eb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	bf0c      	ite	eq
 8002ec0:	2301      	moveq	r3, #1
 8002ec2:	2300      	movne	r3, #0
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	e012      	b.n	8002eee <HAL_I2C_Init+0x18e>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	1e58      	subs	r0, r3, #1
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6859      	ldr	r1, [r3, #4]
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	440b      	add	r3, r1
 8002ed6:	0099      	lsls	r1, r3, #2
 8002ed8:	440b      	add	r3, r1
 8002eda:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ede:	3301      	adds	r3, #1
 8002ee0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	bf0c      	ite	eq
 8002ee8:	2301      	moveq	r3, #1
 8002eea:	2300      	movne	r3, #0
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <HAL_I2C_Init+0x196>
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e022      	b.n	8002f3c <HAL_I2C_Init+0x1dc>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10e      	bne.n	8002f1c <HAL_I2C_Init+0x1bc>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	1e58      	subs	r0, r3, #1
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6859      	ldr	r1, [r3, #4]
 8002f06:	460b      	mov	r3, r1
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	440b      	add	r3, r1
 8002f0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f10:	3301      	adds	r3, #1
 8002f12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f1a:	e00f      	b.n	8002f3c <HAL_I2C_Init+0x1dc>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	1e58      	subs	r0, r3, #1
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6859      	ldr	r1, [r3, #4]
 8002f24:	460b      	mov	r3, r1
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	440b      	add	r3, r1
 8002f2a:	0099      	lsls	r1, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f32:	3301      	adds	r3, #1
 8002f34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f38:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f3c:	6879      	ldr	r1, [r7, #4]
 8002f3e:	6809      	ldr	r1, [r1, #0]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	69da      	ldr	r2, [r3, #28]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	431a      	orrs	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f6a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	6911      	ldr	r1, [r2, #16]
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	68d2      	ldr	r2, [r2, #12]
 8002f76:	4311      	orrs	r1, r2
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	6812      	ldr	r2, [r2, #0]
 8002f7c:	430b      	orrs	r3, r1
 8002f7e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	695a      	ldr	r2, [r3, #20]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	699b      	ldr	r3, [r3, #24]
 8002f92:	431a      	orrs	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f042 0201 	orr.w	r2, r2, #1
 8002faa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2220      	movs	r2, #32
 8002fb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3710      	adds	r7, #16
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	000186a0 	.word	0x000186a0
 8002fd8:	001e847f 	.word	0x001e847f
 8002fdc:	003d08ff 	.word	0x003d08ff
 8002fe0:	431bde83 	.word	0x431bde83
 8002fe4:	10624dd3 	.word	0x10624dd3

08002fe8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b088      	sub	sp, #32
 8002fec:	af02      	add	r7, sp, #8
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	607a      	str	r2, [r7, #4]
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	817b      	strh	r3, [r7, #10]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ffc:	f7ff fc02 	bl	8002804 <HAL_GetTick>
 8003000:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b20      	cmp	r3, #32
 800300c:	f040 80e0 	bne.w	80031d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	9300      	str	r3, [sp, #0]
 8003014:	2319      	movs	r3, #25
 8003016:	2201      	movs	r2, #1
 8003018:	4970      	ldr	r1, [pc, #448]	@ (80031dc <HAL_I2C_Master_Transmit+0x1f4>)
 800301a:	68f8      	ldr	r0, [r7, #12]
 800301c:	f001 f98a 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003026:	2302      	movs	r3, #2
 8003028:	e0d3      	b.n	80031d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003030:	2b01      	cmp	r3, #1
 8003032:	d101      	bne.n	8003038 <HAL_I2C_Master_Transmit+0x50>
 8003034:	2302      	movs	r3, #2
 8003036:	e0cc      	b.n	80031d2 <HAL_I2C_Master_Transmit+0x1ea>
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2201      	movs	r2, #1
 800303c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b01      	cmp	r3, #1
 800304c:	d007      	beq.n	800305e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f042 0201 	orr.w	r2, r2, #1
 800305c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800306c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2221      	movs	r2, #33	@ 0x21
 8003072:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2210      	movs	r2, #16
 800307a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2200      	movs	r2, #0
 8003082:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	893a      	ldrh	r2, [r7, #8]
 800308e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003094:	b29a      	uxth	r2, r3
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	4a50      	ldr	r2, [pc, #320]	@ (80031e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800309e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030a0:	8979      	ldrh	r1, [r7, #10]
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	6a3a      	ldr	r2, [r7, #32]
 80030a6:	68f8      	ldr	r0, [r7, #12]
 80030a8:	f000 fe76 	bl	8003d98 <I2C_MasterRequestWrite>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e08d      	b.n	80031d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030b6:	2300      	movs	r3, #0
 80030b8:	613b      	str	r3, [r7, #16]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	695b      	ldr	r3, [r3, #20]
 80030c0:	613b      	str	r3, [r7, #16]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	699b      	ldr	r3, [r3, #24]
 80030c8:	613b      	str	r3, [r7, #16]
 80030ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80030cc:	e066      	b.n	800319c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ce:	697a      	ldr	r2, [r7, #20]
 80030d0:	6a39      	ldr	r1, [r7, #32]
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f001 fa48 	bl	8004568 <I2C_WaitOnTXEFlagUntilTimeout>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00d      	beq.n	80030fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e2:	2b04      	cmp	r3, #4
 80030e4:	d107      	bne.n	80030f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e06b      	b.n	80031d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fe:	781a      	ldrb	r2, [r3, #0]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310a:	1c5a      	adds	r2, r3, #1
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003114:	b29b      	uxth	r3, r3
 8003116:	3b01      	subs	r3, #1
 8003118:	b29a      	uxth	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003122:	3b01      	subs	r3, #1
 8003124:	b29a      	uxth	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	695b      	ldr	r3, [r3, #20]
 8003130:	f003 0304 	and.w	r3, r3, #4
 8003134:	2b04      	cmp	r3, #4
 8003136:	d11b      	bne.n	8003170 <HAL_I2C_Master_Transmit+0x188>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800313c:	2b00      	cmp	r3, #0
 800313e:	d017      	beq.n	8003170 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003144:	781a      	ldrb	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003150:	1c5a      	adds	r2, r3, #1
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800315a:	b29b      	uxth	r3, r3
 800315c:	3b01      	subs	r3, #1
 800315e:	b29a      	uxth	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003168:	3b01      	subs	r3, #1
 800316a:	b29a      	uxth	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	6a39      	ldr	r1, [r7, #32]
 8003174:	68f8      	ldr	r0, [r7, #12]
 8003176:	f001 fa3f 	bl	80045f8 <I2C_WaitOnBTFFlagUntilTimeout>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d00d      	beq.n	800319c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003184:	2b04      	cmp	r3, #4
 8003186:	d107      	bne.n	8003198 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003196:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e01a      	b.n	80031d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d194      	bne.n	80030ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2220      	movs	r2, #32
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031cc:	2300      	movs	r3, #0
 80031ce:	e000      	b.n	80031d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80031d0:	2302      	movs	r3, #2
  }
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3718      	adds	r7, #24
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	00100002 	.word	0x00100002
 80031e0:	ffff0000 	.word	0xffff0000

080031e4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b08c      	sub	sp, #48	@ 0x30
 80031e8:	af02      	add	r7, sp, #8
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	607a      	str	r2, [r7, #4]
 80031ee:	461a      	mov	r2, r3
 80031f0:	460b      	mov	r3, r1
 80031f2:	817b      	strh	r3, [r7, #10]
 80031f4:	4613      	mov	r3, r2
 80031f6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80031f8:	2300      	movs	r3, #0
 80031fa:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031fc:	f7ff fb02 	bl	8002804 <HAL_GetTick>
 8003200:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b20      	cmp	r3, #32
 800320c:	f040 824b 	bne.w	80036a6 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	2319      	movs	r3, #25
 8003216:	2201      	movs	r2, #1
 8003218:	497f      	ldr	r1, [pc, #508]	@ (8003418 <HAL_I2C_Master_Receive+0x234>)
 800321a:	68f8      	ldr	r0, [r7, #12]
 800321c:	f001 f88a 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003226:	2302      	movs	r3, #2
 8003228:	e23e      	b.n	80036a8 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003230:	2b01      	cmp	r3, #1
 8003232:	d101      	bne.n	8003238 <HAL_I2C_Master_Receive+0x54>
 8003234:	2302      	movs	r3, #2
 8003236:	e237      	b.n	80036a8 <HAL_I2C_Master_Receive+0x4c4>
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	2b01      	cmp	r3, #1
 800324c:	d007      	beq.n	800325e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f042 0201 	orr.w	r2, r2, #1
 800325c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800326c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2222      	movs	r2, #34	@ 0x22
 8003272:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2210      	movs	r2, #16
 800327a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	893a      	ldrh	r2, [r7, #8]
 800328e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003294:	b29a      	uxth	r2, r3
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	4a5f      	ldr	r2, [pc, #380]	@ (800341c <HAL_I2C_Master_Receive+0x238>)
 800329e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032a0:	8979      	ldrh	r1, [r7, #10]
 80032a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f000 fdf8 	bl	8003e9c <I2C_MasterRequestRead>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e1f8      	b.n	80036a8 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d113      	bne.n	80032e6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032be:	2300      	movs	r3, #0
 80032c0:	61fb      	str	r3, [r7, #28]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	695b      	ldr	r3, [r3, #20]
 80032c8:	61fb      	str	r3, [r7, #28]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	61fb      	str	r3, [r7, #28]
 80032d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032e2:	601a      	str	r2, [r3, #0]
 80032e4:	e1cc      	b.n	8003680 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d11e      	bne.n	800332c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032fc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80032fe:	b672      	cpsid	i
}
 8003300:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003302:	2300      	movs	r3, #0
 8003304:	61bb      	str	r3, [r7, #24]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	695b      	ldr	r3, [r3, #20]
 800330c:	61bb      	str	r3, [r7, #24]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	61bb      	str	r3, [r7, #24]
 8003316:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003326:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003328:	b662      	cpsie	i
}
 800332a:	e035      	b.n	8003398 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003330:	2b02      	cmp	r3, #2
 8003332:	d11e      	bne.n	8003372 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003342:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003344:	b672      	cpsid	i
}
 8003346:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003348:	2300      	movs	r3, #0
 800334a:	617b      	str	r3, [r7, #20]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	617b      	str	r3, [r7, #20]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	617b      	str	r3, [r7, #20]
 800335c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800336c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800336e:	b662      	cpsie	i
}
 8003370:	e012      	b.n	8003398 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003380:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003382:	2300      	movs	r3, #0
 8003384:	613b      	str	r3, [r7, #16]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	613b      	str	r3, [r7, #16]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	699b      	ldr	r3, [r3, #24]
 8003394:	613b      	str	r3, [r7, #16]
 8003396:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003398:	e172      	b.n	8003680 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800339e:	2b03      	cmp	r3, #3
 80033a0:	f200 811f 	bhi.w	80035e2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d123      	bne.n	80033f4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033ae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80033b0:	68f8      	ldr	r0, [r7, #12]
 80033b2:	f001 f969 	bl	8004688 <I2C_WaitOnRXNEFlagUntilTimeout>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e173      	b.n	80036a8 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	691a      	ldr	r2, [r3, #16]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ca:	b2d2      	uxtb	r2, r2
 80033cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d2:	1c5a      	adds	r2, r3, #1
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033dc:	3b01      	subs	r3, #1
 80033de:	b29a      	uxth	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033f2:	e145      	b.n	8003680 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d152      	bne.n	80034a2 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fe:	9300      	str	r3, [sp, #0]
 8003400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003402:	2200      	movs	r2, #0
 8003404:	4906      	ldr	r1, [pc, #24]	@ (8003420 <HAL_I2C_Master_Receive+0x23c>)
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	f000 ff94 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d008      	beq.n	8003424 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e148      	b.n	80036a8 <HAL_I2C_Master_Receive+0x4c4>
 8003416:	bf00      	nop
 8003418:	00100002 	.word	0x00100002
 800341c:	ffff0000 	.word	0xffff0000
 8003420:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003424:	b672      	cpsid	i
}
 8003426:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003436:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	691a      	ldr	r2, [r3, #16]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003442:	b2d2      	uxtb	r2, r2
 8003444:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344a:	1c5a      	adds	r2, r3, #1
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003454:	3b01      	subs	r3, #1
 8003456:	b29a      	uxth	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003460:	b29b      	uxth	r3, r3
 8003462:	3b01      	subs	r3, #1
 8003464:	b29a      	uxth	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800346a:	b662      	cpsie	i
}
 800346c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	691a      	ldr	r2, [r3, #16]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003478:	b2d2      	uxtb	r2, r2
 800347a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003480:	1c5a      	adds	r2, r3, #1
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348a:	3b01      	subs	r3, #1
 800348c:	b29a      	uxth	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003496:	b29b      	uxth	r3, r3
 8003498:	3b01      	subs	r3, #1
 800349a:	b29a      	uxth	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80034a0:	e0ee      	b.n	8003680 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a8:	2200      	movs	r2, #0
 80034aa:	4981      	ldr	r1, [pc, #516]	@ (80036b0 <HAL_I2C_Master_Receive+0x4cc>)
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f000 ff41 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e0f5      	b.n	80036a8 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034ca:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80034cc:	b672      	cpsid	i
}
 80034ce:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	691a      	ldr	r2, [r3, #16]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e2:	1c5a      	adds	r2, r3, #1
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ec:	3b01      	subs	r3, #1
 80034ee:	b29a      	uxth	r2, r3
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	3b01      	subs	r3, #1
 80034fc:	b29a      	uxth	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003502:	4b6c      	ldr	r3, [pc, #432]	@ (80036b4 <HAL_I2C_Master_Receive+0x4d0>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	08db      	lsrs	r3, r3, #3
 8003508:	4a6b      	ldr	r2, [pc, #428]	@ (80036b8 <HAL_I2C_Master_Receive+0x4d4>)
 800350a:	fba2 2303 	umull	r2, r3, r2, r3
 800350e:	0a1a      	lsrs	r2, r3, #8
 8003510:	4613      	mov	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	4413      	add	r3, r2
 8003516:	00da      	lsls	r2, r3, #3
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800351c:	6a3b      	ldr	r3, [r7, #32]
 800351e:	3b01      	subs	r3, #1
 8003520:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003522:	6a3b      	ldr	r3, [r7, #32]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d118      	bne.n	800355a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2200      	movs	r2, #0
 800352c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2220      	movs	r2, #32
 8003532:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003542:	f043 0220 	orr.w	r2, r3, #32
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800354a:	b662      	cpsie	i
}
 800354c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e0a6      	b.n	80036a8 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	695b      	ldr	r3, [r3, #20]
 8003560:	f003 0304 	and.w	r3, r3, #4
 8003564:	2b04      	cmp	r3, #4
 8003566:	d1d9      	bne.n	800351c <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003576:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	691a      	ldr	r2, [r3, #16]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003582:	b2d2      	uxtb	r2, r2
 8003584:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358a:	1c5a      	adds	r2, r3, #1
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003594:	3b01      	subs	r3, #1
 8003596:	b29a      	uxth	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	3b01      	subs	r3, #1
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80035aa:	b662      	cpsie	i
}
 80035ac:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	691a      	ldr	r2, [r3, #16]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b8:	b2d2      	uxtb	r2, r2
 80035ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c0:	1c5a      	adds	r2, r3, #1
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ca:	3b01      	subs	r3, #1
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	3b01      	subs	r3, #1
 80035da:	b29a      	uxth	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80035e0:	e04e      	b.n	8003680 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80035e6:	68f8      	ldr	r0, [r7, #12]
 80035e8:	f001 f84e 	bl	8004688 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e058      	b.n	80036a8 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	691a      	ldr	r2, [r3, #16]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003600:	b2d2      	uxtb	r2, r2
 8003602:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003608:	1c5a      	adds	r2, r3, #1
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003612:	3b01      	subs	r3, #1
 8003614:	b29a      	uxth	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800361e:	b29b      	uxth	r3, r3
 8003620:	3b01      	subs	r3, #1
 8003622:	b29a      	uxth	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	695b      	ldr	r3, [r3, #20]
 800362e:	f003 0304 	and.w	r3, r3, #4
 8003632:	2b04      	cmp	r3, #4
 8003634:	d124      	bne.n	8003680 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800363a:	2b03      	cmp	r3, #3
 800363c:	d107      	bne.n	800364e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800364c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	691a      	ldr	r2, [r3, #16]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003658:	b2d2      	uxtb	r2, r2
 800365a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003660:	1c5a      	adds	r2, r3, #1
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800366a:	3b01      	subs	r3, #1
 800366c:	b29a      	uxth	r2, r3
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003676:	b29b      	uxth	r3, r3
 8003678:	3b01      	subs	r3, #1
 800367a:	b29a      	uxth	r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003684:	2b00      	cmp	r3, #0
 8003686:	f47f ae88 	bne.w	800339a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2220      	movs	r2, #32
 800368e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2200      	movs	r2, #0
 8003696:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2200      	movs	r2, #0
 800369e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036a2:	2300      	movs	r3, #0
 80036a4:	e000      	b.n	80036a8 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 80036a6:	2302      	movs	r3, #2
  }
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3728      	adds	r7, #40	@ 0x28
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	00010004 	.word	0x00010004
 80036b4:	20000004 	.word	0x20000004
 80036b8:	14f8b589 	.word	0x14f8b589

080036bc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b088      	sub	sp, #32
 80036c0:	af02      	add	r7, sp, #8
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	4608      	mov	r0, r1
 80036c6:	4611      	mov	r1, r2
 80036c8:	461a      	mov	r2, r3
 80036ca:	4603      	mov	r3, r0
 80036cc:	817b      	strh	r3, [r7, #10]
 80036ce:	460b      	mov	r3, r1
 80036d0:	813b      	strh	r3, [r7, #8]
 80036d2:	4613      	mov	r3, r2
 80036d4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80036d6:	f7ff f895 	bl	8002804 <HAL_GetTick>
 80036da:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2b20      	cmp	r3, #32
 80036e6:	f040 80d9 	bne.w	800389c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	2319      	movs	r3, #25
 80036f0:	2201      	movs	r2, #1
 80036f2:	496d      	ldr	r1, [pc, #436]	@ (80038a8 <HAL_I2C_Mem_Write+0x1ec>)
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 fe1d 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d001      	beq.n	8003704 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003700:	2302      	movs	r3, #2
 8003702:	e0cc      	b.n	800389e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800370a:	2b01      	cmp	r3, #1
 800370c:	d101      	bne.n	8003712 <HAL_I2C_Mem_Write+0x56>
 800370e:	2302      	movs	r3, #2
 8003710:	e0c5      	b.n	800389e <HAL_I2C_Mem_Write+0x1e2>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2201      	movs	r2, #1
 8003716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0301 	and.w	r3, r3, #1
 8003724:	2b01      	cmp	r3, #1
 8003726:	d007      	beq.n	8003738 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f042 0201 	orr.w	r2, r2, #1
 8003736:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003746:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2221      	movs	r2, #33	@ 0x21
 800374c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2240      	movs	r2, #64	@ 0x40
 8003754:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2200      	movs	r2, #0
 800375c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6a3a      	ldr	r2, [r7, #32]
 8003762:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003768:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800376e:	b29a      	uxth	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	4a4d      	ldr	r2, [pc, #308]	@ (80038ac <HAL_I2C_Mem_Write+0x1f0>)
 8003778:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800377a:	88f8      	ldrh	r0, [r7, #6]
 800377c:	893a      	ldrh	r2, [r7, #8]
 800377e:	8979      	ldrh	r1, [r7, #10]
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	9301      	str	r3, [sp, #4]
 8003784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003786:	9300      	str	r3, [sp, #0]
 8003788:	4603      	mov	r3, r0
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	f000 fc54 	bl	8004038 <I2C_RequestMemoryWrite>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d052      	beq.n	800383c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e081      	b.n	800389e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800379e:	68f8      	ldr	r0, [r7, #12]
 80037a0:	f000 fee2 	bl	8004568 <I2C_WaitOnTXEFlagUntilTimeout>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d00d      	beq.n	80037c6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ae:	2b04      	cmp	r3, #4
 80037b0:	d107      	bne.n	80037c2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e06b      	b.n	800389e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ca:	781a      	ldrb	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d6:	1c5a      	adds	r2, r3, #1
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037e0:	3b01      	subs	r3, #1
 80037e2:	b29a      	uxth	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	3b01      	subs	r3, #1
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	f003 0304 	and.w	r3, r3, #4
 8003800:	2b04      	cmp	r3, #4
 8003802:	d11b      	bne.n	800383c <HAL_I2C_Mem_Write+0x180>
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003808:	2b00      	cmp	r3, #0
 800380a:	d017      	beq.n	800383c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003810:	781a      	ldrb	r2, [r3, #0]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381c:	1c5a      	adds	r2, r3, #1
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003826:	3b01      	subs	r3, #1
 8003828:	b29a      	uxth	r2, r3
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003832:	b29b      	uxth	r3, r3
 8003834:	3b01      	subs	r3, #1
 8003836:	b29a      	uxth	r2, r3
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003840:	2b00      	cmp	r3, #0
 8003842:	d1aa      	bne.n	800379a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003844:	697a      	ldr	r2, [r7, #20]
 8003846:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003848:	68f8      	ldr	r0, [r7, #12]
 800384a:	f000 fed5 	bl	80045f8 <I2C_WaitOnBTFFlagUntilTimeout>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d00d      	beq.n	8003870 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003858:	2b04      	cmp	r3, #4
 800385a:	d107      	bne.n	800386c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800386a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e016      	b.n	800389e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800387e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2220      	movs	r2, #32
 8003884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003898:	2300      	movs	r3, #0
 800389a:	e000      	b.n	800389e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800389c:	2302      	movs	r3, #2
  }
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3718      	adds	r7, #24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	00100002 	.word	0x00100002
 80038ac:	ffff0000 	.word	0xffff0000

080038b0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b08c      	sub	sp, #48	@ 0x30
 80038b4:	af02      	add	r7, sp, #8
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	4608      	mov	r0, r1
 80038ba:	4611      	mov	r1, r2
 80038bc:	461a      	mov	r2, r3
 80038be:	4603      	mov	r3, r0
 80038c0:	817b      	strh	r3, [r7, #10]
 80038c2:	460b      	mov	r3, r1
 80038c4:	813b      	strh	r3, [r7, #8]
 80038c6:	4613      	mov	r3, r2
 80038c8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80038ca:	2300      	movs	r3, #0
 80038cc:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80038ce:	f7fe ff99 	bl	8002804 <HAL_GetTick>
 80038d2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	2b20      	cmp	r3, #32
 80038de:	f040 8250 	bne.w	8003d82 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e4:	9300      	str	r3, [sp, #0]
 80038e6:	2319      	movs	r3, #25
 80038e8:	2201      	movs	r2, #1
 80038ea:	4982      	ldr	r1, [pc, #520]	@ (8003af4 <HAL_I2C_Mem_Read+0x244>)
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 fd21 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d001      	beq.n	80038fc <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80038f8:	2302      	movs	r3, #2
 80038fa:	e243      	b.n	8003d84 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003902:	2b01      	cmp	r3, #1
 8003904:	d101      	bne.n	800390a <HAL_I2C_Mem_Read+0x5a>
 8003906:	2302      	movs	r3, #2
 8003908:	e23c      	b.n	8003d84 <HAL_I2C_Mem_Read+0x4d4>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	2b01      	cmp	r3, #1
 800391e:	d007      	beq.n	8003930 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f042 0201 	orr.w	r2, r2, #1
 800392e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800393e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2222      	movs	r2, #34	@ 0x22
 8003944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2240      	movs	r2, #64	@ 0x40
 800394c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800395a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003960:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003966:	b29a      	uxth	r2, r3
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	4a62      	ldr	r2, [pc, #392]	@ (8003af8 <HAL_I2C_Mem_Read+0x248>)
 8003970:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003972:	88f8      	ldrh	r0, [r7, #6]
 8003974:	893a      	ldrh	r2, [r7, #8]
 8003976:	8979      	ldrh	r1, [r7, #10]
 8003978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800397a:	9301      	str	r3, [sp, #4]
 800397c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800397e:	9300      	str	r3, [sp, #0]
 8003980:	4603      	mov	r3, r0
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f000 fbee 	bl	8004164 <I2C_RequestMemoryRead>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d001      	beq.n	8003992 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e1f8      	b.n	8003d84 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003996:	2b00      	cmp	r3, #0
 8003998:	d113      	bne.n	80039c2 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800399a:	2300      	movs	r3, #0
 800399c:	61fb      	str	r3, [r7, #28]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	695b      	ldr	r3, [r3, #20]
 80039a4:	61fb      	str	r3, [r7, #28]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	61fb      	str	r3, [r7, #28]
 80039ae:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039be:	601a      	str	r2, [r3, #0]
 80039c0:	e1cc      	b.n	8003d5c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d11e      	bne.n	8003a08 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039d8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80039da:	b672      	cpsid	i
}
 80039dc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039de:	2300      	movs	r3, #0
 80039e0:	61bb      	str	r3, [r7, #24]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	695b      	ldr	r3, [r3, #20]
 80039e8:	61bb      	str	r3, [r7, #24]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	699b      	ldr	r3, [r3, #24]
 80039f0:	61bb      	str	r3, [r7, #24]
 80039f2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a02:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003a04:	b662      	cpsie	i
}
 8003a06:	e035      	b.n	8003a74 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d11e      	bne.n	8003a4e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a1e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a20:	b672      	cpsid	i
}
 8003a22:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	617b      	str	r3, [r7, #20]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	617b      	str	r3, [r7, #20]
 8003a38:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a48:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003a4a:	b662      	cpsie	i
}
 8003a4c:	e012      	b.n	8003a74 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a5c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a5e:	2300      	movs	r3, #0
 8003a60:	613b      	str	r3, [r7, #16]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	695b      	ldr	r3, [r3, #20]
 8003a68:	613b      	str	r3, [r7, #16]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	699b      	ldr	r3, [r3, #24]
 8003a70:	613b      	str	r3, [r7, #16]
 8003a72:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003a74:	e172      	b.n	8003d5c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a7a:	2b03      	cmp	r3, #3
 8003a7c:	f200 811f 	bhi.w	8003cbe <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d123      	bne.n	8003ad0 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a8a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003a8c:	68f8      	ldr	r0, [r7, #12]
 8003a8e:	f000 fdfb 	bl	8004688 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d001      	beq.n	8003a9c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e173      	b.n	8003d84 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	691a      	ldr	r2, [r3, #16]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa6:	b2d2      	uxtb	r2, r2
 8003aa8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aae:	1c5a      	adds	r2, r3, #1
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ab8:	3b01      	subs	r3, #1
 8003aba:	b29a      	uxth	r2, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac4:	b29b      	uxth	r3, r3
 8003ac6:	3b01      	subs	r3, #1
 8003ac8:	b29a      	uxth	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ace:	e145      	b.n	8003d5c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d152      	bne.n	8003b7e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ada:	9300      	str	r3, [sp, #0]
 8003adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ade:	2200      	movs	r2, #0
 8003ae0:	4906      	ldr	r1, [pc, #24]	@ (8003afc <HAL_I2C_Mem_Read+0x24c>)
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f000 fc26 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d008      	beq.n	8003b00 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e148      	b.n	8003d84 <HAL_I2C_Mem_Read+0x4d4>
 8003af2:	bf00      	nop
 8003af4:	00100002 	.word	0x00100002
 8003af8:	ffff0000 	.word	0xffff0000
 8003afc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003b00:	b672      	cpsid	i
}
 8003b02:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	691a      	ldr	r2, [r3, #16]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b1e:	b2d2      	uxtb	r2, r2
 8003b20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b26:	1c5a      	adds	r2, r3, #1
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b30:	3b01      	subs	r3, #1
 8003b32:	b29a      	uxth	r2, r3
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	b29a      	uxth	r2, r3
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003b46:	b662      	cpsie	i
}
 8003b48:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	691a      	ldr	r2, [r3, #16]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b54:	b2d2      	uxtb	r2, r2
 8003b56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5c:	1c5a      	adds	r2, r3, #1
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b66:	3b01      	subs	r3, #1
 8003b68:	b29a      	uxth	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	3b01      	subs	r3, #1
 8003b76:	b29a      	uxth	r2, r3
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b7c:	e0ee      	b.n	8003d5c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b80:	9300      	str	r3, [sp, #0]
 8003b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b84:	2200      	movs	r2, #0
 8003b86:	4981      	ldr	r1, [pc, #516]	@ (8003d8c <HAL_I2C_Mem_Read+0x4dc>)
 8003b88:	68f8      	ldr	r0, [r7, #12]
 8003b8a:	f000 fbd3 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d001      	beq.n	8003b98 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e0f5      	b.n	8003d84 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ba6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003ba8:	b672      	cpsid	i
}
 8003baa:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	691a      	ldr	r2, [r3, #16]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb6:	b2d2      	uxtb	r2, r2
 8003bb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bbe:	1c5a      	adds	r2, r3, #1
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc8:	3b01      	subs	r3, #1
 8003bca:	b29a      	uxth	r2, r3
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	b29a      	uxth	r2, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003bde:	4b6c      	ldr	r3, [pc, #432]	@ (8003d90 <HAL_I2C_Mem_Read+0x4e0>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	08db      	lsrs	r3, r3, #3
 8003be4:	4a6b      	ldr	r2, [pc, #428]	@ (8003d94 <HAL_I2C_Mem_Read+0x4e4>)
 8003be6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bea:	0a1a      	lsrs	r2, r3, #8
 8003bec:	4613      	mov	r3, r2
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	4413      	add	r3, r2
 8003bf2:	00da      	lsls	r2, r3, #3
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003bf8:	6a3b      	ldr	r3, [r7, #32]
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003bfe:	6a3b      	ldr	r3, [r7, #32]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d118      	bne.n	8003c36 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2200      	movs	r2, #0
 8003c08:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2220      	movs	r2, #32
 8003c0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1e:	f043 0220 	orr.w	r2, r3, #32
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003c26:	b662      	cpsie	i
}
 8003c28:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e0a6      	b.n	8003d84 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	695b      	ldr	r3, [r3, #20]
 8003c3c:	f003 0304 	and.w	r3, r3, #4
 8003c40:	2b04      	cmp	r3, #4
 8003c42:	d1d9      	bne.n	8003bf8 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	691a      	ldr	r2, [r3, #16]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5e:	b2d2      	uxtb	r2, r2
 8003c60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c66:	1c5a      	adds	r2, r3, #1
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c70:	3b01      	subs	r3, #1
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003c86:	b662      	cpsie	i
}
 8003c88:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	691a      	ldr	r2, [r3, #16]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c94:	b2d2      	uxtb	r2, r2
 8003c96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9c:	1c5a      	adds	r2, r3, #1
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003cbc:	e04e      	b.n	8003d5c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cc0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 fce0 	bl	8004688 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e058      	b.n	8003d84 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	691a      	ldr	r2, [r3, #16]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cdc:	b2d2      	uxtb	r2, r2
 8003cde:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce4:	1c5a      	adds	r2, r3, #1
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	b29a      	uxth	r2, r3
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	3b01      	subs	r3, #1
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	695b      	ldr	r3, [r3, #20]
 8003d0a:	f003 0304 	and.w	r3, r3, #4
 8003d0e:	2b04      	cmp	r3, #4
 8003d10:	d124      	bne.n	8003d5c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d16:	2b03      	cmp	r3, #3
 8003d18:	d107      	bne.n	8003d2a <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d28:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	691a      	ldr	r2, [r3, #16]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d34:	b2d2      	uxtb	r2, r2
 8003d36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d3c:	1c5a      	adds	r2, r3, #1
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d46:	3b01      	subs	r3, #1
 8003d48:	b29a      	uxth	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	3b01      	subs	r3, #1
 8003d56:	b29a      	uxth	r2, r3
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	f47f ae88 	bne.w	8003a76 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2220      	movs	r2, #32
 8003d6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	e000      	b.n	8003d84 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8003d82:	2302      	movs	r3, #2
  }
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3728      	adds	r7, #40	@ 0x28
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	00010004 	.word	0x00010004
 8003d90:	20000004 	.word	0x20000004
 8003d94:	14f8b589 	.word	0x14f8b589

08003d98 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b088      	sub	sp, #32
 8003d9c:	af02      	add	r7, sp, #8
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	607a      	str	r2, [r7, #4]
 8003da2:	603b      	str	r3, [r7, #0]
 8003da4:	460b      	mov	r3, r1
 8003da6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dac:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	2b08      	cmp	r3, #8
 8003db2:	d006      	beq.n	8003dc2 <I2C_MasterRequestWrite+0x2a>
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d003      	beq.n	8003dc2 <I2C_MasterRequestWrite+0x2a>
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003dc0:	d108      	bne.n	8003dd4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003dd0:	601a      	str	r2, [r3, #0]
 8003dd2:	e00b      	b.n	8003dec <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dd8:	2b12      	cmp	r3, #18
 8003dda:	d107      	bne.n	8003dec <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003dea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	9300      	str	r3, [sp, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003df8:	68f8      	ldr	r0, [r7, #12]
 8003dfa:	f000 fa9b 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00d      	beq.n	8003e20 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e12:	d103      	bne.n	8003e1c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e1a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e035      	b.n	8003e8c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	691b      	ldr	r3, [r3, #16]
 8003e24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e28:	d108      	bne.n	8003e3c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e2a:	897b      	ldrh	r3, [r7, #10]
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	461a      	mov	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003e38:	611a      	str	r2, [r3, #16]
 8003e3a:	e01b      	b.n	8003e74 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003e3c:	897b      	ldrh	r3, [r7, #10]
 8003e3e:	11db      	asrs	r3, r3, #7
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	f003 0306 	and.w	r3, r3, #6
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	f063 030f 	orn	r3, r3, #15
 8003e4c:	b2da      	uxtb	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	490e      	ldr	r1, [pc, #56]	@ (8003e94 <I2C_MasterRequestWrite+0xfc>)
 8003e5a:	68f8      	ldr	r0, [r7, #12]
 8003e5c:	f000 fae4 	bl	8004428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e60:	4603      	mov	r3, r0
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d001      	beq.n	8003e6a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e010      	b.n	8003e8c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003e6a:	897b      	ldrh	r3, [r7, #10]
 8003e6c:	b2da      	uxtb	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	4907      	ldr	r1, [pc, #28]	@ (8003e98 <I2C_MasterRequestWrite+0x100>)
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	f000 fad4 	bl	8004428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e80:	4603      	mov	r3, r0
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d001      	beq.n	8003e8a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e000      	b.n	8003e8c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3718      	adds	r7, #24
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	00010008 	.word	0x00010008
 8003e98:	00010002 	.word	0x00010002

08003e9c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b088      	sub	sp, #32
 8003ea0:	af02      	add	r7, sp, #8
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	607a      	str	r2, [r7, #4]
 8003ea6:	603b      	str	r3, [r7, #0]
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ec0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	2b08      	cmp	r3, #8
 8003ec6:	d006      	beq.n	8003ed6 <I2C_MasterRequestRead+0x3a>
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d003      	beq.n	8003ed6 <I2C_MasterRequestRead+0x3a>
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ed4:	d108      	bne.n	8003ee8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ee4:	601a      	str	r2, [r3, #0]
 8003ee6:	e00b      	b.n	8003f00 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eec:	2b11      	cmp	r3, #17
 8003eee:	d107      	bne.n	8003f00 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003efe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	9300      	str	r3, [sp, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f0c:	68f8      	ldr	r0, [r7, #12]
 8003f0e:	f000 fa11 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00d      	beq.n	8003f34 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f26:	d103      	bne.n	8003f30 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f2e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f30:	2303      	movs	r3, #3
 8003f32:	e079      	b.n	8004028 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	691b      	ldr	r3, [r3, #16]
 8003f38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f3c:	d108      	bne.n	8003f50 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003f3e:	897b      	ldrh	r3, [r7, #10]
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	f043 0301 	orr.w	r3, r3, #1
 8003f46:	b2da      	uxtb	r2, r3
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	611a      	str	r2, [r3, #16]
 8003f4e:	e05f      	b.n	8004010 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f50:	897b      	ldrh	r3, [r7, #10]
 8003f52:	11db      	asrs	r3, r3, #7
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	f003 0306 	and.w	r3, r3, #6
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	f063 030f 	orn	r3, r3, #15
 8003f60:	b2da      	uxtb	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	4930      	ldr	r1, [pc, #192]	@ (8004030 <I2C_MasterRequestRead+0x194>)
 8003f6e:	68f8      	ldr	r0, [r7, #12]
 8003f70:	f000 fa5a 	bl	8004428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e054      	b.n	8004028 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f7e:	897b      	ldrh	r3, [r7, #10]
 8003f80:	b2da      	uxtb	r2, r3
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	4929      	ldr	r1, [pc, #164]	@ (8004034 <I2C_MasterRequestRead+0x198>)
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f000 fa4a 	bl	8004428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d001      	beq.n	8003f9e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e044      	b.n	8004028 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	613b      	str	r3, [r7, #16]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	695b      	ldr	r3, [r3, #20]
 8003fa8:	613b      	str	r3, [r7, #16]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	699b      	ldr	r3, [r3, #24]
 8003fb0:	613b      	str	r3, [r7, #16]
 8003fb2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fc2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	9300      	str	r3, [sp, #0]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	f000 f9af 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d00d      	beq.n	8003ff8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fe6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fea:	d103      	bne.n	8003ff4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ff2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e017      	b.n	8004028 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003ff8:	897b      	ldrh	r3, [r7, #10]
 8003ffa:	11db      	asrs	r3, r3, #7
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	f003 0306 	and.w	r3, r3, #6
 8004002:	b2db      	uxtb	r3, r3
 8004004:	f063 030e 	orn	r3, r3, #14
 8004008:	b2da      	uxtb	r2, r3
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	4907      	ldr	r1, [pc, #28]	@ (8004034 <I2C_MasterRequestRead+0x198>)
 8004016:	68f8      	ldr	r0, [r7, #12]
 8004018:	f000 fa06 	bl	8004428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d001      	beq.n	8004026 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e000      	b.n	8004028 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	3718      	adds	r7, #24
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	00010008 	.word	0x00010008
 8004034:	00010002 	.word	0x00010002

08004038 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b088      	sub	sp, #32
 800403c:	af02      	add	r7, sp, #8
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	4608      	mov	r0, r1
 8004042:	4611      	mov	r1, r2
 8004044:	461a      	mov	r2, r3
 8004046:	4603      	mov	r3, r0
 8004048:	817b      	strh	r3, [r7, #10]
 800404a:	460b      	mov	r3, r1
 800404c:	813b      	strh	r3, [r7, #8]
 800404e:	4613      	mov	r3, r2
 8004050:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004060:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004064:	9300      	str	r3, [sp, #0]
 8004066:	6a3b      	ldr	r3, [r7, #32]
 8004068:	2200      	movs	r2, #0
 800406a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f000 f960 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00d      	beq.n	8004096 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004084:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004088:	d103      	bne.n	8004092 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004090:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e05f      	b.n	8004156 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004096:	897b      	ldrh	r3, [r7, #10]
 8004098:	b2db      	uxtb	r3, r3
 800409a:	461a      	mov	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80040a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a8:	6a3a      	ldr	r2, [r7, #32]
 80040aa:	492d      	ldr	r1, [pc, #180]	@ (8004160 <I2C_RequestMemoryWrite+0x128>)
 80040ac:	68f8      	ldr	r0, [r7, #12]
 80040ae:	f000 f9bb 	bl	8004428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d001      	beq.n	80040bc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e04c      	b.n	8004156 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040bc:	2300      	movs	r3, #0
 80040be:	617b      	str	r3, [r7, #20]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	617b      	str	r3, [r7, #20]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	617b      	str	r3, [r7, #20]
 80040d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040d4:	6a39      	ldr	r1, [r7, #32]
 80040d6:	68f8      	ldr	r0, [r7, #12]
 80040d8:	f000 fa46 	bl	8004568 <I2C_WaitOnTXEFlagUntilTimeout>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00d      	beq.n	80040fe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e6:	2b04      	cmp	r3, #4
 80040e8:	d107      	bne.n	80040fa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e02b      	b.n	8004156 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040fe:	88fb      	ldrh	r3, [r7, #6]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d105      	bne.n	8004110 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004104:	893b      	ldrh	r3, [r7, #8]
 8004106:	b2da      	uxtb	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	611a      	str	r2, [r3, #16]
 800410e:	e021      	b.n	8004154 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004110:	893b      	ldrh	r3, [r7, #8]
 8004112:	0a1b      	lsrs	r3, r3, #8
 8004114:	b29b      	uxth	r3, r3
 8004116:	b2da      	uxtb	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800411e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004120:	6a39      	ldr	r1, [r7, #32]
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f000 fa20 	bl	8004568 <I2C_WaitOnTXEFlagUntilTimeout>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00d      	beq.n	800414a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004132:	2b04      	cmp	r3, #4
 8004134:	d107      	bne.n	8004146 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004144:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e005      	b.n	8004156 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800414a:	893b      	ldrh	r3, [r7, #8]
 800414c:	b2da      	uxtb	r2, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3718      	adds	r7, #24
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	00010002 	.word	0x00010002

08004164 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b088      	sub	sp, #32
 8004168:	af02      	add	r7, sp, #8
 800416a:	60f8      	str	r0, [r7, #12]
 800416c:	4608      	mov	r0, r1
 800416e:	4611      	mov	r1, r2
 8004170:	461a      	mov	r2, r3
 8004172:	4603      	mov	r3, r0
 8004174:	817b      	strh	r3, [r7, #10]
 8004176:	460b      	mov	r3, r1
 8004178:	813b      	strh	r3, [r7, #8]
 800417a:	4613      	mov	r3, r2
 800417c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800418c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800419c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800419e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a0:	9300      	str	r3, [sp, #0]
 80041a2:	6a3b      	ldr	r3, [r7, #32]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	f000 f8c2 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00d      	beq.n	80041d2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041c4:	d103      	bne.n	80041ce <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041cc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e0aa      	b.n	8004328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041d2:	897b      	ldrh	r3, [r7, #10]
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	461a      	mov	r2, r3
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80041e0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e4:	6a3a      	ldr	r2, [r7, #32]
 80041e6:	4952      	ldr	r1, [pc, #328]	@ (8004330 <I2C_RequestMemoryRead+0x1cc>)
 80041e8:	68f8      	ldr	r0, [r7, #12]
 80041ea:	f000 f91d 	bl	8004428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e097      	b.n	8004328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041f8:	2300      	movs	r3, #0
 80041fa:	617b      	str	r3, [r7, #20]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	617b      	str	r3, [r7, #20]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	617b      	str	r3, [r7, #20]
 800420c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800420e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004210:	6a39      	ldr	r1, [r7, #32]
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 f9a8 	bl	8004568 <I2C_WaitOnTXEFlagUntilTimeout>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00d      	beq.n	800423a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004222:	2b04      	cmp	r3, #4
 8004224:	d107      	bne.n	8004236 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004234:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e076      	b.n	8004328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800423a:	88fb      	ldrh	r3, [r7, #6]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d105      	bne.n	800424c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004240:	893b      	ldrh	r3, [r7, #8]
 8004242:	b2da      	uxtb	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	611a      	str	r2, [r3, #16]
 800424a:	e021      	b.n	8004290 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800424c:	893b      	ldrh	r3, [r7, #8]
 800424e:	0a1b      	lsrs	r3, r3, #8
 8004250:	b29b      	uxth	r3, r3
 8004252:	b2da      	uxtb	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800425a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800425c:	6a39      	ldr	r1, [r7, #32]
 800425e:	68f8      	ldr	r0, [r7, #12]
 8004260:	f000 f982 	bl	8004568 <I2C_WaitOnTXEFlagUntilTimeout>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00d      	beq.n	8004286 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426e:	2b04      	cmp	r3, #4
 8004270:	d107      	bne.n	8004282 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004280:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e050      	b.n	8004328 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004286:	893b      	ldrh	r3, [r7, #8]
 8004288:	b2da      	uxtb	r2, r3
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004290:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004292:	6a39      	ldr	r1, [r7, #32]
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f000 f967 	bl	8004568 <I2C_WaitOnTXEFlagUntilTimeout>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d00d      	beq.n	80042bc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a4:	2b04      	cmp	r3, #4
 80042a6:	d107      	bne.n	80042b8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042b6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e035      	b.n	8004328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042ca:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ce:	9300      	str	r3, [sp, #0]
 80042d0:	6a3b      	ldr	r3, [r7, #32]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 f82b 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00d      	beq.n	8004300 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042f2:	d103      	bne.n	80042fc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80042fc:	2303      	movs	r3, #3
 80042fe:	e013      	b.n	8004328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004300:	897b      	ldrh	r3, [r7, #10]
 8004302:	b2db      	uxtb	r3, r3
 8004304:	f043 0301 	orr.w	r3, r3, #1
 8004308:	b2da      	uxtb	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004312:	6a3a      	ldr	r2, [r7, #32]
 8004314:	4906      	ldr	r1, [pc, #24]	@ (8004330 <I2C_RequestMemoryRead+0x1cc>)
 8004316:	68f8      	ldr	r0, [r7, #12]
 8004318:	f000 f886 	bl	8004428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e000      	b.n	8004328 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3718      	adds	r7, #24
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}
 8004330:	00010002 	.word	0x00010002

08004334 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	603b      	str	r3, [r7, #0]
 8004340:	4613      	mov	r3, r2
 8004342:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004344:	e048      	b.n	80043d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800434c:	d044      	beq.n	80043d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800434e:	f7fe fa59 	bl	8002804 <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	429a      	cmp	r2, r3
 800435c:	d302      	bcc.n	8004364 <I2C_WaitOnFlagUntilTimeout+0x30>
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d139      	bne.n	80043d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	0c1b      	lsrs	r3, r3, #16
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b01      	cmp	r3, #1
 800436c:	d10d      	bne.n	800438a <I2C_WaitOnFlagUntilTimeout+0x56>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	43da      	mvns	r2, r3
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	4013      	ands	r3, r2
 800437a:	b29b      	uxth	r3, r3
 800437c:	2b00      	cmp	r3, #0
 800437e:	bf0c      	ite	eq
 8004380:	2301      	moveq	r3, #1
 8004382:	2300      	movne	r3, #0
 8004384:	b2db      	uxtb	r3, r3
 8004386:	461a      	mov	r2, r3
 8004388:	e00c      	b.n	80043a4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	699b      	ldr	r3, [r3, #24]
 8004390:	43da      	mvns	r2, r3
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	4013      	ands	r3, r2
 8004396:	b29b      	uxth	r3, r3
 8004398:	2b00      	cmp	r3, #0
 800439a:	bf0c      	ite	eq
 800439c:	2301      	moveq	r3, #1
 800439e:	2300      	movne	r3, #0
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	461a      	mov	r2, r3
 80043a4:	79fb      	ldrb	r3, [r7, #7]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d116      	bne.n	80043d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2220      	movs	r2, #32
 80043b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c4:	f043 0220 	orr.w	r2, r3, #32
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e023      	b.n	8004420 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	0c1b      	lsrs	r3, r3, #16
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d10d      	bne.n	80043fe <I2C_WaitOnFlagUntilTimeout+0xca>
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	695b      	ldr	r3, [r3, #20]
 80043e8:	43da      	mvns	r2, r3
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	4013      	ands	r3, r2
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	bf0c      	ite	eq
 80043f4:	2301      	moveq	r3, #1
 80043f6:	2300      	movne	r3, #0
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	461a      	mov	r2, r3
 80043fc:	e00c      	b.n	8004418 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	43da      	mvns	r2, r3
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	4013      	ands	r3, r2
 800440a:	b29b      	uxth	r3, r3
 800440c:	2b00      	cmp	r3, #0
 800440e:	bf0c      	ite	eq
 8004410:	2301      	moveq	r3, #1
 8004412:	2300      	movne	r3, #0
 8004414:	b2db      	uxtb	r3, r3
 8004416:	461a      	mov	r2, r3
 8004418:	79fb      	ldrb	r3, [r7, #7]
 800441a:	429a      	cmp	r2, r3
 800441c:	d093      	beq.n	8004346 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3710      	adds	r7, #16
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
 8004434:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004436:	e071      	b.n	800451c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004446:	d123      	bne.n	8004490 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004456:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004460:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2220      	movs	r2, #32
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447c:	f043 0204 	orr.w	r2, r3, #4
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2200      	movs	r2, #0
 8004488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e067      	b.n	8004560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004496:	d041      	beq.n	800451c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004498:	f7fe f9b4 	bl	8002804 <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d302      	bcc.n	80044ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d136      	bne.n	800451c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	0c1b      	lsrs	r3, r3, #16
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d10c      	bne.n	80044d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	43da      	mvns	r2, r3
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	4013      	ands	r3, r2
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	bf14      	ite	ne
 80044ca:	2301      	movne	r3, #1
 80044cc:	2300      	moveq	r3, #0
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	e00b      	b.n	80044ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	43da      	mvns	r2, r3
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	4013      	ands	r3, r2
 80044de:	b29b      	uxth	r3, r3
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	bf14      	ite	ne
 80044e4:	2301      	movne	r3, #1
 80044e6:	2300      	moveq	r3, #0
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d016      	beq.n	800451c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2200      	movs	r2, #0
 80044f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2220      	movs	r2, #32
 80044f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004508:	f043 0220 	orr.w	r2, r3, #32
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e021      	b.n	8004560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	0c1b      	lsrs	r3, r3, #16
 8004520:	b2db      	uxtb	r3, r3
 8004522:	2b01      	cmp	r3, #1
 8004524:	d10c      	bne.n	8004540 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	695b      	ldr	r3, [r3, #20]
 800452c:	43da      	mvns	r2, r3
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	4013      	ands	r3, r2
 8004532:	b29b      	uxth	r3, r3
 8004534:	2b00      	cmp	r3, #0
 8004536:	bf14      	ite	ne
 8004538:	2301      	movne	r3, #1
 800453a:	2300      	moveq	r3, #0
 800453c:	b2db      	uxtb	r3, r3
 800453e:	e00b      	b.n	8004558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	699b      	ldr	r3, [r3, #24]
 8004546:	43da      	mvns	r2, r3
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	4013      	ands	r3, r2
 800454c:	b29b      	uxth	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	bf14      	ite	ne
 8004552:	2301      	movne	r3, #1
 8004554:	2300      	moveq	r3, #0
 8004556:	b2db      	uxtb	r3, r3
 8004558:	2b00      	cmp	r3, #0
 800455a:	f47f af6d 	bne.w	8004438 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800455e:	2300      	movs	r3, #0
}
 8004560:	4618      	mov	r0, r3
 8004562:	3710      	adds	r7, #16
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}

08004568 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004574:	e034      	b.n	80045e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004576:	68f8      	ldr	r0, [r7, #12]
 8004578:	f000 f8e3 	bl	8004742 <I2C_IsAcknowledgeFailed>
 800457c:	4603      	mov	r3, r0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d001      	beq.n	8004586 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e034      	b.n	80045f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800458c:	d028      	beq.n	80045e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800458e:	f7fe f939 	bl	8002804 <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	68ba      	ldr	r2, [r7, #8]
 800459a:	429a      	cmp	r2, r3
 800459c:	d302      	bcc.n	80045a4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d11d      	bne.n	80045e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ae:	2b80      	cmp	r3, #128	@ 0x80
 80045b0:	d016      	beq.n	80045e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2220      	movs	r2, #32
 80045bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045cc:	f043 0220 	orr.w	r2, r3, #32
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e007      	b.n	80045f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ea:	2b80      	cmp	r3, #128	@ 0x80
 80045ec:	d1c3      	bne.n	8004576 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004604:	e034      	b.n	8004670 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004606:	68f8      	ldr	r0, [r7, #12]
 8004608:	f000 f89b 	bl	8004742 <I2C_IsAcknowledgeFailed>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d001      	beq.n	8004616 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e034      	b.n	8004680 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800461c:	d028      	beq.n	8004670 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800461e:	f7fe f8f1 	bl	8002804 <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	429a      	cmp	r2, r3
 800462c:	d302      	bcc.n	8004634 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d11d      	bne.n	8004670 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	f003 0304 	and.w	r3, r3, #4
 800463e:	2b04      	cmp	r3, #4
 8004640:	d016      	beq.n	8004670 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2200      	movs	r2, #0
 8004646:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2220      	movs	r2, #32
 800464c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465c:	f043 0220 	orr.w	r2, r3, #32
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2200      	movs	r2, #0
 8004668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e007      	b.n	8004680 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	f003 0304 	and.w	r3, r3, #4
 800467a:	2b04      	cmp	r3, #4
 800467c:	d1c3      	bne.n	8004606 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004694:	e049      	b.n	800472a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	695b      	ldr	r3, [r3, #20]
 800469c:	f003 0310 	and.w	r3, r3, #16
 80046a0:	2b10      	cmp	r3, #16
 80046a2:	d119      	bne.n	80046d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f06f 0210 	mvn.w	r2, #16
 80046ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2200      	movs	r2, #0
 80046b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2220      	movs	r2, #32
 80046b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e030      	b.n	800473a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046d8:	f7fe f894 	bl	8002804 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	68ba      	ldr	r2, [r7, #8]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d302      	bcc.n	80046ee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d11d      	bne.n	800472a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	695b      	ldr	r3, [r3, #20]
 80046f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046f8:	2b40      	cmp	r3, #64	@ 0x40
 80046fa:	d016      	beq.n	800472a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2200      	movs	r2, #0
 8004700:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2220      	movs	r2, #32
 8004706:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004716:	f043 0220 	orr.w	r2, r3, #32
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e007      	b.n	800473a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	695b      	ldr	r3, [r3, #20]
 8004730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004734:	2b40      	cmp	r3, #64	@ 0x40
 8004736:	d1ae      	bne.n	8004696 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3710      	adds	r7, #16
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}

08004742 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004742:	b480      	push	{r7}
 8004744:	b083      	sub	sp, #12
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	695b      	ldr	r3, [r3, #20]
 8004750:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004754:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004758:	d11b      	bne.n	8004792 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004762:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2220      	movs	r2, #32
 800476e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477e:	f043 0204 	orr.w	r2, r3, #4
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e000      	b.n	8004794 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	bc80      	pop	{r7}
 800479c:	4770      	bx	lr
	...

080047a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b086      	sub	sp, #24
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e272      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	f000 8087 	beq.w	80048ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80047c0:	4b92      	ldr	r3, [pc, #584]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f003 030c 	and.w	r3, r3, #12
 80047c8:	2b04      	cmp	r3, #4
 80047ca:	d00c      	beq.n	80047e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80047cc:	4b8f      	ldr	r3, [pc, #572]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f003 030c 	and.w	r3, r3, #12
 80047d4:	2b08      	cmp	r3, #8
 80047d6:	d112      	bne.n	80047fe <HAL_RCC_OscConfig+0x5e>
 80047d8:	4b8c      	ldr	r3, [pc, #560]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047e4:	d10b      	bne.n	80047fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047e6:	4b89      	ldr	r3, [pc, #548]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d06c      	beq.n	80048cc <HAL_RCC_OscConfig+0x12c>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d168      	bne.n	80048cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e24c      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004806:	d106      	bne.n	8004816 <HAL_RCC_OscConfig+0x76>
 8004808:	4b80      	ldr	r3, [pc, #512]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a7f      	ldr	r2, [pc, #508]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 800480e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004812:	6013      	str	r3, [r2, #0]
 8004814:	e02e      	b.n	8004874 <HAL_RCC_OscConfig+0xd4>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d10c      	bne.n	8004838 <HAL_RCC_OscConfig+0x98>
 800481e:	4b7b      	ldr	r3, [pc, #492]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a7a      	ldr	r2, [pc, #488]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004824:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004828:	6013      	str	r3, [r2, #0]
 800482a:	4b78      	ldr	r3, [pc, #480]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a77      	ldr	r2, [pc, #476]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004830:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004834:	6013      	str	r3, [r2, #0]
 8004836:	e01d      	b.n	8004874 <HAL_RCC_OscConfig+0xd4>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004840:	d10c      	bne.n	800485c <HAL_RCC_OscConfig+0xbc>
 8004842:	4b72      	ldr	r3, [pc, #456]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a71      	ldr	r2, [pc, #452]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004848:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800484c:	6013      	str	r3, [r2, #0]
 800484e:	4b6f      	ldr	r3, [pc, #444]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a6e      	ldr	r2, [pc, #440]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004854:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004858:	6013      	str	r3, [r2, #0]
 800485a:	e00b      	b.n	8004874 <HAL_RCC_OscConfig+0xd4>
 800485c:	4b6b      	ldr	r3, [pc, #428]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a6a      	ldr	r2, [pc, #424]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004862:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004866:	6013      	str	r3, [r2, #0]
 8004868:	4b68      	ldr	r3, [pc, #416]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a67      	ldr	r2, [pc, #412]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 800486e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004872:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d013      	beq.n	80048a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800487c:	f7fd ffc2 	bl	8002804 <HAL_GetTick>
 8004880:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004882:	e008      	b.n	8004896 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004884:	f7fd ffbe 	bl	8002804 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	2b64      	cmp	r3, #100	@ 0x64
 8004890:	d901      	bls.n	8004896 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e200      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004896:	4b5d      	ldr	r3, [pc, #372]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d0f0      	beq.n	8004884 <HAL_RCC_OscConfig+0xe4>
 80048a2:	e014      	b.n	80048ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a4:	f7fd ffae 	bl	8002804 <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048aa:	e008      	b.n	80048be <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048ac:	f7fd ffaa 	bl	8002804 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b64      	cmp	r3, #100	@ 0x64
 80048b8:	d901      	bls.n	80048be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e1ec      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048be:	4b53      	ldr	r3, [pc, #332]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1f0      	bne.n	80048ac <HAL_RCC_OscConfig+0x10c>
 80048ca:	e000      	b.n	80048ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d063      	beq.n	80049a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80048da:	4b4c      	ldr	r3, [pc, #304]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	f003 030c 	and.w	r3, r3, #12
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00b      	beq.n	80048fe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80048e6:	4b49      	ldr	r3, [pc, #292]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f003 030c 	and.w	r3, r3, #12
 80048ee:	2b08      	cmp	r3, #8
 80048f0:	d11c      	bne.n	800492c <HAL_RCC_OscConfig+0x18c>
 80048f2:	4b46      	ldr	r3, [pc, #280]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d116      	bne.n	800492c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048fe:	4b43      	ldr	r3, [pc, #268]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	2b00      	cmp	r3, #0
 8004908:	d005      	beq.n	8004916 <HAL_RCC_OscConfig+0x176>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	2b01      	cmp	r3, #1
 8004910:	d001      	beq.n	8004916 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e1c0      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004916:	4b3d      	ldr	r3, [pc, #244]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	695b      	ldr	r3, [r3, #20]
 8004922:	00db      	lsls	r3, r3, #3
 8004924:	4939      	ldr	r1, [pc, #228]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004926:	4313      	orrs	r3, r2
 8004928:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800492a:	e03a      	b.n	80049a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d020      	beq.n	8004976 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004934:	4b36      	ldr	r3, [pc, #216]	@ (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004936:	2201      	movs	r2, #1
 8004938:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800493a:	f7fd ff63 	bl	8002804 <HAL_GetTick>
 800493e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004940:	e008      	b.n	8004954 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004942:	f7fd ff5f 	bl	8002804 <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	2b02      	cmp	r3, #2
 800494e:	d901      	bls.n	8004954 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e1a1      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004954:	4b2d      	ldr	r3, [pc, #180]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	2b00      	cmp	r3, #0
 800495e:	d0f0      	beq.n	8004942 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004960:	4b2a      	ldr	r3, [pc, #168]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	695b      	ldr	r3, [r3, #20]
 800496c:	00db      	lsls	r3, r3, #3
 800496e:	4927      	ldr	r1, [pc, #156]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004970:	4313      	orrs	r3, r2
 8004972:	600b      	str	r3, [r1, #0]
 8004974:	e015      	b.n	80049a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004976:	4b26      	ldr	r3, [pc, #152]	@ (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004978:	2200      	movs	r2, #0
 800497a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800497c:	f7fd ff42 	bl	8002804 <HAL_GetTick>
 8004980:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004982:	e008      	b.n	8004996 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004984:	f7fd ff3e 	bl	8002804 <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2b02      	cmp	r3, #2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e180      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004996:	4b1d      	ldr	r3, [pc, #116]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1f0      	bne.n	8004984 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0308 	and.w	r3, r3, #8
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d03a      	beq.n	8004a24 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	699b      	ldr	r3, [r3, #24]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d019      	beq.n	80049ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049b6:	4b17      	ldr	r3, [pc, #92]	@ (8004a14 <HAL_RCC_OscConfig+0x274>)
 80049b8:	2201      	movs	r2, #1
 80049ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049bc:	f7fd ff22 	bl	8002804 <HAL_GetTick>
 80049c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049c2:	e008      	b.n	80049d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049c4:	f7fd ff1e 	bl	8002804 <HAL_GetTick>
 80049c8:	4602      	mov	r2, r0
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d901      	bls.n	80049d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e160      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049d6:	4b0d      	ldr	r3, [pc, #52]	@ (8004a0c <HAL_RCC_OscConfig+0x26c>)
 80049d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049da:	f003 0302 	and.w	r3, r3, #2
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d0f0      	beq.n	80049c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80049e2:	2001      	movs	r0, #1
 80049e4:	f000 face 	bl	8004f84 <RCC_Delay>
 80049e8:	e01c      	b.n	8004a24 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004a14 <HAL_RCC_OscConfig+0x274>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049f0:	f7fd ff08 	bl	8002804 <HAL_GetTick>
 80049f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049f6:	e00f      	b.n	8004a18 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049f8:	f7fd ff04 	bl	8002804 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d908      	bls.n	8004a18 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e146      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
 8004a0a:	bf00      	nop
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	42420000 	.word	0x42420000
 8004a14:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a18:	4b92      	ldr	r3, [pc, #584]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1c:	f003 0302 	and.w	r3, r3, #2
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d1e9      	bne.n	80049f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0304 	and.w	r3, r3, #4
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	f000 80a6 	beq.w	8004b7e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a32:	2300      	movs	r3, #0
 8004a34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a36:	4b8b      	ldr	r3, [pc, #556]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d10d      	bne.n	8004a5e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a42:	4b88      	ldr	r3, [pc, #544]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004a44:	69db      	ldr	r3, [r3, #28]
 8004a46:	4a87      	ldr	r2, [pc, #540]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004a48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a4c:	61d3      	str	r3, [r2, #28]
 8004a4e:	4b85      	ldr	r3, [pc, #532]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004a50:	69db      	ldr	r3, [r3, #28]
 8004a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a56:	60bb      	str	r3, [r7, #8]
 8004a58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a5e:	4b82      	ldr	r3, [pc, #520]	@ (8004c68 <HAL_RCC_OscConfig+0x4c8>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d118      	bne.n	8004a9c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a6a:	4b7f      	ldr	r3, [pc, #508]	@ (8004c68 <HAL_RCC_OscConfig+0x4c8>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a7e      	ldr	r2, [pc, #504]	@ (8004c68 <HAL_RCC_OscConfig+0x4c8>)
 8004a70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a76:	f7fd fec5 	bl	8002804 <HAL_GetTick>
 8004a7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a7c:	e008      	b.n	8004a90 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a7e:	f7fd fec1 	bl	8002804 <HAL_GetTick>
 8004a82:	4602      	mov	r2, r0
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	2b64      	cmp	r3, #100	@ 0x64
 8004a8a:	d901      	bls.n	8004a90 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	e103      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a90:	4b75      	ldr	r3, [pc, #468]	@ (8004c68 <HAL_RCC_OscConfig+0x4c8>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d0f0      	beq.n	8004a7e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d106      	bne.n	8004ab2 <HAL_RCC_OscConfig+0x312>
 8004aa4:	4b6f      	ldr	r3, [pc, #444]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004aa6:	6a1b      	ldr	r3, [r3, #32]
 8004aa8:	4a6e      	ldr	r2, [pc, #440]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004aaa:	f043 0301 	orr.w	r3, r3, #1
 8004aae:	6213      	str	r3, [r2, #32]
 8004ab0:	e02d      	b.n	8004b0e <HAL_RCC_OscConfig+0x36e>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d10c      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x334>
 8004aba:	4b6a      	ldr	r3, [pc, #424]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	4a69      	ldr	r2, [pc, #420]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004ac0:	f023 0301 	bic.w	r3, r3, #1
 8004ac4:	6213      	str	r3, [r2, #32]
 8004ac6:	4b67      	ldr	r3, [pc, #412]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004ac8:	6a1b      	ldr	r3, [r3, #32]
 8004aca:	4a66      	ldr	r2, [pc, #408]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004acc:	f023 0304 	bic.w	r3, r3, #4
 8004ad0:	6213      	str	r3, [r2, #32]
 8004ad2:	e01c      	b.n	8004b0e <HAL_RCC_OscConfig+0x36e>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	2b05      	cmp	r3, #5
 8004ada:	d10c      	bne.n	8004af6 <HAL_RCC_OscConfig+0x356>
 8004adc:	4b61      	ldr	r3, [pc, #388]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	4a60      	ldr	r2, [pc, #384]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004ae2:	f043 0304 	orr.w	r3, r3, #4
 8004ae6:	6213      	str	r3, [r2, #32]
 8004ae8:	4b5e      	ldr	r3, [pc, #376]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004aea:	6a1b      	ldr	r3, [r3, #32]
 8004aec:	4a5d      	ldr	r2, [pc, #372]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004aee:	f043 0301 	orr.w	r3, r3, #1
 8004af2:	6213      	str	r3, [r2, #32]
 8004af4:	e00b      	b.n	8004b0e <HAL_RCC_OscConfig+0x36e>
 8004af6:	4b5b      	ldr	r3, [pc, #364]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	4a5a      	ldr	r2, [pc, #360]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004afc:	f023 0301 	bic.w	r3, r3, #1
 8004b00:	6213      	str	r3, [r2, #32]
 8004b02:	4b58      	ldr	r3, [pc, #352]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004b04:	6a1b      	ldr	r3, [r3, #32]
 8004b06:	4a57      	ldr	r2, [pc, #348]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004b08:	f023 0304 	bic.w	r3, r3, #4
 8004b0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d015      	beq.n	8004b42 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b16:	f7fd fe75 	bl	8002804 <HAL_GetTick>
 8004b1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b1c:	e00a      	b.n	8004b34 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b1e:	f7fd fe71 	bl	8002804 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d901      	bls.n	8004b34 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004b30:	2303      	movs	r3, #3
 8004b32:	e0b1      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b34:	4b4b      	ldr	r3, [pc, #300]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004b36:	6a1b      	ldr	r3, [r3, #32]
 8004b38:	f003 0302 	and.w	r3, r3, #2
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d0ee      	beq.n	8004b1e <HAL_RCC_OscConfig+0x37e>
 8004b40:	e014      	b.n	8004b6c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b42:	f7fd fe5f 	bl	8002804 <HAL_GetTick>
 8004b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b48:	e00a      	b.n	8004b60 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b4a:	f7fd fe5b 	bl	8002804 <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e09b      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b60:	4b40      	ldr	r3, [pc, #256]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	f003 0302 	and.w	r3, r3, #2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d1ee      	bne.n	8004b4a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004b6c:	7dfb      	ldrb	r3, [r7, #23]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d105      	bne.n	8004b7e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b72:	4b3c      	ldr	r3, [pc, #240]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004b74:	69db      	ldr	r3, [r3, #28]
 8004b76:	4a3b      	ldr	r2, [pc, #236]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004b78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b7c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	69db      	ldr	r3, [r3, #28]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 8087 	beq.w	8004c96 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b88:	4b36      	ldr	r3, [pc, #216]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	f003 030c 	and.w	r3, r3, #12
 8004b90:	2b08      	cmp	r3, #8
 8004b92:	d061      	beq.n	8004c58 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	69db      	ldr	r3, [r3, #28]
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	d146      	bne.n	8004c2a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b9c:	4b33      	ldr	r3, [pc, #204]	@ (8004c6c <HAL_RCC_OscConfig+0x4cc>)
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba2:	f7fd fe2f 	bl	8002804 <HAL_GetTick>
 8004ba6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ba8:	e008      	b.n	8004bbc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004baa:	f7fd fe2b 	bl	8002804 <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d901      	bls.n	8004bbc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e06d      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bbc:	4b29      	ldr	r3, [pc, #164]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d1f0      	bne.n	8004baa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6a1b      	ldr	r3, [r3, #32]
 8004bcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bd0:	d108      	bne.n	8004be4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004bd2:	4b24      	ldr	r3, [pc, #144]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	4921      	ldr	r1, [pc, #132]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004be0:	4313      	orrs	r3, r2
 8004be2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004be4:	4b1f      	ldr	r3, [pc, #124]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a19      	ldr	r1, [r3, #32]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf4:	430b      	orrs	r3, r1
 8004bf6:	491b      	ldr	r1, [pc, #108]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8004c6c <HAL_RCC_OscConfig+0x4cc>)
 8004bfe:	2201      	movs	r2, #1
 8004c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c02:	f7fd fdff 	bl	8002804 <HAL_GetTick>
 8004c06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c08:	e008      	b.n	8004c1c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c0a:	f7fd fdfb 	bl	8002804 <HAL_GetTick>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d901      	bls.n	8004c1c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	e03d      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c1c:	4b11      	ldr	r3, [pc, #68]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d0f0      	beq.n	8004c0a <HAL_RCC_OscConfig+0x46a>
 8004c28:	e035      	b.n	8004c96 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c2a:	4b10      	ldr	r3, [pc, #64]	@ (8004c6c <HAL_RCC_OscConfig+0x4cc>)
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c30:	f7fd fde8 	bl	8002804 <HAL_GetTick>
 8004c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c36:	e008      	b.n	8004c4a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c38:	f7fd fde4 	bl	8002804 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d901      	bls.n	8004c4a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e026      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c4a:	4b06      	ldr	r3, [pc, #24]	@ (8004c64 <HAL_RCC_OscConfig+0x4c4>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1f0      	bne.n	8004c38 <HAL_RCC_OscConfig+0x498>
 8004c56:	e01e      	b.n	8004c96 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	69db      	ldr	r3, [r3, #28]
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d107      	bne.n	8004c70 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e019      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
 8004c64:	40021000 	.word	0x40021000
 8004c68:	40007000 	.word	0x40007000
 8004c6c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004c70:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca0 <HAL_RCC_OscConfig+0x500>)
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a1b      	ldr	r3, [r3, #32]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d106      	bne.n	8004c92 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d001      	beq.n	8004c96 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e000      	b.n	8004c98 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3718      	adds	r7, #24
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	40021000 	.word	0x40021000

08004ca4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d101      	bne.n	8004cb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e0d0      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004cb8:	4b6a      	ldr	r3, [pc, #424]	@ (8004e64 <HAL_RCC_ClockConfig+0x1c0>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 0307 	and.w	r3, r3, #7
 8004cc0:	683a      	ldr	r2, [r7, #0]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d910      	bls.n	8004ce8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cc6:	4b67      	ldr	r3, [pc, #412]	@ (8004e64 <HAL_RCC_ClockConfig+0x1c0>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f023 0207 	bic.w	r2, r3, #7
 8004cce:	4965      	ldr	r1, [pc, #404]	@ (8004e64 <HAL_RCC_ClockConfig+0x1c0>)
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cd6:	4b63      	ldr	r3, [pc, #396]	@ (8004e64 <HAL_RCC_ClockConfig+0x1c0>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0307 	and.w	r3, r3, #7
 8004cde:	683a      	ldr	r2, [r7, #0]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d001      	beq.n	8004ce8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e0b8      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d020      	beq.n	8004d36 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0304 	and.w	r3, r3, #4
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d005      	beq.n	8004d0c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d00:	4b59      	ldr	r3, [pc, #356]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	4a58      	ldr	r2, [pc, #352]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004d06:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004d0a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0308 	and.w	r3, r3, #8
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d005      	beq.n	8004d24 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d18:	4b53      	ldr	r3, [pc, #332]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	4a52      	ldr	r2, [pc, #328]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004d1e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004d22:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d24:	4b50      	ldr	r3, [pc, #320]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	494d      	ldr	r1, [pc, #308]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004d32:	4313      	orrs	r3, r2
 8004d34:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d040      	beq.n	8004dc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d107      	bne.n	8004d5a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d4a:	4b47      	ldr	r3, [pc, #284]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d115      	bne.n	8004d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e07f      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d107      	bne.n	8004d72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d62:	4b41      	ldr	r3, [pc, #260]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d109      	bne.n	8004d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e073      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d72:	4b3d      	ldr	r3, [pc, #244]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 0302 	and.w	r3, r3, #2
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d101      	bne.n	8004d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e06b      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d82:	4b39      	ldr	r3, [pc, #228]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f023 0203 	bic.w	r2, r3, #3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	4936      	ldr	r1, [pc, #216]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004d90:	4313      	orrs	r3, r2
 8004d92:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d94:	f7fd fd36 	bl	8002804 <HAL_GetTick>
 8004d98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d9a:	e00a      	b.n	8004db2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d9c:	f7fd fd32 	bl	8002804 <HAL_GetTick>
 8004da0:	4602      	mov	r2, r0
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d901      	bls.n	8004db2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e053      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004db2:	4b2d      	ldr	r3, [pc, #180]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f003 020c 	and.w	r2, r3, #12
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d1eb      	bne.n	8004d9c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004dc4:	4b27      	ldr	r3, [pc, #156]	@ (8004e64 <HAL_RCC_ClockConfig+0x1c0>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0307 	and.w	r3, r3, #7
 8004dcc:	683a      	ldr	r2, [r7, #0]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d210      	bcs.n	8004df4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dd2:	4b24      	ldr	r3, [pc, #144]	@ (8004e64 <HAL_RCC_ClockConfig+0x1c0>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f023 0207 	bic.w	r2, r3, #7
 8004dda:	4922      	ldr	r1, [pc, #136]	@ (8004e64 <HAL_RCC_ClockConfig+0x1c0>)
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004de2:	4b20      	ldr	r3, [pc, #128]	@ (8004e64 <HAL_RCC_ClockConfig+0x1c0>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0307 	and.w	r3, r3, #7
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d001      	beq.n	8004df4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e032      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0304 	and.w	r3, r3, #4
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d008      	beq.n	8004e12 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e00:	4b19      	ldr	r3, [pc, #100]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	4916      	ldr	r1, [pc, #88]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0308 	and.w	r3, r3, #8
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d009      	beq.n	8004e32 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004e1e:	4b12      	ldr	r3, [pc, #72]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	00db      	lsls	r3, r3, #3
 8004e2c:	490e      	ldr	r1, [pc, #56]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e32:	f000 f821 	bl	8004e78 <HAL_RCC_GetSysClockFreq>
 8004e36:	4602      	mov	r2, r0
 8004e38:	4b0b      	ldr	r3, [pc, #44]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	091b      	lsrs	r3, r3, #4
 8004e3e:	f003 030f 	and.w	r3, r3, #15
 8004e42:	490a      	ldr	r1, [pc, #40]	@ (8004e6c <HAL_RCC_ClockConfig+0x1c8>)
 8004e44:	5ccb      	ldrb	r3, [r1, r3]
 8004e46:	fa22 f303 	lsr.w	r3, r2, r3
 8004e4a:	4a09      	ldr	r2, [pc, #36]	@ (8004e70 <HAL_RCC_ClockConfig+0x1cc>)
 8004e4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004e4e:	4b09      	ldr	r3, [pc, #36]	@ (8004e74 <HAL_RCC_ClockConfig+0x1d0>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7fd fc94 	bl	8002780 <HAL_InitTick>

  return HAL_OK;
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	40022000 	.word	0x40022000
 8004e68:	40021000 	.word	0x40021000
 8004e6c:	08006ad8 	.word	0x08006ad8
 8004e70:	20000004 	.word	0x20000004
 8004e74:	20000008 	.word	0x20000008

08004e78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b087      	sub	sp, #28
 8004e7c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	60fb      	str	r3, [r7, #12]
 8004e82:	2300      	movs	r3, #0
 8004e84:	60bb      	str	r3, [r7, #8]
 8004e86:	2300      	movs	r3, #0
 8004e88:	617b      	str	r3, [r7, #20]
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004e92:	4b1e      	ldr	r3, [pc, #120]	@ (8004f0c <HAL_RCC_GetSysClockFreq+0x94>)
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f003 030c 	and.w	r3, r3, #12
 8004e9e:	2b04      	cmp	r3, #4
 8004ea0:	d002      	beq.n	8004ea8 <HAL_RCC_GetSysClockFreq+0x30>
 8004ea2:	2b08      	cmp	r3, #8
 8004ea4:	d003      	beq.n	8004eae <HAL_RCC_GetSysClockFreq+0x36>
 8004ea6:	e027      	b.n	8004ef8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ea8:	4b19      	ldr	r3, [pc, #100]	@ (8004f10 <HAL_RCC_GetSysClockFreq+0x98>)
 8004eaa:	613b      	str	r3, [r7, #16]
      break;
 8004eac:	e027      	b.n	8004efe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	0c9b      	lsrs	r3, r3, #18
 8004eb2:	f003 030f 	and.w	r3, r3, #15
 8004eb6:	4a17      	ldr	r2, [pc, #92]	@ (8004f14 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004eb8:	5cd3      	ldrb	r3, [r2, r3]
 8004eba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d010      	beq.n	8004ee8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004ec6:	4b11      	ldr	r3, [pc, #68]	@ (8004f0c <HAL_RCC_GetSysClockFreq+0x94>)
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	0c5b      	lsrs	r3, r3, #17
 8004ecc:	f003 0301 	and.w	r3, r3, #1
 8004ed0:	4a11      	ldr	r2, [pc, #68]	@ (8004f18 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004ed2:	5cd3      	ldrb	r3, [r2, r3]
 8004ed4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a0d      	ldr	r2, [pc, #52]	@ (8004f10 <HAL_RCC_GetSysClockFreq+0x98>)
 8004eda:	fb03 f202 	mul.w	r2, r3, r2
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee4:	617b      	str	r3, [r7, #20]
 8004ee6:	e004      	b.n	8004ef2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4a0c      	ldr	r2, [pc, #48]	@ (8004f1c <HAL_RCC_GetSysClockFreq+0xa4>)
 8004eec:	fb02 f303 	mul.w	r3, r2, r3
 8004ef0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	613b      	str	r3, [r7, #16]
      break;
 8004ef6:	e002      	b.n	8004efe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004ef8:	4b05      	ldr	r3, [pc, #20]	@ (8004f10 <HAL_RCC_GetSysClockFreq+0x98>)
 8004efa:	613b      	str	r3, [r7, #16]
      break;
 8004efc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004efe:	693b      	ldr	r3, [r7, #16]
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	371c      	adds	r7, #28
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bc80      	pop	{r7}
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	40021000 	.word	0x40021000
 8004f10:	007a1200 	.word	0x007a1200
 8004f14:	08006af0 	.word	0x08006af0
 8004f18:	08006b00 	.word	0x08006b00
 8004f1c:	003d0900 	.word	0x003d0900

08004f20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f20:	b480      	push	{r7}
 8004f22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f24:	4b02      	ldr	r3, [pc, #8]	@ (8004f30 <HAL_RCC_GetHCLKFreq+0x10>)
 8004f26:	681b      	ldr	r3, [r3, #0]
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bc80      	pop	{r7}
 8004f2e:	4770      	bx	lr
 8004f30:	20000004 	.word	0x20000004

08004f34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004f38:	f7ff fff2 	bl	8004f20 <HAL_RCC_GetHCLKFreq>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	4b05      	ldr	r3, [pc, #20]	@ (8004f54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	0a1b      	lsrs	r3, r3, #8
 8004f44:	f003 0307 	and.w	r3, r3, #7
 8004f48:	4903      	ldr	r1, [pc, #12]	@ (8004f58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f4a:	5ccb      	ldrb	r3, [r1, r3]
 8004f4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	40021000 	.word	0x40021000
 8004f58:	08006ae8 	.word	0x08006ae8

08004f5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004f60:	f7ff ffde 	bl	8004f20 <HAL_RCC_GetHCLKFreq>
 8004f64:	4602      	mov	r2, r0
 8004f66:	4b05      	ldr	r3, [pc, #20]	@ (8004f7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	0adb      	lsrs	r3, r3, #11
 8004f6c:	f003 0307 	and.w	r3, r3, #7
 8004f70:	4903      	ldr	r1, [pc, #12]	@ (8004f80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f72:	5ccb      	ldrb	r3, [r1, r3]
 8004f74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	40021000 	.word	0x40021000
 8004f80:	08006ae8 	.word	0x08006ae8

08004f84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b085      	sub	sp, #20
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8004fb8 <RCC_Delay+0x34>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a0a      	ldr	r2, [pc, #40]	@ (8004fbc <RCC_Delay+0x38>)
 8004f92:	fba2 2303 	umull	r2, r3, r2, r3
 8004f96:	0a5b      	lsrs	r3, r3, #9
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	fb02 f303 	mul.w	r3, r2, r3
 8004f9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004fa0:	bf00      	nop
  }
  while (Delay --);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	1e5a      	subs	r2, r3, #1
 8004fa6:	60fa      	str	r2, [r7, #12]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d1f9      	bne.n	8004fa0 <RCC_Delay+0x1c>
}
 8004fac:	bf00      	nop
 8004fae:	bf00      	nop
 8004fb0:	3714      	adds	r7, #20
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bc80      	pop	{r7}
 8004fb6:	4770      	bx	lr
 8004fb8:	20000004 	.word	0x20000004
 8004fbc:	10624dd3 	.word	0x10624dd3

08004fc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d101      	bne.n	8004fd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e042      	b.n	8005058 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d106      	bne.n	8004fec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f7fd fa40 	bl	800246c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2224      	movs	r2, #36	@ 0x24
 8004ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68da      	ldr	r2, [r3, #12]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005002:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f000 fa09 	bl	800541c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	691a      	ldr	r2, [r3, #16]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005018:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	695a      	ldr	r2, [r3, #20]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005028:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68da      	ldr	r2, [r3, #12]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005038:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2220      	movs	r2, #32
 8005044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2220      	movs	r2, #32
 800504c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005056:	2300      	movs	r3, #0
}
 8005058:	4618      	mov	r0, r3
 800505a:	3708      	adds	r7, #8
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b08a      	sub	sp, #40	@ 0x28
 8005064:	af02      	add	r7, sp, #8
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	603b      	str	r3, [r7, #0]
 800506c:	4613      	mov	r3, r2
 800506e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005070:	2300      	movs	r3, #0
 8005072:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b20      	cmp	r3, #32
 800507e:	d175      	bne.n	800516c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d002      	beq.n	800508c <HAL_UART_Transmit+0x2c>
 8005086:	88fb      	ldrh	r3, [r7, #6]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d101      	bne.n	8005090 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e06e      	b.n	800516e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2200      	movs	r2, #0
 8005094:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2221      	movs	r2, #33	@ 0x21
 800509a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800509e:	f7fd fbb1 	bl	8002804 <HAL_GetTick>
 80050a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	88fa      	ldrh	r2, [r7, #6]
 80050a8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	88fa      	ldrh	r2, [r7, #6]
 80050ae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050b8:	d108      	bne.n	80050cc <HAL_UART_Transmit+0x6c>
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d104      	bne.n	80050cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80050c2:	2300      	movs	r3, #0
 80050c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	61bb      	str	r3, [r7, #24]
 80050ca:	e003      	b.n	80050d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050d0:	2300      	movs	r3, #0
 80050d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050d4:	e02e      	b.n	8005134 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	9300      	str	r3, [sp, #0]
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	2200      	movs	r2, #0
 80050de:	2180      	movs	r1, #128	@ 0x80
 80050e0:	68f8      	ldr	r0, [r7, #12]
 80050e2:	f000 f8df 	bl	80052a4 <UART_WaitOnFlagUntilTimeout>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d005      	beq.n	80050f8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2220      	movs	r2, #32
 80050f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	e03a      	b.n	800516e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d10b      	bne.n	8005116 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	881b      	ldrh	r3, [r3, #0]
 8005102:	461a      	mov	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800510c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	3302      	adds	r3, #2
 8005112:	61bb      	str	r3, [r7, #24]
 8005114:	e007      	b.n	8005126 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	781a      	ldrb	r2, [r3, #0]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	3301      	adds	r3, #1
 8005124:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800512a:	b29b      	uxth	r3, r3
 800512c:	3b01      	subs	r3, #1
 800512e:	b29a      	uxth	r2, r3
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005138:	b29b      	uxth	r3, r3
 800513a:	2b00      	cmp	r3, #0
 800513c:	d1cb      	bne.n	80050d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	9300      	str	r3, [sp, #0]
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	2200      	movs	r2, #0
 8005146:	2140      	movs	r1, #64	@ 0x40
 8005148:	68f8      	ldr	r0, [r7, #12]
 800514a:	f000 f8ab 	bl	80052a4 <UART_WaitOnFlagUntilTimeout>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d005      	beq.n	8005160 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2220      	movs	r2, #32
 8005158:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800515c:	2303      	movs	r3, #3
 800515e:	e006      	b.n	800516e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2220      	movs	r2, #32
 8005164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005168:	2300      	movs	r3, #0
 800516a:	e000      	b.n	800516e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800516c:	2302      	movs	r3, #2
  }
}
 800516e:	4618      	mov	r0, r3
 8005170:	3720      	adds	r7, #32
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}

08005176 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005176:	b580      	push	{r7, lr}
 8005178:	b08a      	sub	sp, #40	@ 0x28
 800517a:	af02      	add	r7, sp, #8
 800517c:	60f8      	str	r0, [r7, #12]
 800517e:	60b9      	str	r1, [r7, #8]
 8005180:	603b      	str	r3, [r7, #0]
 8005182:	4613      	mov	r3, r2
 8005184:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005186:	2300      	movs	r3, #0
 8005188:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b20      	cmp	r3, #32
 8005194:	f040 8081 	bne.w	800529a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d002      	beq.n	80051a4 <HAL_UART_Receive+0x2e>
 800519e:	88fb      	ldrh	r3, [r7, #6]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d101      	bne.n	80051a8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e079      	b.n	800529c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2200      	movs	r2, #0
 80051ac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2222      	movs	r2, #34	@ 0x22
 80051b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2200      	movs	r2, #0
 80051ba:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051bc:	f7fd fb22 	bl	8002804 <HAL_GetTick>
 80051c0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	88fa      	ldrh	r2, [r7, #6]
 80051c6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	88fa      	ldrh	r2, [r7, #6]
 80051cc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051d6:	d108      	bne.n	80051ea <HAL_UART_Receive+0x74>
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	691b      	ldr	r3, [r3, #16]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d104      	bne.n	80051ea <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80051e0:	2300      	movs	r3, #0
 80051e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	61bb      	str	r3, [r7, #24]
 80051e8:	e003      	b.n	80051f2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051ee:	2300      	movs	r3, #0
 80051f0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80051f2:	e047      	b.n	8005284 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	9300      	str	r3, [sp, #0]
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	2200      	movs	r2, #0
 80051fc:	2120      	movs	r1, #32
 80051fe:	68f8      	ldr	r0, [r7, #12]
 8005200:	f000 f850 	bl	80052a4 <UART_WaitOnFlagUntilTimeout>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d005      	beq.n	8005216 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2220      	movs	r2, #32
 800520e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	e042      	b.n	800529c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d10c      	bne.n	8005236 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	b29b      	uxth	r3, r3
 8005224:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005228:	b29a      	uxth	r2, r3
 800522a:	69bb      	ldr	r3, [r7, #24]
 800522c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	3302      	adds	r3, #2
 8005232:	61bb      	str	r3, [r7, #24]
 8005234:	e01f      	b.n	8005276 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800523e:	d007      	beq.n	8005250 <HAL_UART_Receive+0xda>
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d10a      	bne.n	800525e <HAL_UART_Receive+0xe8>
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	691b      	ldr	r3, [r3, #16]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d106      	bne.n	800525e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	b2da      	uxtb	r2, r3
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	701a      	strb	r2, [r3, #0]
 800525c:	e008      	b.n	8005270 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	b2db      	uxtb	r3, r3
 8005266:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800526a:	b2da      	uxtb	r2, r3
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005270:	69fb      	ldr	r3, [r7, #28]
 8005272:	3301      	adds	r3, #1
 8005274:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800527a:	b29b      	uxth	r3, r3
 800527c:	3b01      	subs	r3, #1
 800527e:	b29a      	uxth	r2, r3
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005288:	b29b      	uxth	r3, r3
 800528a:	2b00      	cmp	r3, #0
 800528c:	d1b2      	bne.n	80051f4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2220      	movs	r2, #32
 8005292:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005296:	2300      	movs	r3, #0
 8005298:	e000      	b.n	800529c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800529a:	2302      	movs	r3, #2
  }
}
 800529c:	4618      	mov	r0, r3
 800529e:	3720      	adds	r7, #32
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}

080052a4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	603b      	str	r3, [r7, #0]
 80052b0:	4613      	mov	r3, r2
 80052b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052b4:	e03b      	b.n	800532e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052b6:	6a3b      	ldr	r3, [r7, #32]
 80052b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052bc:	d037      	beq.n	800532e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052be:	f7fd faa1 	bl	8002804 <HAL_GetTick>
 80052c2:	4602      	mov	r2, r0
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	6a3a      	ldr	r2, [r7, #32]
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d302      	bcc.n	80052d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80052ce:	6a3b      	ldr	r3, [r7, #32]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d101      	bne.n	80052d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80052d4:	2303      	movs	r3, #3
 80052d6:	e03a      	b.n	800534e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68db      	ldr	r3, [r3, #12]
 80052de:	f003 0304 	and.w	r3, r3, #4
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d023      	beq.n	800532e <UART_WaitOnFlagUntilTimeout+0x8a>
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	2b80      	cmp	r3, #128	@ 0x80
 80052ea:	d020      	beq.n	800532e <UART_WaitOnFlagUntilTimeout+0x8a>
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	2b40      	cmp	r3, #64	@ 0x40
 80052f0:	d01d      	beq.n	800532e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 0308 	and.w	r3, r3, #8
 80052fc:	2b08      	cmp	r3, #8
 80052fe:	d116      	bne.n	800532e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005300:	2300      	movs	r3, #0
 8005302:	617b      	str	r3, [r7, #20]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	617b      	str	r3, [r7, #20]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	617b      	str	r3, [r7, #20]
 8005314:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005316:	68f8      	ldr	r0, [r7, #12]
 8005318:	f000 f81d 	bl	8005356 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2208      	movs	r2, #8
 8005320:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2200      	movs	r2, #0
 8005326:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e00f      	b.n	800534e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	4013      	ands	r3, r2
 8005338:	68ba      	ldr	r2, [r7, #8]
 800533a:	429a      	cmp	r2, r3
 800533c:	bf0c      	ite	eq
 800533e:	2301      	moveq	r3, #1
 8005340:	2300      	movne	r3, #0
 8005342:	b2db      	uxtb	r3, r3
 8005344:	461a      	mov	r2, r3
 8005346:	79fb      	ldrb	r3, [r7, #7]
 8005348:	429a      	cmp	r2, r3
 800534a:	d0b4      	beq.n	80052b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3718      	adds	r7, #24
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005356:	b480      	push	{r7}
 8005358:	b095      	sub	sp, #84	@ 0x54
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	330c      	adds	r3, #12
 8005364:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005368:	e853 3f00 	ldrex	r3, [r3]
 800536c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800536e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005370:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005374:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	330c      	adds	r3, #12
 800537c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800537e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005380:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005382:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005384:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005386:	e841 2300 	strex	r3, r2, [r1]
 800538a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800538c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800538e:	2b00      	cmp	r3, #0
 8005390:	d1e5      	bne.n	800535e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	3314      	adds	r3, #20
 8005398:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800539a:	6a3b      	ldr	r3, [r7, #32]
 800539c:	e853 3f00 	ldrex	r3, [r3]
 80053a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	f023 0301 	bic.w	r3, r3, #1
 80053a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	3314      	adds	r3, #20
 80053b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053ba:	e841 2300 	strex	r3, r2, [r1]
 80053be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80053c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d1e5      	bne.n	8005392 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d119      	bne.n	8005402 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	330c      	adds	r3, #12
 80053d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	e853 3f00 	ldrex	r3, [r3]
 80053dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	f023 0310 	bic.w	r3, r3, #16
 80053e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	330c      	adds	r3, #12
 80053ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053ee:	61ba      	str	r2, [r7, #24]
 80053f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f2:	6979      	ldr	r1, [r7, #20]
 80053f4:	69ba      	ldr	r2, [r7, #24]
 80053f6:	e841 2300 	strex	r3, r2, [r1]
 80053fa:	613b      	str	r3, [r7, #16]
   return(result);
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d1e5      	bne.n	80053ce <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2220      	movs	r2, #32
 8005406:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005410:	bf00      	nop
 8005412:	3754      	adds	r7, #84	@ 0x54
 8005414:	46bd      	mov	sp, r7
 8005416:	bc80      	pop	{r7}
 8005418:	4770      	bx	lr
	...

0800541c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	691b      	ldr	r3, [r3, #16]
 800542a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	68da      	ldr	r2, [r3, #12]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	430a      	orrs	r2, r1
 8005438:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	689a      	ldr	r2, [r3, #8]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	431a      	orrs	r2, r3
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	695b      	ldr	r3, [r3, #20]
 8005448:	4313      	orrs	r3, r2
 800544a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005456:	f023 030c 	bic.w	r3, r3, #12
 800545a:	687a      	ldr	r2, [r7, #4]
 800545c:	6812      	ldr	r2, [r2, #0]
 800545e:	68b9      	ldr	r1, [r7, #8]
 8005460:	430b      	orrs	r3, r1
 8005462:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	699a      	ldr	r2, [r3, #24]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	430a      	orrs	r2, r1
 8005478:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a2c      	ldr	r2, [pc, #176]	@ (8005530 <UART_SetConfig+0x114>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d103      	bne.n	800548c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005484:	f7ff fd6a 	bl	8004f5c <HAL_RCC_GetPCLK2Freq>
 8005488:	60f8      	str	r0, [r7, #12]
 800548a:	e002      	b.n	8005492 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800548c:	f7ff fd52 	bl	8004f34 <HAL_RCC_GetPCLK1Freq>
 8005490:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	4613      	mov	r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4413      	add	r3, r2
 800549a:	009a      	lsls	r2, r3, #2
 800549c:	441a      	add	r2, r3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054a8:	4a22      	ldr	r2, [pc, #136]	@ (8005534 <UART_SetConfig+0x118>)
 80054aa:	fba2 2303 	umull	r2, r3, r2, r3
 80054ae:	095b      	lsrs	r3, r3, #5
 80054b0:	0119      	lsls	r1, r3, #4
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	4613      	mov	r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	4413      	add	r3, r2
 80054ba:	009a      	lsls	r2, r3, #2
 80054bc:	441a      	add	r2, r3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80054c8:	4b1a      	ldr	r3, [pc, #104]	@ (8005534 <UART_SetConfig+0x118>)
 80054ca:	fba3 0302 	umull	r0, r3, r3, r2
 80054ce:	095b      	lsrs	r3, r3, #5
 80054d0:	2064      	movs	r0, #100	@ 0x64
 80054d2:	fb00 f303 	mul.w	r3, r0, r3
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	011b      	lsls	r3, r3, #4
 80054da:	3332      	adds	r3, #50	@ 0x32
 80054dc:	4a15      	ldr	r2, [pc, #84]	@ (8005534 <UART_SetConfig+0x118>)
 80054de:	fba2 2303 	umull	r2, r3, r2, r3
 80054e2:	095b      	lsrs	r3, r3, #5
 80054e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054e8:	4419      	add	r1, r3
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	4613      	mov	r3, r2
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	4413      	add	r3, r2
 80054f2:	009a      	lsls	r2, r3, #2
 80054f4:	441a      	add	r2, r3
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005500:	4b0c      	ldr	r3, [pc, #48]	@ (8005534 <UART_SetConfig+0x118>)
 8005502:	fba3 0302 	umull	r0, r3, r3, r2
 8005506:	095b      	lsrs	r3, r3, #5
 8005508:	2064      	movs	r0, #100	@ 0x64
 800550a:	fb00 f303 	mul.w	r3, r0, r3
 800550e:	1ad3      	subs	r3, r2, r3
 8005510:	011b      	lsls	r3, r3, #4
 8005512:	3332      	adds	r3, #50	@ 0x32
 8005514:	4a07      	ldr	r2, [pc, #28]	@ (8005534 <UART_SetConfig+0x118>)
 8005516:	fba2 2303 	umull	r2, r3, r2, r3
 800551a:	095b      	lsrs	r3, r3, #5
 800551c:	f003 020f 	and.w	r2, r3, #15
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	440a      	add	r2, r1
 8005526:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005528:	bf00      	nop
 800552a:	3710      	adds	r7, #16
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	40013800 	.word	0x40013800
 8005534:	51eb851f 	.word	0x51eb851f

08005538 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005538:	b480      	push	{r7}
 800553a:	b085      	sub	sp, #20
 800553c:	af00      	add	r7, sp, #0
 800553e:	4603      	mov	r3, r0
 8005540:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005542:	2300      	movs	r3, #0
 8005544:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005546:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800554a:	2b84      	cmp	r3, #132	@ 0x84
 800554c:	d005      	beq.n	800555a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800554e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	4413      	add	r3, r2
 8005556:	3303      	adds	r3, #3
 8005558:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800555a:	68fb      	ldr	r3, [r7, #12]
}
 800555c:	4618      	mov	r0, r3
 800555e:	3714      	adds	r7, #20
 8005560:	46bd      	mov	sp, r7
 8005562:	bc80      	pop	{r7}
 8005564:	4770      	bx	lr

08005566 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005566:	b580      	push	{r7, lr}
 8005568:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800556a:	f000 fadf 	bl	8005b2c <vTaskStartScheduler>
  
  return osOK;
 800556e:	2300      	movs	r3, #0
}
 8005570:	4618      	mov	r0, r3
 8005572:	bd80      	pop	{r7, pc}

08005574 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005576:	b089      	sub	sp, #36	@ 0x24
 8005578:	af04      	add	r7, sp, #16
 800557a:	6078      	str	r0, [r7, #4]
 800557c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	695b      	ldr	r3, [r3, #20]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d020      	beq.n	80055c8 <osThreadCreate+0x54>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	699b      	ldr	r3, [r3, #24]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d01c      	beq.n	80055c8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	685c      	ldr	r4, [r3, #4]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	691e      	ldr	r6, [r3, #16]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80055a0:	4618      	mov	r0, r3
 80055a2:	f7ff ffc9 	bl	8005538 <makeFreeRtosPriority>
 80055a6:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80055b0:	9202      	str	r2, [sp, #8]
 80055b2:	9301      	str	r3, [sp, #4]
 80055b4:	9100      	str	r1, [sp, #0]
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	4632      	mov	r2, r6
 80055ba:	4629      	mov	r1, r5
 80055bc:	4620      	mov	r0, r4
 80055be:	f000 f8e8 	bl	8005792 <xTaskCreateStatic>
 80055c2:	4603      	mov	r3, r0
 80055c4:	60fb      	str	r3, [r7, #12]
 80055c6:	e01c      	b.n	8005602 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685c      	ldr	r4, [r3, #4]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80055d4:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80055dc:	4618      	mov	r0, r3
 80055de:	f7ff ffab 	bl	8005538 <makeFreeRtosPriority>
 80055e2:	4602      	mov	r2, r0
 80055e4:	f107 030c 	add.w	r3, r7, #12
 80055e8:	9301      	str	r3, [sp, #4]
 80055ea:	9200      	str	r2, [sp, #0]
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	4632      	mov	r2, r6
 80055f0:	4629      	mov	r1, r5
 80055f2:	4620      	mov	r0, r4
 80055f4:	f000 f92d 	bl	8005852 <xTaskCreate>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d001      	beq.n	8005602 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80055fe:	2300      	movs	r3, #0
 8005600:	e000      	b.n	8005604 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005602:	68fb      	ldr	r3, [r7, #12]
}
 8005604:	4618      	mov	r0, r3
 8005606:	3714      	adds	r7, #20
 8005608:	46bd      	mov	sp, r7
 800560a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800560c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b084      	sub	sp, #16
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d001      	beq.n	8005622 <osDelay+0x16>
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	e000      	b.n	8005624 <osDelay+0x18>
 8005622:	2301      	movs	r3, #1
 8005624:	4618      	mov	r0, r3
 8005626:	f000 fa4b 	bl	8005ac0 <vTaskDelay>
  
  return osOK;
 800562a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800562c:	4618      	mov	r0, r3
 800562e:	3710      	adds	r7, #16
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f103 0208 	add.w	r2, r3, #8
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f04f 32ff 	mov.w	r2, #4294967295
 800564c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f103 0208 	add.w	r2, r3, #8
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f103 0208 	add.w	r2, r3, #8
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005668:	bf00      	nop
 800566a:	370c      	adds	r7, #12
 800566c:	46bd      	mov	sp, r7
 800566e:	bc80      	pop	{r7}
 8005670:	4770      	bx	lr

08005672 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005672:	b480      	push	{r7}
 8005674:	b083      	sub	sp, #12
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005680:	bf00      	nop
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	bc80      	pop	{r7}
 8005688:	4770      	bx	lr

0800568a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800568a:	b480      	push	{r7}
 800568c:	b085      	sub	sp, #20
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
 8005692:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	683a      	ldr	r2, [r7, #0]
 80056b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	687a      	ldr	r2, [r7, #4]
 80056ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	1c5a      	adds	r2, r3, #1
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	601a      	str	r2, [r3, #0]
}
 80056c6:	bf00      	nop
 80056c8:	3714      	adds	r7, #20
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bc80      	pop	{r7}
 80056ce:	4770      	bx	lr

080056d0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80056d0:	b480      	push	{r7}
 80056d2:	b085      	sub	sp, #20
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e6:	d103      	bne.n	80056f0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	691b      	ldr	r3, [r3, #16]
 80056ec:	60fb      	str	r3, [r7, #12]
 80056ee:	e00c      	b.n	800570a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	3308      	adds	r3, #8
 80056f4:	60fb      	str	r3, [r7, #12]
 80056f6:	e002      	b.n	80056fe <vListInsert+0x2e>
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	60fb      	str	r3, [r7, #12]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	68ba      	ldr	r2, [r7, #8]
 8005706:	429a      	cmp	r2, r3
 8005708:	d2f6      	bcs.n	80056f8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	685a      	ldr	r2, [r3, #4]
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	683a      	ldr	r2, [r7, #0]
 8005718:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	68fa      	ldr	r2, [r7, #12]
 800571e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	683a      	ldr	r2, [r7, #0]
 8005724:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	687a      	ldr	r2, [r7, #4]
 800572a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	1c5a      	adds	r2, r3, #1
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	601a      	str	r2, [r3, #0]
}
 8005736:	bf00      	nop
 8005738:	3714      	adds	r7, #20
 800573a:	46bd      	mov	sp, r7
 800573c:	bc80      	pop	{r7}
 800573e:	4770      	bx	lr

08005740 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005740:	b480      	push	{r7}
 8005742:	b085      	sub	sp, #20
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	691b      	ldr	r3, [r3, #16]
 800574c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	6892      	ldr	r2, [r2, #8]
 8005756:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	6852      	ldr	r2, [r2, #4]
 8005760:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	429a      	cmp	r2, r3
 800576a:	d103      	bne.n	8005774 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	689a      	ldr	r2, [r3, #8]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	1e5a      	subs	r2, r3, #1
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
}
 8005788:	4618      	mov	r0, r3
 800578a:	3714      	adds	r7, #20
 800578c:	46bd      	mov	sp, r7
 800578e:	bc80      	pop	{r7}
 8005790:	4770      	bx	lr

08005792 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005792:	b580      	push	{r7, lr}
 8005794:	b08e      	sub	sp, #56	@ 0x38
 8005796:	af04      	add	r7, sp, #16
 8005798:	60f8      	str	r0, [r7, #12]
 800579a:	60b9      	str	r1, [r7, #8]
 800579c:	607a      	str	r2, [r7, #4]
 800579e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80057a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10b      	bne.n	80057be <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80057a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057aa:	f383 8811 	msr	BASEPRI, r3
 80057ae:	f3bf 8f6f 	isb	sy
 80057b2:	f3bf 8f4f 	dsb	sy
 80057b6:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80057b8:	bf00      	nop
 80057ba:	bf00      	nop
 80057bc:	e7fd      	b.n	80057ba <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80057be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d10b      	bne.n	80057dc <xTaskCreateStatic+0x4a>
	__asm volatile
 80057c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057c8:	f383 8811 	msr	BASEPRI, r3
 80057cc:	f3bf 8f6f 	isb	sy
 80057d0:	f3bf 8f4f 	dsb	sy
 80057d4:	61fb      	str	r3, [r7, #28]
}
 80057d6:	bf00      	nop
 80057d8:	bf00      	nop
 80057da:	e7fd      	b.n	80057d8 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80057dc:	2354      	movs	r3, #84	@ 0x54
 80057de:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	2b54      	cmp	r3, #84	@ 0x54
 80057e4:	d00b      	beq.n	80057fe <xTaskCreateStatic+0x6c>
	__asm volatile
 80057e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ea:	f383 8811 	msr	BASEPRI, r3
 80057ee:	f3bf 8f6f 	isb	sy
 80057f2:	f3bf 8f4f 	dsb	sy
 80057f6:	61bb      	str	r3, [r7, #24]
}
 80057f8:	bf00      	nop
 80057fa:	bf00      	nop
 80057fc:	e7fd      	b.n	80057fa <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80057fe:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005802:	2b00      	cmp	r3, #0
 8005804:	d01e      	beq.n	8005844 <xTaskCreateStatic+0xb2>
 8005806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005808:	2b00      	cmp	r3, #0
 800580a:	d01b      	beq.n	8005844 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800580c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800580e:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005812:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005814:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005818:	2202      	movs	r2, #2
 800581a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800581e:	2300      	movs	r3, #0
 8005820:	9303      	str	r3, [sp, #12]
 8005822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005824:	9302      	str	r3, [sp, #8]
 8005826:	f107 0314 	add.w	r3, r7, #20
 800582a:	9301      	str	r3, [sp, #4]
 800582c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582e:	9300      	str	r3, [sp, #0]
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	68b9      	ldr	r1, [r7, #8]
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f000 f850 	bl	80058dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800583c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800583e:	f000 f8d5 	bl	80059ec <prvAddNewTaskToReadyList>
 8005842:	e001      	b.n	8005848 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005844:	2300      	movs	r3, #0
 8005846:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005848:	697b      	ldr	r3, [r7, #20]
	}
 800584a:	4618      	mov	r0, r3
 800584c:	3728      	adds	r7, #40	@ 0x28
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}

08005852 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005852:	b580      	push	{r7, lr}
 8005854:	b08c      	sub	sp, #48	@ 0x30
 8005856:	af04      	add	r7, sp, #16
 8005858:	60f8      	str	r0, [r7, #12]
 800585a:	60b9      	str	r1, [r7, #8]
 800585c:	603b      	str	r3, [r7, #0]
 800585e:	4613      	mov	r3, r2
 8005860:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005862:	88fb      	ldrh	r3, [r7, #6]
 8005864:	009b      	lsls	r3, r3, #2
 8005866:	4618      	mov	r0, r3
 8005868:	f000 fe92 	bl	8006590 <pvPortMalloc>
 800586c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d00e      	beq.n	8005892 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005874:	2054      	movs	r0, #84	@ 0x54
 8005876:	f000 fe8b 	bl	8006590 <pvPortMalloc>
 800587a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d003      	beq.n	800588a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	697a      	ldr	r2, [r7, #20]
 8005886:	631a      	str	r2, [r3, #48]	@ 0x30
 8005888:	e005      	b.n	8005896 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800588a:	6978      	ldr	r0, [r7, #20]
 800588c:	f000 ff4e 	bl	800672c <vPortFree>
 8005890:	e001      	b.n	8005896 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005892:	2300      	movs	r3, #0
 8005894:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d017      	beq.n	80058cc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80058a4:	88fa      	ldrh	r2, [r7, #6]
 80058a6:	2300      	movs	r3, #0
 80058a8:	9303      	str	r3, [sp, #12]
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	9302      	str	r3, [sp, #8]
 80058ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058b0:	9301      	str	r3, [sp, #4]
 80058b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058b4:	9300      	str	r3, [sp, #0]
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	68b9      	ldr	r1, [r7, #8]
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f000 f80e 	bl	80058dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058c0:	69f8      	ldr	r0, [r7, #28]
 80058c2:	f000 f893 	bl	80059ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80058c6:	2301      	movs	r3, #1
 80058c8:	61bb      	str	r3, [r7, #24]
 80058ca:	e002      	b.n	80058d2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80058cc:	f04f 33ff 	mov.w	r3, #4294967295
 80058d0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80058d2:	69bb      	ldr	r3, [r7, #24]
	}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3720      	adds	r7, #32
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b088      	sub	sp, #32
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	607a      	str	r2, [r7, #4]
 80058e8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80058ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80058f4:	3b01      	subs	r3, #1
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	4413      	add	r3, r2
 80058fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80058fc:	69bb      	ldr	r3, [r7, #24]
 80058fe:	f023 0307 	bic.w	r3, r3, #7
 8005902:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005904:	69bb      	ldr	r3, [r7, #24]
 8005906:	f003 0307 	and.w	r3, r3, #7
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00b      	beq.n	8005926 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800590e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005912:	f383 8811 	msr	BASEPRI, r3
 8005916:	f3bf 8f6f 	isb	sy
 800591a:	f3bf 8f4f 	dsb	sy
 800591e:	617b      	str	r3, [r7, #20]
}
 8005920:	bf00      	nop
 8005922:	bf00      	nop
 8005924:	e7fd      	b.n	8005922 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d01f      	beq.n	800596c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800592c:	2300      	movs	r3, #0
 800592e:	61fb      	str	r3, [r7, #28]
 8005930:	e012      	b.n	8005958 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005932:	68ba      	ldr	r2, [r7, #8]
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	4413      	add	r3, r2
 8005938:	7819      	ldrb	r1, [r3, #0]
 800593a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	4413      	add	r3, r2
 8005940:	3334      	adds	r3, #52	@ 0x34
 8005942:	460a      	mov	r2, r1
 8005944:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005946:	68ba      	ldr	r2, [r7, #8]
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	4413      	add	r3, r2
 800594c:	781b      	ldrb	r3, [r3, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d006      	beq.n	8005960 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	3301      	adds	r3, #1
 8005956:	61fb      	str	r3, [r7, #28]
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	2b0f      	cmp	r3, #15
 800595c:	d9e9      	bls.n	8005932 <prvInitialiseNewTask+0x56>
 800595e:	e000      	b.n	8005962 <prvInitialiseNewTask+0x86>
			{
				break;
 8005960:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005964:	2200      	movs	r2, #0
 8005966:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800596a:	e003      	b.n	8005974 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800596c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596e:	2200      	movs	r2, #0
 8005970:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005976:	2b06      	cmp	r3, #6
 8005978:	d901      	bls.n	800597e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800597a:	2306      	movs	r3, #6
 800597c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800597e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005980:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005982:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005986:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005988:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800598a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800598c:	2200      	movs	r2, #0
 800598e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005992:	3304      	adds	r3, #4
 8005994:	4618      	mov	r0, r3
 8005996:	f7ff fe6c 	bl	8005672 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800599a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599c:	3318      	adds	r3, #24
 800599e:	4618      	mov	r0, r3
 80059a0:	f7ff fe67 	bl	8005672 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80059a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059a8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ac:	f1c3 0207 	rsb	r2, r3, #7
 80059b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80059b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059b8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80059ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059bc:	2200      	movs	r2, #0
 80059be:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80059c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c2:	2200      	movs	r2, #0
 80059c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80059c8:	683a      	ldr	r2, [r7, #0]
 80059ca:	68f9      	ldr	r1, [r7, #12]
 80059cc:	69b8      	ldr	r0, [r7, #24]
 80059ce:	f000 fc2b 	bl	8006228 <pxPortInitialiseStack>
 80059d2:	4602      	mov	r2, r0
 80059d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80059d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d002      	beq.n	80059e4 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80059de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059e2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059e4:	bf00      	nop
 80059e6:	3720      	adds	r7, #32
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}

080059ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b082      	sub	sp, #8
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80059f4:	f000 fd0a 	bl	800640c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80059f8:	4b2a      	ldr	r3, [pc, #168]	@ (8005aa4 <prvAddNewTaskToReadyList+0xb8>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	3301      	adds	r3, #1
 80059fe:	4a29      	ldr	r2, [pc, #164]	@ (8005aa4 <prvAddNewTaskToReadyList+0xb8>)
 8005a00:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005a02:	4b29      	ldr	r3, [pc, #164]	@ (8005aa8 <prvAddNewTaskToReadyList+0xbc>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d109      	bne.n	8005a1e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005a0a:	4a27      	ldr	r2, [pc, #156]	@ (8005aa8 <prvAddNewTaskToReadyList+0xbc>)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005a10:	4b24      	ldr	r3, [pc, #144]	@ (8005aa4 <prvAddNewTaskToReadyList+0xb8>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d110      	bne.n	8005a3a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005a18:	f000 fac4 	bl	8005fa4 <prvInitialiseTaskLists>
 8005a1c:	e00d      	b.n	8005a3a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005a1e:	4b23      	ldr	r3, [pc, #140]	@ (8005aac <prvAddNewTaskToReadyList+0xc0>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d109      	bne.n	8005a3a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005a26:	4b20      	ldr	r3, [pc, #128]	@ (8005aa8 <prvAddNewTaskToReadyList+0xbc>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d802      	bhi.n	8005a3a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005a34:	4a1c      	ldr	r2, [pc, #112]	@ (8005aa8 <prvAddNewTaskToReadyList+0xbc>)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005a3a:	4b1d      	ldr	r3, [pc, #116]	@ (8005ab0 <prvAddNewTaskToReadyList+0xc4>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	3301      	adds	r3, #1
 8005a40:	4a1b      	ldr	r2, [pc, #108]	@ (8005ab0 <prvAddNewTaskToReadyList+0xc4>)
 8005a42:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a48:	2201      	movs	r2, #1
 8005a4a:	409a      	lsls	r2, r3
 8005a4c:	4b19      	ldr	r3, [pc, #100]	@ (8005ab4 <prvAddNewTaskToReadyList+0xc8>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	4a18      	ldr	r2, [pc, #96]	@ (8005ab4 <prvAddNewTaskToReadyList+0xc8>)
 8005a54:	6013      	str	r3, [r2, #0]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	4413      	add	r3, r2
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	4a15      	ldr	r2, [pc, #84]	@ (8005ab8 <prvAddNewTaskToReadyList+0xcc>)
 8005a64:	441a      	add	r2, r3
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	3304      	adds	r3, #4
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	4610      	mov	r0, r2
 8005a6e:	f7ff fe0c 	bl	800568a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005a72:	f000 fcfb 	bl	800646c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005a76:	4b0d      	ldr	r3, [pc, #52]	@ (8005aac <prvAddNewTaskToReadyList+0xc0>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d00e      	beq.n	8005a9c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8005aa8 <prvAddNewTaskToReadyList+0xbc>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d207      	bcs.n	8005a9c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8005abc <prvAddNewTaskToReadyList+0xd0>)
 8005a8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a92:	601a      	str	r2, [r3, #0]
 8005a94:	f3bf 8f4f 	dsb	sy
 8005a98:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a9c:	bf00      	nop
 8005a9e:	3708      	adds	r7, #8
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	20000708 	.word	0x20000708
 8005aa8:	20000608 	.word	0x20000608
 8005aac:	20000714 	.word	0x20000714
 8005ab0:	20000724 	.word	0x20000724
 8005ab4:	20000710 	.word	0x20000710
 8005ab8:	2000060c 	.word	0x2000060c
 8005abc:	e000ed04 	.word	0xe000ed04

08005ac0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d018      	beq.n	8005b04 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005ad2:	4b14      	ldr	r3, [pc, #80]	@ (8005b24 <vTaskDelay+0x64>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d00b      	beq.n	8005af2 <vTaskDelay+0x32>
	__asm volatile
 8005ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ade:	f383 8811 	msr	BASEPRI, r3
 8005ae2:	f3bf 8f6f 	isb	sy
 8005ae6:	f3bf 8f4f 	dsb	sy
 8005aea:	60bb      	str	r3, [r7, #8]
}
 8005aec:	bf00      	nop
 8005aee:	bf00      	nop
 8005af0:	e7fd      	b.n	8005aee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005af2:	f000 f87d 	bl	8005bf0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005af6:	2100      	movs	r1, #0
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f000 fb2f 	bl	800615c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005afe:	f000 f885 	bl	8005c0c <xTaskResumeAll>
 8005b02:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d107      	bne.n	8005b1a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005b0a:	4b07      	ldr	r3, [pc, #28]	@ (8005b28 <vTaskDelay+0x68>)
 8005b0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b10:	601a      	str	r2, [r3, #0]
 8005b12:	f3bf 8f4f 	dsb	sy
 8005b16:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b1a:	bf00      	nop
 8005b1c:	3710      	adds	r7, #16
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	20000730 	.word	0x20000730
 8005b28:	e000ed04 	.word	0xe000ed04

08005b2c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b08a      	sub	sp, #40	@ 0x28
 8005b30:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005b32:	2300      	movs	r3, #0
 8005b34:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005b36:	2300      	movs	r3, #0
 8005b38:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005b3a:	463a      	mov	r2, r7
 8005b3c:	1d39      	adds	r1, r7, #4
 8005b3e:	f107 0308 	add.w	r3, r7, #8
 8005b42:	4618      	mov	r0, r3
 8005b44:	f7fb ffe8 	bl	8001b18 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005b48:	6839      	ldr	r1, [r7, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68ba      	ldr	r2, [r7, #8]
 8005b4e:	9202      	str	r2, [sp, #8]
 8005b50:	9301      	str	r3, [sp, #4]
 8005b52:	2300      	movs	r3, #0
 8005b54:	9300      	str	r3, [sp, #0]
 8005b56:	2300      	movs	r3, #0
 8005b58:	460a      	mov	r2, r1
 8005b5a:	491f      	ldr	r1, [pc, #124]	@ (8005bd8 <vTaskStartScheduler+0xac>)
 8005b5c:	481f      	ldr	r0, [pc, #124]	@ (8005bdc <vTaskStartScheduler+0xb0>)
 8005b5e:	f7ff fe18 	bl	8005792 <xTaskCreateStatic>
 8005b62:	4603      	mov	r3, r0
 8005b64:	4a1e      	ldr	r2, [pc, #120]	@ (8005be0 <vTaskStartScheduler+0xb4>)
 8005b66:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005b68:	4b1d      	ldr	r3, [pc, #116]	@ (8005be0 <vTaskStartScheduler+0xb4>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d002      	beq.n	8005b76 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005b70:	2301      	movs	r3, #1
 8005b72:	617b      	str	r3, [r7, #20]
 8005b74:	e001      	b.n	8005b7a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005b76:	2300      	movs	r3, #0
 8005b78:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d116      	bne.n	8005bae <vTaskStartScheduler+0x82>
	__asm volatile
 8005b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b84:	f383 8811 	msr	BASEPRI, r3
 8005b88:	f3bf 8f6f 	isb	sy
 8005b8c:	f3bf 8f4f 	dsb	sy
 8005b90:	613b      	str	r3, [r7, #16]
}
 8005b92:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005b94:	4b13      	ldr	r3, [pc, #76]	@ (8005be4 <vTaskStartScheduler+0xb8>)
 8005b96:	f04f 32ff 	mov.w	r2, #4294967295
 8005b9a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005b9c:	4b12      	ldr	r3, [pc, #72]	@ (8005be8 <vTaskStartScheduler+0xbc>)
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005ba2:	4b12      	ldr	r3, [pc, #72]	@ (8005bec <vTaskStartScheduler+0xc0>)
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005ba8:	f000 fbbe 	bl	8006328 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005bac:	e00f      	b.n	8005bce <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb4:	d10b      	bne.n	8005bce <vTaskStartScheduler+0xa2>
	__asm volatile
 8005bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bba:	f383 8811 	msr	BASEPRI, r3
 8005bbe:	f3bf 8f6f 	isb	sy
 8005bc2:	f3bf 8f4f 	dsb	sy
 8005bc6:	60fb      	str	r3, [r7, #12]
}
 8005bc8:	bf00      	nop
 8005bca:	bf00      	nop
 8005bcc:	e7fd      	b.n	8005bca <vTaskStartScheduler+0x9e>
}
 8005bce:	bf00      	nop
 8005bd0:	3718      	adds	r7, #24
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
 8005bd6:	bf00      	nop
 8005bd8:	08006ad0 	.word	0x08006ad0
 8005bdc:	08005f75 	.word	0x08005f75
 8005be0:	2000072c 	.word	0x2000072c
 8005be4:	20000728 	.word	0x20000728
 8005be8:	20000714 	.word	0x20000714
 8005bec:	2000070c 	.word	0x2000070c

08005bf0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005bf4:	4b04      	ldr	r3, [pc, #16]	@ (8005c08 <vTaskSuspendAll+0x18>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	4a03      	ldr	r2, [pc, #12]	@ (8005c08 <vTaskSuspendAll+0x18>)
 8005bfc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005bfe:	bf00      	nop
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bc80      	pop	{r7}
 8005c04:	4770      	bx	lr
 8005c06:	bf00      	nop
 8005c08:	20000730 	.word	0x20000730

08005c0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005c12:	2300      	movs	r3, #0
 8005c14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005c16:	2300      	movs	r3, #0
 8005c18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005c1a:	4b42      	ldr	r3, [pc, #264]	@ (8005d24 <xTaskResumeAll+0x118>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10b      	bne.n	8005c3a <xTaskResumeAll+0x2e>
	__asm volatile
 8005c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c26:	f383 8811 	msr	BASEPRI, r3
 8005c2a:	f3bf 8f6f 	isb	sy
 8005c2e:	f3bf 8f4f 	dsb	sy
 8005c32:	603b      	str	r3, [r7, #0]
}
 8005c34:	bf00      	nop
 8005c36:	bf00      	nop
 8005c38:	e7fd      	b.n	8005c36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005c3a:	f000 fbe7 	bl	800640c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005c3e:	4b39      	ldr	r3, [pc, #228]	@ (8005d24 <xTaskResumeAll+0x118>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	3b01      	subs	r3, #1
 8005c44:	4a37      	ldr	r2, [pc, #220]	@ (8005d24 <xTaskResumeAll+0x118>)
 8005c46:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c48:	4b36      	ldr	r3, [pc, #216]	@ (8005d24 <xTaskResumeAll+0x118>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d161      	bne.n	8005d14 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005c50:	4b35      	ldr	r3, [pc, #212]	@ (8005d28 <xTaskResumeAll+0x11c>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d05d      	beq.n	8005d14 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c58:	e02e      	b.n	8005cb8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c5a:	4b34      	ldr	r3, [pc, #208]	@ (8005d2c <xTaskResumeAll+0x120>)
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	3318      	adds	r3, #24
 8005c66:	4618      	mov	r0, r3
 8005c68:	f7ff fd6a 	bl	8005740 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	3304      	adds	r3, #4
 8005c70:	4618      	mov	r0, r3
 8005c72:	f7ff fd65 	bl	8005740 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	409a      	lsls	r2, r3
 8005c7e:	4b2c      	ldr	r3, [pc, #176]	@ (8005d30 <xTaskResumeAll+0x124>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	4a2a      	ldr	r2, [pc, #168]	@ (8005d30 <xTaskResumeAll+0x124>)
 8005c86:	6013      	str	r3, [r2, #0]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c8c:	4613      	mov	r3, r2
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	4413      	add	r3, r2
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	4a27      	ldr	r2, [pc, #156]	@ (8005d34 <xTaskResumeAll+0x128>)
 8005c96:	441a      	add	r2, r3
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	3304      	adds	r3, #4
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	4610      	mov	r0, r2
 8005ca0:	f7ff fcf3 	bl	800568a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ca8:	4b23      	ldr	r3, [pc, #140]	@ (8005d38 <xTaskResumeAll+0x12c>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d302      	bcc.n	8005cb8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005cb2:	4b22      	ldr	r3, [pc, #136]	@ (8005d3c <xTaskResumeAll+0x130>)
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cb8:	4b1c      	ldr	r3, [pc, #112]	@ (8005d2c <xTaskResumeAll+0x120>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d1cc      	bne.n	8005c5a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d001      	beq.n	8005cca <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005cc6:	f000 fa0b 	bl	80060e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005cca:	4b1d      	ldr	r3, [pc, #116]	@ (8005d40 <xTaskResumeAll+0x134>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d010      	beq.n	8005cf8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005cd6:	f000 f837 	bl	8005d48 <xTaskIncrementTick>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d002      	beq.n	8005ce6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005ce0:	4b16      	ldr	r3, [pc, #88]	@ (8005d3c <xTaskResumeAll+0x130>)
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	3b01      	subs	r3, #1
 8005cea:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d1f1      	bne.n	8005cd6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005cf2:	4b13      	ldr	r3, [pc, #76]	@ (8005d40 <xTaskResumeAll+0x134>)
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005cf8:	4b10      	ldr	r3, [pc, #64]	@ (8005d3c <xTaskResumeAll+0x130>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d009      	beq.n	8005d14 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005d00:	2301      	movs	r3, #1
 8005d02:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005d04:	4b0f      	ldr	r3, [pc, #60]	@ (8005d44 <xTaskResumeAll+0x138>)
 8005d06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d0a:	601a      	str	r2, [r3, #0]
 8005d0c:	f3bf 8f4f 	dsb	sy
 8005d10:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005d14:	f000 fbaa 	bl	800646c <vPortExitCritical>

	return xAlreadyYielded;
 8005d18:	68bb      	ldr	r3, [r7, #8]
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3710      	adds	r7, #16
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	20000730 	.word	0x20000730
 8005d28:	20000708 	.word	0x20000708
 8005d2c:	200006c8 	.word	0x200006c8
 8005d30:	20000710 	.word	0x20000710
 8005d34:	2000060c 	.word	0x2000060c
 8005d38:	20000608 	.word	0x20000608
 8005d3c:	2000071c 	.word	0x2000071c
 8005d40:	20000718 	.word	0x20000718
 8005d44:	e000ed04 	.word	0xe000ed04

08005d48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b086      	sub	sp, #24
 8005d4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d52:	4b4f      	ldr	r3, [pc, #316]	@ (8005e90 <xTaskIncrementTick+0x148>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	f040 808f 	bne.w	8005e7a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005d5c:	4b4d      	ldr	r3, [pc, #308]	@ (8005e94 <xTaskIncrementTick+0x14c>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	3301      	adds	r3, #1
 8005d62:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005d64:	4a4b      	ldr	r2, [pc, #300]	@ (8005e94 <xTaskIncrementTick+0x14c>)
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d121      	bne.n	8005db4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005d70:	4b49      	ldr	r3, [pc, #292]	@ (8005e98 <xTaskIncrementTick+0x150>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d00b      	beq.n	8005d92 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005d7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d7e:	f383 8811 	msr	BASEPRI, r3
 8005d82:	f3bf 8f6f 	isb	sy
 8005d86:	f3bf 8f4f 	dsb	sy
 8005d8a:	603b      	str	r3, [r7, #0]
}
 8005d8c:	bf00      	nop
 8005d8e:	bf00      	nop
 8005d90:	e7fd      	b.n	8005d8e <xTaskIncrementTick+0x46>
 8005d92:	4b41      	ldr	r3, [pc, #260]	@ (8005e98 <xTaskIncrementTick+0x150>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	60fb      	str	r3, [r7, #12]
 8005d98:	4b40      	ldr	r3, [pc, #256]	@ (8005e9c <xTaskIncrementTick+0x154>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a3e      	ldr	r2, [pc, #248]	@ (8005e98 <xTaskIncrementTick+0x150>)
 8005d9e:	6013      	str	r3, [r2, #0]
 8005da0:	4a3e      	ldr	r2, [pc, #248]	@ (8005e9c <xTaskIncrementTick+0x154>)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6013      	str	r3, [r2, #0]
 8005da6:	4b3e      	ldr	r3, [pc, #248]	@ (8005ea0 <xTaskIncrementTick+0x158>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	3301      	adds	r3, #1
 8005dac:	4a3c      	ldr	r2, [pc, #240]	@ (8005ea0 <xTaskIncrementTick+0x158>)
 8005dae:	6013      	str	r3, [r2, #0]
 8005db0:	f000 f996 	bl	80060e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005db4:	4b3b      	ldr	r3, [pc, #236]	@ (8005ea4 <xTaskIncrementTick+0x15c>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d348      	bcc.n	8005e50 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005dbe:	4b36      	ldr	r3, [pc, #216]	@ (8005e98 <xTaskIncrementTick+0x150>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d104      	bne.n	8005dd2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dc8:	4b36      	ldr	r3, [pc, #216]	@ (8005ea4 <xTaskIncrementTick+0x15c>)
 8005dca:	f04f 32ff 	mov.w	r2, #4294967295
 8005dce:	601a      	str	r2, [r3, #0]
					break;
 8005dd0:	e03e      	b.n	8005e50 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005dd2:	4b31      	ldr	r3, [pc, #196]	@ (8005e98 <xTaskIncrementTick+0x150>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d203      	bcs.n	8005df2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005dea:	4a2e      	ldr	r2, [pc, #184]	@ (8005ea4 <xTaskIncrementTick+0x15c>)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005df0:	e02e      	b.n	8005e50 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	3304      	adds	r3, #4
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7ff fca2 	bl	8005740 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d004      	beq.n	8005e0e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	3318      	adds	r3, #24
 8005e08:	4618      	mov	r0, r3
 8005e0a:	f7ff fc99 	bl	8005740 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e12:	2201      	movs	r2, #1
 8005e14:	409a      	lsls	r2, r3
 8005e16:	4b24      	ldr	r3, [pc, #144]	@ (8005ea8 <xTaskIncrementTick+0x160>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	4a22      	ldr	r2, [pc, #136]	@ (8005ea8 <xTaskIncrementTick+0x160>)
 8005e1e:	6013      	str	r3, [r2, #0]
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e24:	4613      	mov	r3, r2
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	4413      	add	r3, r2
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	4a1f      	ldr	r2, [pc, #124]	@ (8005eac <xTaskIncrementTick+0x164>)
 8005e2e:	441a      	add	r2, r3
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	3304      	adds	r3, #4
 8005e34:	4619      	mov	r1, r3
 8005e36:	4610      	mov	r0, r2
 8005e38:	f7ff fc27 	bl	800568a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e40:	4b1b      	ldr	r3, [pc, #108]	@ (8005eb0 <xTaskIncrementTick+0x168>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d3b9      	bcc.n	8005dbe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e4e:	e7b6      	b.n	8005dbe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005e50:	4b17      	ldr	r3, [pc, #92]	@ (8005eb0 <xTaskIncrementTick+0x168>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e56:	4915      	ldr	r1, [pc, #84]	@ (8005eac <xTaskIncrementTick+0x164>)
 8005e58:	4613      	mov	r3, r2
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	4413      	add	r3, r2
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	440b      	add	r3, r1
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d901      	bls.n	8005e6c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005e6c:	4b11      	ldr	r3, [pc, #68]	@ (8005eb4 <xTaskIncrementTick+0x16c>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d007      	beq.n	8005e84 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005e74:	2301      	movs	r3, #1
 8005e76:	617b      	str	r3, [r7, #20]
 8005e78:	e004      	b.n	8005e84 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8005eb8 <xTaskIncrementTick+0x170>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	3301      	adds	r3, #1
 8005e80:	4a0d      	ldr	r2, [pc, #52]	@ (8005eb8 <xTaskIncrementTick+0x170>)
 8005e82:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005e84:	697b      	ldr	r3, [r7, #20]
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3718      	adds	r7, #24
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	20000730 	.word	0x20000730
 8005e94:	2000070c 	.word	0x2000070c
 8005e98:	200006c0 	.word	0x200006c0
 8005e9c:	200006c4 	.word	0x200006c4
 8005ea0:	20000720 	.word	0x20000720
 8005ea4:	20000728 	.word	0x20000728
 8005ea8:	20000710 	.word	0x20000710
 8005eac:	2000060c 	.word	0x2000060c
 8005eb0:	20000608 	.word	0x20000608
 8005eb4:	2000071c 	.word	0x2000071c
 8005eb8:	20000718 	.word	0x20000718

08005ebc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b087      	sub	sp, #28
 8005ec0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005ec2:	4b27      	ldr	r3, [pc, #156]	@ (8005f60 <vTaskSwitchContext+0xa4>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d003      	beq.n	8005ed2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005eca:	4b26      	ldr	r3, [pc, #152]	@ (8005f64 <vTaskSwitchContext+0xa8>)
 8005ecc:	2201      	movs	r2, #1
 8005ece:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005ed0:	e040      	b.n	8005f54 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8005ed2:	4b24      	ldr	r3, [pc, #144]	@ (8005f64 <vTaskSwitchContext+0xa8>)
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ed8:	4b23      	ldr	r3, [pc, #140]	@ (8005f68 <vTaskSwitchContext+0xac>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	fab3 f383 	clz	r3, r3
 8005ee4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005ee6:	7afb      	ldrb	r3, [r7, #11]
 8005ee8:	f1c3 031f 	rsb	r3, r3, #31
 8005eec:	617b      	str	r3, [r7, #20]
 8005eee:	491f      	ldr	r1, [pc, #124]	@ (8005f6c <vTaskSwitchContext+0xb0>)
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	4613      	mov	r3, r2
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	4413      	add	r3, r2
 8005ef8:	009b      	lsls	r3, r3, #2
 8005efa:	440b      	add	r3, r1
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d10b      	bne.n	8005f1a <vTaskSwitchContext+0x5e>
	__asm volatile
 8005f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f06:	f383 8811 	msr	BASEPRI, r3
 8005f0a:	f3bf 8f6f 	isb	sy
 8005f0e:	f3bf 8f4f 	dsb	sy
 8005f12:	607b      	str	r3, [r7, #4]
}
 8005f14:	bf00      	nop
 8005f16:	bf00      	nop
 8005f18:	e7fd      	b.n	8005f16 <vTaskSwitchContext+0x5a>
 8005f1a:	697a      	ldr	r2, [r7, #20]
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	009b      	lsls	r3, r3, #2
 8005f20:	4413      	add	r3, r2
 8005f22:	009b      	lsls	r3, r3, #2
 8005f24:	4a11      	ldr	r2, [pc, #68]	@ (8005f6c <vTaskSwitchContext+0xb0>)
 8005f26:	4413      	add	r3, r2
 8005f28:	613b      	str	r3, [r7, #16]
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	605a      	str	r2, [r3, #4]
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	685a      	ldr	r2, [r3, #4]
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	3308      	adds	r3, #8
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d104      	bne.n	8005f4a <vTaskSwitchContext+0x8e>
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	685a      	ldr	r2, [r3, #4]
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	605a      	str	r2, [r3, #4]
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	4a07      	ldr	r2, [pc, #28]	@ (8005f70 <vTaskSwitchContext+0xb4>)
 8005f52:	6013      	str	r3, [r2, #0]
}
 8005f54:	bf00      	nop
 8005f56:	371c      	adds	r7, #28
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bc80      	pop	{r7}
 8005f5c:	4770      	bx	lr
 8005f5e:	bf00      	nop
 8005f60:	20000730 	.word	0x20000730
 8005f64:	2000071c 	.word	0x2000071c
 8005f68:	20000710 	.word	0x20000710
 8005f6c:	2000060c 	.word	0x2000060c
 8005f70:	20000608 	.word	0x20000608

08005f74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005f7c:	f000 f852 	bl	8006024 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005f80:	4b06      	ldr	r3, [pc, #24]	@ (8005f9c <prvIdleTask+0x28>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d9f9      	bls.n	8005f7c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005f88:	4b05      	ldr	r3, [pc, #20]	@ (8005fa0 <prvIdleTask+0x2c>)
 8005f8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f8e:	601a      	str	r2, [r3, #0]
 8005f90:	f3bf 8f4f 	dsb	sy
 8005f94:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005f98:	e7f0      	b.n	8005f7c <prvIdleTask+0x8>
 8005f9a:	bf00      	nop
 8005f9c:	2000060c 	.word	0x2000060c
 8005fa0:	e000ed04 	.word	0xe000ed04

08005fa4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005faa:	2300      	movs	r3, #0
 8005fac:	607b      	str	r3, [r7, #4]
 8005fae:	e00c      	b.n	8005fca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	4413      	add	r3, r2
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	4a12      	ldr	r2, [pc, #72]	@ (8006004 <prvInitialiseTaskLists+0x60>)
 8005fbc:	4413      	add	r3, r2
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f7ff fb38 	bl	8005634 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	607b      	str	r3, [r7, #4]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2b06      	cmp	r3, #6
 8005fce:	d9ef      	bls.n	8005fb0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005fd0:	480d      	ldr	r0, [pc, #52]	@ (8006008 <prvInitialiseTaskLists+0x64>)
 8005fd2:	f7ff fb2f 	bl	8005634 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005fd6:	480d      	ldr	r0, [pc, #52]	@ (800600c <prvInitialiseTaskLists+0x68>)
 8005fd8:	f7ff fb2c 	bl	8005634 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005fdc:	480c      	ldr	r0, [pc, #48]	@ (8006010 <prvInitialiseTaskLists+0x6c>)
 8005fde:	f7ff fb29 	bl	8005634 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005fe2:	480c      	ldr	r0, [pc, #48]	@ (8006014 <prvInitialiseTaskLists+0x70>)
 8005fe4:	f7ff fb26 	bl	8005634 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005fe8:	480b      	ldr	r0, [pc, #44]	@ (8006018 <prvInitialiseTaskLists+0x74>)
 8005fea:	f7ff fb23 	bl	8005634 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005fee:	4b0b      	ldr	r3, [pc, #44]	@ (800601c <prvInitialiseTaskLists+0x78>)
 8005ff0:	4a05      	ldr	r2, [pc, #20]	@ (8006008 <prvInitialiseTaskLists+0x64>)
 8005ff2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8006020 <prvInitialiseTaskLists+0x7c>)
 8005ff6:	4a05      	ldr	r2, [pc, #20]	@ (800600c <prvInitialiseTaskLists+0x68>)
 8005ff8:	601a      	str	r2, [r3, #0]
}
 8005ffa:	bf00      	nop
 8005ffc:	3708      	adds	r7, #8
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}
 8006002:	bf00      	nop
 8006004:	2000060c 	.word	0x2000060c
 8006008:	20000698 	.word	0x20000698
 800600c:	200006ac 	.word	0x200006ac
 8006010:	200006c8 	.word	0x200006c8
 8006014:	200006dc 	.word	0x200006dc
 8006018:	200006f4 	.word	0x200006f4
 800601c:	200006c0 	.word	0x200006c0
 8006020:	200006c4 	.word	0x200006c4

08006024 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b082      	sub	sp, #8
 8006028:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800602a:	e019      	b.n	8006060 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800602c:	f000 f9ee 	bl	800640c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006030:	4b10      	ldr	r3, [pc, #64]	@ (8006074 <prvCheckTasksWaitingTermination+0x50>)
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	3304      	adds	r3, #4
 800603c:	4618      	mov	r0, r3
 800603e:	f7ff fb7f 	bl	8005740 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006042:	4b0d      	ldr	r3, [pc, #52]	@ (8006078 <prvCheckTasksWaitingTermination+0x54>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	3b01      	subs	r3, #1
 8006048:	4a0b      	ldr	r2, [pc, #44]	@ (8006078 <prvCheckTasksWaitingTermination+0x54>)
 800604a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800604c:	4b0b      	ldr	r3, [pc, #44]	@ (800607c <prvCheckTasksWaitingTermination+0x58>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	3b01      	subs	r3, #1
 8006052:	4a0a      	ldr	r2, [pc, #40]	@ (800607c <prvCheckTasksWaitingTermination+0x58>)
 8006054:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006056:	f000 fa09 	bl	800646c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 f810 	bl	8006080 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006060:	4b06      	ldr	r3, [pc, #24]	@ (800607c <prvCheckTasksWaitingTermination+0x58>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d1e1      	bne.n	800602c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006068:	bf00      	nop
 800606a:	bf00      	nop
 800606c:	3708      	adds	r7, #8
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
 8006072:	bf00      	nop
 8006074:	200006dc 	.word	0x200006dc
 8006078:	20000708 	.word	0x20000708
 800607c:	200006f0 	.word	0x200006f0

08006080 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800608e:	2b00      	cmp	r3, #0
 8006090:	d108      	bne.n	80060a4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006096:	4618      	mov	r0, r3
 8006098:	f000 fb48 	bl	800672c <vPortFree>
				vPortFree( pxTCB );
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f000 fb45 	bl	800672c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80060a2:	e019      	b.n	80060d8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d103      	bne.n	80060b6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 fb3c 	bl	800672c <vPortFree>
	}
 80060b4:	e010      	b.n	80060d8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d00b      	beq.n	80060d8 <prvDeleteTCB+0x58>
	__asm volatile
 80060c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c4:	f383 8811 	msr	BASEPRI, r3
 80060c8:	f3bf 8f6f 	isb	sy
 80060cc:	f3bf 8f4f 	dsb	sy
 80060d0:	60fb      	str	r3, [r7, #12]
}
 80060d2:	bf00      	nop
 80060d4:	bf00      	nop
 80060d6:	e7fd      	b.n	80060d4 <prvDeleteTCB+0x54>
	}
 80060d8:	bf00      	nop
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060e6:	4b0c      	ldr	r3, [pc, #48]	@ (8006118 <prvResetNextTaskUnblockTime+0x38>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d104      	bne.n	80060fa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80060f0:	4b0a      	ldr	r3, [pc, #40]	@ (800611c <prvResetNextTaskUnblockTime+0x3c>)
 80060f2:	f04f 32ff 	mov.w	r2, #4294967295
 80060f6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80060f8:	e008      	b.n	800610c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060fa:	4b07      	ldr	r3, [pc, #28]	@ (8006118 <prvResetNextTaskUnblockTime+0x38>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	4a04      	ldr	r2, [pc, #16]	@ (800611c <prvResetNextTaskUnblockTime+0x3c>)
 800610a:	6013      	str	r3, [r2, #0]
}
 800610c:	bf00      	nop
 800610e:	370c      	adds	r7, #12
 8006110:	46bd      	mov	sp, r7
 8006112:	bc80      	pop	{r7}
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop
 8006118:	200006c0 	.word	0x200006c0
 800611c:	20000728 	.word	0x20000728

08006120 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006126:	4b0b      	ldr	r3, [pc, #44]	@ (8006154 <xTaskGetSchedulerState+0x34>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d102      	bne.n	8006134 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800612e:	2301      	movs	r3, #1
 8006130:	607b      	str	r3, [r7, #4]
 8006132:	e008      	b.n	8006146 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006134:	4b08      	ldr	r3, [pc, #32]	@ (8006158 <xTaskGetSchedulerState+0x38>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d102      	bne.n	8006142 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800613c:	2302      	movs	r3, #2
 800613e:	607b      	str	r3, [r7, #4]
 8006140:	e001      	b.n	8006146 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006142:	2300      	movs	r3, #0
 8006144:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006146:	687b      	ldr	r3, [r7, #4]
	}
 8006148:	4618      	mov	r0, r3
 800614a:	370c      	adds	r7, #12
 800614c:	46bd      	mov	sp, r7
 800614e:	bc80      	pop	{r7}
 8006150:	4770      	bx	lr
 8006152:	bf00      	nop
 8006154:	20000714 	.word	0x20000714
 8006158:	20000730 	.word	0x20000730

0800615c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b084      	sub	sp, #16
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006166:	4b29      	ldr	r3, [pc, #164]	@ (800620c <prvAddCurrentTaskToDelayedList+0xb0>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800616c:	4b28      	ldr	r3, [pc, #160]	@ (8006210 <prvAddCurrentTaskToDelayedList+0xb4>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	3304      	adds	r3, #4
 8006172:	4618      	mov	r0, r3
 8006174:	f7ff fae4 	bl	8005740 <uxListRemove>
 8006178:	4603      	mov	r3, r0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d10b      	bne.n	8006196 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800617e:	4b24      	ldr	r3, [pc, #144]	@ (8006210 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006184:	2201      	movs	r2, #1
 8006186:	fa02 f303 	lsl.w	r3, r2, r3
 800618a:	43da      	mvns	r2, r3
 800618c:	4b21      	ldr	r3, [pc, #132]	@ (8006214 <prvAddCurrentTaskToDelayedList+0xb8>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4013      	ands	r3, r2
 8006192:	4a20      	ldr	r2, [pc, #128]	@ (8006214 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006194:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800619c:	d10a      	bne.n	80061b4 <prvAddCurrentTaskToDelayedList+0x58>
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d007      	beq.n	80061b4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061a4:	4b1a      	ldr	r3, [pc, #104]	@ (8006210 <prvAddCurrentTaskToDelayedList+0xb4>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	3304      	adds	r3, #4
 80061aa:	4619      	mov	r1, r3
 80061ac:	481a      	ldr	r0, [pc, #104]	@ (8006218 <prvAddCurrentTaskToDelayedList+0xbc>)
 80061ae:	f7ff fa6c 	bl	800568a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80061b2:	e026      	b.n	8006202 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80061b4:	68fa      	ldr	r2, [r7, #12]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4413      	add	r3, r2
 80061ba:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80061bc:	4b14      	ldr	r3, [pc, #80]	@ (8006210 <prvAddCurrentTaskToDelayedList+0xb4>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	68ba      	ldr	r2, [r7, #8]
 80061c2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80061c4:	68ba      	ldr	r2, [r7, #8]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d209      	bcs.n	80061e0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061cc:	4b13      	ldr	r3, [pc, #76]	@ (800621c <prvAddCurrentTaskToDelayedList+0xc0>)
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	4b0f      	ldr	r3, [pc, #60]	@ (8006210 <prvAddCurrentTaskToDelayedList+0xb4>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	3304      	adds	r3, #4
 80061d6:	4619      	mov	r1, r3
 80061d8:	4610      	mov	r0, r2
 80061da:	f7ff fa79 	bl	80056d0 <vListInsert>
}
 80061de:	e010      	b.n	8006202 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061e0:	4b0f      	ldr	r3, [pc, #60]	@ (8006220 <prvAddCurrentTaskToDelayedList+0xc4>)
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	4b0a      	ldr	r3, [pc, #40]	@ (8006210 <prvAddCurrentTaskToDelayedList+0xb4>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	3304      	adds	r3, #4
 80061ea:	4619      	mov	r1, r3
 80061ec:	4610      	mov	r0, r2
 80061ee:	f7ff fa6f 	bl	80056d0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80061f2:	4b0c      	ldr	r3, [pc, #48]	@ (8006224 <prvAddCurrentTaskToDelayedList+0xc8>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68ba      	ldr	r2, [r7, #8]
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d202      	bcs.n	8006202 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80061fc:	4a09      	ldr	r2, [pc, #36]	@ (8006224 <prvAddCurrentTaskToDelayedList+0xc8>)
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	6013      	str	r3, [r2, #0]
}
 8006202:	bf00      	nop
 8006204:	3710      	adds	r7, #16
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	2000070c 	.word	0x2000070c
 8006210:	20000608 	.word	0x20000608
 8006214:	20000710 	.word	0x20000710
 8006218:	200006f4 	.word	0x200006f4
 800621c:	200006c4 	.word	0x200006c4
 8006220:	200006c0 	.word	0x200006c0
 8006224:	20000728 	.word	0x20000728

08006228 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	3b04      	subs	r3, #4
 8006238:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006240:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	3b04      	subs	r3, #4
 8006246:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	f023 0201 	bic.w	r2, r3, #1
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	3b04      	subs	r3, #4
 8006256:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006258:	4a08      	ldr	r2, [pc, #32]	@ (800627c <pxPortInitialiseStack+0x54>)
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	3b14      	subs	r3, #20
 8006262:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	3b20      	subs	r3, #32
 800626e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006270:	68fb      	ldr	r3, [r7, #12]
}
 8006272:	4618      	mov	r0, r3
 8006274:	3714      	adds	r7, #20
 8006276:	46bd      	mov	sp, r7
 8006278:	bc80      	pop	{r7}
 800627a:	4770      	bx	lr
 800627c:	08006281 	.word	0x08006281

08006280 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006280:	b480      	push	{r7}
 8006282:	b085      	sub	sp, #20
 8006284:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006286:	2300      	movs	r3, #0
 8006288:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800628a:	4b12      	ldr	r3, [pc, #72]	@ (80062d4 <prvTaskExitError+0x54>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006292:	d00b      	beq.n	80062ac <prvTaskExitError+0x2c>
	__asm volatile
 8006294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006298:	f383 8811 	msr	BASEPRI, r3
 800629c:	f3bf 8f6f 	isb	sy
 80062a0:	f3bf 8f4f 	dsb	sy
 80062a4:	60fb      	str	r3, [r7, #12]
}
 80062a6:	bf00      	nop
 80062a8:	bf00      	nop
 80062aa:	e7fd      	b.n	80062a8 <prvTaskExitError+0x28>
	__asm volatile
 80062ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b0:	f383 8811 	msr	BASEPRI, r3
 80062b4:	f3bf 8f6f 	isb	sy
 80062b8:	f3bf 8f4f 	dsb	sy
 80062bc:	60bb      	str	r3, [r7, #8]
}
 80062be:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80062c0:	bf00      	nop
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d0fc      	beq.n	80062c2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80062c8:	bf00      	nop
 80062ca:	bf00      	nop
 80062cc:	3714      	adds	r7, #20
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bc80      	pop	{r7}
 80062d2:	4770      	bx	lr
 80062d4:	20000010 	.word	0x20000010
	...

080062e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80062e0:	4b07      	ldr	r3, [pc, #28]	@ (8006300 <pxCurrentTCBConst2>)
 80062e2:	6819      	ldr	r1, [r3, #0]
 80062e4:	6808      	ldr	r0, [r1, #0]
 80062e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80062ea:	f380 8809 	msr	PSP, r0
 80062ee:	f3bf 8f6f 	isb	sy
 80062f2:	f04f 0000 	mov.w	r0, #0
 80062f6:	f380 8811 	msr	BASEPRI, r0
 80062fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80062fe:	4770      	bx	lr

08006300 <pxCurrentTCBConst2>:
 8006300:	20000608 	.word	0x20000608
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006304:	bf00      	nop
 8006306:	bf00      	nop

08006308 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006308:	4806      	ldr	r0, [pc, #24]	@ (8006324 <prvPortStartFirstTask+0x1c>)
 800630a:	6800      	ldr	r0, [r0, #0]
 800630c:	6800      	ldr	r0, [r0, #0]
 800630e:	f380 8808 	msr	MSP, r0
 8006312:	b662      	cpsie	i
 8006314:	b661      	cpsie	f
 8006316:	f3bf 8f4f 	dsb	sy
 800631a:	f3bf 8f6f 	isb	sy
 800631e:	df00      	svc	0
 8006320:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006322:	bf00      	nop
 8006324:	e000ed08 	.word	0xe000ed08

08006328 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b084      	sub	sp, #16
 800632c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800632e:	4b32      	ldr	r3, [pc, #200]	@ (80063f8 <xPortStartScheduler+0xd0>)
 8006330:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	781b      	ldrb	r3, [r3, #0]
 8006336:	b2db      	uxtb	r3, r3
 8006338:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	22ff      	movs	r2, #255	@ 0xff
 800633e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	b2db      	uxtb	r3, r3
 8006346:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006348:	78fb      	ldrb	r3, [r7, #3]
 800634a:	b2db      	uxtb	r3, r3
 800634c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006350:	b2da      	uxtb	r2, r3
 8006352:	4b2a      	ldr	r3, [pc, #168]	@ (80063fc <xPortStartScheduler+0xd4>)
 8006354:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006356:	4b2a      	ldr	r3, [pc, #168]	@ (8006400 <xPortStartScheduler+0xd8>)
 8006358:	2207      	movs	r2, #7
 800635a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800635c:	e009      	b.n	8006372 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800635e:	4b28      	ldr	r3, [pc, #160]	@ (8006400 <xPortStartScheduler+0xd8>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	3b01      	subs	r3, #1
 8006364:	4a26      	ldr	r2, [pc, #152]	@ (8006400 <xPortStartScheduler+0xd8>)
 8006366:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006368:	78fb      	ldrb	r3, [r7, #3]
 800636a:	b2db      	uxtb	r3, r3
 800636c:	005b      	lsls	r3, r3, #1
 800636e:	b2db      	uxtb	r3, r3
 8006370:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006372:	78fb      	ldrb	r3, [r7, #3]
 8006374:	b2db      	uxtb	r3, r3
 8006376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800637a:	2b80      	cmp	r3, #128	@ 0x80
 800637c:	d0ef      	beq.n	800635e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800637e:	4b20      	ldr	r3, [pc, #128]	@ (8006400 <xPortStartScheduler+0xd8>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f1c3 0307 	rsb	r3, r3, #7
 8006386:	2b04      	cmp	r3, #4
 8006388:	d00b      	beq.n	80063a2 <xPortStartScheduler+0x7a>
	__asm volatile
 800638a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800638e:	f383 8811 	msr	BASEPRI, r3
 8006392:	f3bf 8f6f 	isb	sy
 8006396:	f3bf 8f4f 	dsb	sy
 800639a:	60bb      	str	r3, [r7, #8]
}
 800639c:	bf00      	nop
 800639e:	bf00      	nop
 80063a0:	e7fd      	b.n	800639e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80063a2:	4b17      	ldr	r3, [pc, #92]	@ (8006400 <xPortStartScheduler+0xd8>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	021b      	lsls	r3, r3, #8
 80063a8:	4a15      	ldr	r2, [pc, #84]	@ (8006400 <xPortStartScheduler+0xd8>)
 80063aa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80063ac:	4b14      	ldr	r3, [pc, #80]	@ (8006400 <xPortStartScheduler+0xd8>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80063b4:	4a12      	ldr	r2, [pc, #72]	@ (8006400 <xPortStartScheduler+0xd8>)
 80063b6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	b2da      	uxtb	r2, r3
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80063c0:	4b10      	ldr	r3, [pc, #64]	@ (8006404 <xPortStartScheduler+0xdc>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a0f      	ldr	r2, [pc, #60]	@ (8006404 <xPortStartScheduler+0xdc>)
 80063c6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80063ca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80063cc:	4b0d      	ldr	r3, [pc, #52]	@ (8006404 <xPortStartScheduler+0xdc>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a0c      	ldr	r2, [pc, #48]	@ (8006404 <xPortStartScheduler+0xdc>)
 80063d2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80063d6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80063d8:	f000 f8b8 	bl	800654c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80063dc:	4b0a      	ldr	r3, [pc, #40]	@ (8006408 <xPortStartScheduler+0xe0>)
 80063de:	2200      	movs	r2, #0
 80063e0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80063e2:	f7ff ff91 	bl	8006308 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80063e6:	f7ff fd69 	bl	8005ebc <vTaskSwitchContext>
	prvTaskExitError();
 80063ea:	f7ff ff49 	bl	8006280 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	e000e400 	.word	0xe000e400
 80063fc:	20000734 	.word	0x20000734
 8006400:	20000738 	.word	0x20000738
 8006404:	e000ed20 	.word	0xe000ed20
 8006408:	20000010 	.word	0x20000010

0800640c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
	__asm volatile
 8006412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006416:	f383 8811 	msr	BASEPRI, r3
 800641a:	f3bf 8f6f 	isb	sy
 800641e:	f3bf 8f4f 	dsb	sy
 8006422:	607b      	str	r3, [r7, #4]
}
 8006424:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006426:	4b0f      	ldr	r3, [pc, #60]	@ (8006464 <vPortEnterCritical+0x58>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	3301      	adds	r3, #1
 800642c:	4a0d      	ldr	r2, [pc, #52]	@ (8006464 <vPortEnterCritical+0x58>)
 800642e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006430:	4b0c      	ldr	r3, [pc, #48]	@ (8006464 <vPortEnterCritical+0x58>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	2b01      	cmp	r3, #1
 8006436:	d110      	bne.n	800645a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006438:	4b0b      	ldr	r3, [pc, #44]	@ (8006468 <vPortEnterCritical+0x5c>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	b2db      	uxtb	r3, r3
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00b      	beq.n	800645a <vPortEnterCritical+0x4e>
	__asm volatile
 8006442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006446:	f383 8811 	msr	BASEPRI, r3
 800644a:	f3bf 8f6f 	isb	sy
 800644e:	f3bf 8f4f 	dsb	sy
 8006452:	603b      	str	r3, [r7, #0]
}
 8006454:	bf00      	nop
 8006456:	bf00      	nop
 8006458:	e7fd      	b.n	8006456 <vPortEnterCritical+0x4a>
	}
}
 800645a:	bf00      	nop
 800645c:	370c      	adds	r7, #12
 800645e:	46bd      	mov	sp, r7
 8006460:	bc80      	pop	{r7}
 8006462:	4770      	bx	lr
 8006464:	20000010 	.word	0x20000010
 8006468:	e000ed04 	.word	0xe000ed04

0800646c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800646c:	b480      	push	{r7}
 800646e:	b083      	sub	sp, #12
 8006470:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006472:	4b12      	ldr	r3, [pc, #72]	@ (80064bc <vPortExitCritical+0x50>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d10b      	bne.n	8006492 <vPortExitCritical+0x26>
	__asm volatile
 800647a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800647e:	f383 8811 	msr	BASEPRI, r3
 8006482:	f3bf 8f6f 	isb	sy
 8006486:	f3bf 8f4f 	dsb	sy
 800648a:	607b      	str	r3, [r7, #4]
}
 800648c:	bf00      	nop
 800648e:	bf00      	nop
 8006490:	e7fd      	b.n	800648e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006492:	4b0a      	ldr	r3, [pc, #40]	@ (80064bc <vPortExitCritical+0x50>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	3b01      	subs	r3, #1
 8006498:	4a08      	ldr	r2, [pc, #32]	@ (80064bc <vPortExitCritical+0x50>)
 800649a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800649c:	4b07      	ldr	r3, [pc, #28]	@ (80064bc <vPortExitCritical+0x50>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d105      	bne.n	80064b0 <vPortExitCritical+0x44>
 80064a4:	2300      	movs	r3, #0
 80064a6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80064ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80064b0:	bf00      	nop
 80064b2:	370c      	adds	r7, #12
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bc80      	pop	{r7}
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop
 80064bc:	20000010 	.word	0x20000010

080064c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80064c0:	f3ef 8009 	mrs	r0, PSP
 80064c4:	f3bf 8f6f 	isb	sy
 80064c8:	4b0d      	ldr	r3, [pc, #52]	@ (8006500 <pxCurrentTCBConst>)
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80064d0:	6010      	str	r0, [r2, #0]
 80064d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80064d6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80064da:	f380 8811 	msr	BASEPRI, r0
 80064de:	f7ff fced 	bl	8005ebc <vTaskSwitchContext>
 80064e2:	f04f 0000 	mov.w	r0, #0
 80064e6:	f380 8811 	msr	BASEPRI, r0
 80064ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80064ee:	6819      	ldr	r1, [r3, #0]
 80064f0:	6808      	ldr	r0, [r1, #0]
 80064f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80064f6:	f380 8809 	msr	PSP, r0
 80064fa:	f3bf 8f6f 	isb	sy
 80064fe:	4770      	bx	lr

08006500 <pxCurrentTCBConst>:
 8006500:	20000608 	.word	0x20000608
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006504:	bf00      	nop
 8006506:	bf00      	nop

08006508 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0
	__asm volatile
 800650e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006512:	f383 8811 	msr	BASEPRI, r3
 8006516:	f3bf 8f6f 	isb	sy
 800651a:	f3bf 8f4f 	dsb	sy
 800651e:	607b      	str	r3, [r7, #4]
}
 8006520:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006522:	f7ff fc11 	bl	8005d48 <xTaskIncrementTick>
 8006526:	4603      	mov	r3, r0
 8006528:	2b00      	cmp	r3, #0
 800652a:	d003      	beq.n	8006534 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800652c:	4b06      	ldr	r3, [pc, #24]	@ (8006548 <xPortSysTickHandler+0x40>)
 800652e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006532:	601a      	str	r2, [r3, #0]
 8006534:	2300      	movs	r3, #0
 8006536:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	f383 8811 	msr	BASEPRI, r3
}
 800653e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006540:	bf00      	nop
 8006542:	3708      	adds	r7, #8
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}
 8006548:	e000ed04 	.word	0xe000ed04

0800654c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800654c:	b480      	push	{r7}
 800654e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006550:	4b0a      	ldr	r3, [pc, #40]	@ (800657c <vPortSetupTimerInterrupt+0x30>)
 8006552:	2200      	movs	r2, #0
 8006554:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006556:	4b0a      	ldr	r3, [pc, #40]	@ (8006580 <vPortSetupTimerInterrupt+0x34>)
 8006558:	2200      	movs	r2, #0
 800655a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800655c:	4b09      	ldr	r3, [pc, #36]	@ (8006584 <vPortSetupTimerInterrupt+0x38>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a09      	ldr	r2, [pc, #36]	@ (8006588 <vPortSetupTimerInterrupt+0x3c>)
 8006562:	fba2 2303 	umull	r2, r3, r2, r3
 8006566:	099b      	lsrs	r3, r3, #6
 8006568:	4a08      	ldr	r2, [pc, #32]	@ (800658c <vPortSetupTimerInterrupt+0x40>)
 800656a:	3b01      	subs	r3, #1
 800656c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800656e:	4b03      	ldr	r3, [pc, #12]	@ (800657c <vPortSetupTimerInterrupt+0x30>)
 8006570:	2207      	movs	r2, #7
 8006572:	601a      	str	r2, [r3, #0]
}
 8006574:	bf00      	nop
 8006576:	46bd      	mov	sp, r7
 8006578:	bc80      	pop	{r7}
 800657a:	4770      	bx	lr
 800657c:	e000e010 	.word	0xe000e010
 8006580:	e000e018 	.word	0xe000e018
 8006584:	20000004 	.word	0x20000004
 8006588:	10624dd3 	.word	0x10624dd3
 800658c:	e000e014 	.word	0xe000e014

08006590 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b08a      	sub	sp, #40	@ 0x28
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006598:	2300      	movs	r3, #0
 800659a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800659c:	f7ff fb28 	bl	8005bf0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80065a0:	4b5c      	ldr	r3, [pc, #368]	@ (8006714 <pvPortMalloc+0x184>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d101      	bne.n	80065ac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80065a8:	f000 f924 	bl	80067f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80065ac:	4b5a      	ldr	r3, [pc, #360]	@ (8006718 <pvPortMalloc+0x188>)
 80065ae:	681a      	ldr	r2, [r3, #0]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4013      	ands	r3, r2
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	f040 8095 	bne.w	80066e4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d01e      	beq.n	80065fe <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80065c0:	2208      	movs	r2, #8
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4413      	add	r3, r2
 80065c6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f003 0307 	and.w	r3, r3, #7
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d015      	beq.n	80065fe <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f023 0307 	bic.w	r3, r3, #7
 80065d8:	3308      	adds	r3, #8
 80065da:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f003 0307 	and.w	r3, r3, #7
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00b      	beq.n	80065fe <pvPortMalloc+0x6e>
	__asm volatile
 80065e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ea:	f383 8811 	msr	BASEPRI, r3
 80065ee:	f3bf 8f6f 	isb	sy
 80065f2:	f3bf 8f4f 	dsb	sy
 80065f6:	617b      	str	r3, [r7, #20]
}
 80065f8:	bf00      	nop
 80065fa:	bf00      	nop
 80065fc:	e7fd      	b.n	80065fa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d06f      	beq.n	80066e4 <pvPortMalloc+0x154>
 8006604:	4b45      	ldr	r3, [pc, #276]	@ (800671c <pvPortMalloc+0x18c>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	429a      	cmp	r2, r3
 800660c:	d86a      	bhi.n	80066e4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800660e:	4b44      	ldr	r3, [pc, #272]	@ (8006720 <pvPortMalloc+0x190>)
 8006610:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006612:	4b43      	ldr	r3, [pc, #268]	@ (8006720 <pvPortMalloc+0x190>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006618:	e004      	b.n	8006624 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800661a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800661e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	429a      	cmp	r2, r3
 800662c:	d903      	bls.n	8006636 <pvPortMalloc+0xa6>
 800662e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d1f1      	bne.n	800661a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006636:	4b37      	ldr	r3, [pc, #220]	@ (8006714 <pvPortMalloc+0x184>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800663c:	429a      	cmp	r2, r3
 800663e:	d051      	beq.n	80066e4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006640:	6a3b      	ldr	r3, [r7, #32]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	2208      	movs	r2, #8
 8006646:	4413      	add	r3, r2
 8006648:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800664a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	6a3b      	ldr	r3, [r7, #32]
 8006650:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006654:	685a      	ldr	r2, [r3, #4]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	1ad2      	subs	r2, r2, r3
 800665a:	2308      	movs	r3, #8
 800665c:	005b      	lsls	r3, r3, #1
 800665e:	429a      	cmp	r2, r3
 8006660:	d920      	bls.n	80066a4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006662:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	4413      	add	r3, r2
 8006668:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800666a:	69bb      	ldr	r3, [r7, #24]
 800666c:	f003 0307 	and.w	r3, r3, #7
 8006670:	2b00      	cmp	r3, #0
 8006672:	d00b      	beq.n	800668c <pvPortMalloc+0xfc>
	__asm volatile
 8006674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006678:	f383 8811 	msr	BASEPRI, r3
 800667c:	f3bf 8f6f 	isb	sy
 8006680:	f3bf 8f4f 	dsb	sy
 8006684:	613b      	str	r3, [r7, #16]
}
 8006686:	bf00      	nop
 8006688:	bf00      	nop
 800668a:	e7fd      	b.n	8006688 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800668c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668e:	685a      	ldr	r2, [r3, #4]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	1ad2      	subs	r2, r2, r3
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800669e:	69b8      	ldr	r0, [r7, #24]
 80066a0:	f000 f90a 	bl	80068b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80066a4:	4b1d      	ldr	r3, [pc, #116]	@ (800671c <pvPortMalloc+0x18c>)
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	1ad3      	subs	r3, r2, r3
 80066ae:	4a1b      	ldr	r2, [pc, #108]	@ (800671c <pvPortMalloc+0x18c>)
 80066b0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80066b2:	4b1a      	ldr	r3, [pc, #104]	@ (800671c <pvPortMalloc+0x18c>)
 80066b4:	681a      	ldr	r2, [r3, #0]
 80066b6:	4b1b      	ldr	r3, [pc, #108]	@ (8006724 <pvPortMalloc+0x194>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d203      	bcs.n	80066c6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80066be:	4b17      	ldr	r3, [pc, #92]	@ (800671c <pvPortMalloc+0x18c>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a18      	ldr	r2, [pc, #96]	@ (8006724 <pvPortMalloc+0x194>)
 80066c4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80066c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c8:	685a      	ldr	r2, [r3, #4]
 80066ca:	4b13      	ldr	r3, [pc, #76]	@ (8006718 <pvPortMalloc+0x188>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	431a      	orrs	r2, r3
 80066d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80066d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d6:	2200      	movs	r2, #0
 80066d8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80066da:	4b13      	ldr	r3, [pc, #76]	@ (8006728 <pvPortMalloc+0x198>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	3301      	adds	r3, #1
 80066e0:	4a11      	ldr	r2, [pc, #68]	@ (8006728 <pvPortMalloc+0x198>)
 80066e2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80066e4:	f7ff fa92 	bl	8005c0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	f003 0307 	and.w	r3, r3, #7
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d00b      	beq.n	800670a <pvPortMalloc+0x17a>
	__asm volatile
 80066f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f6:	f383 8811 	msr	BASEPRI, r3
 80066fa:	f3bf 8f6f 	isb	sy
 80066fe:	f3bf 8f4f 	dsb	sy
 8006702:	60fb      	str	r3, [r7, #12]
}
 8006704:	bf00      	nop
 8006706:	bf00      	nop
 8006708:	e7fd      	b.n	8006706 <pvPortMalloc+0x176>
	return pvReturn;
 800670a:	69fb      	ldr	r3, [r7, #28]
}
 800670c:	4618      	mov	r0, r3
 800670e:	3728      	adds	r7, #40	@ 0x28
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}
 8006714:	200014a0 	.word	0x200014a0
 8006718:	200014b4 	.word	0x200014b4
 800671c:	200014a4 	.word	0x200014a4
 8006720:	20001498 	.word	0x20001498
 8006724:	200014a8 	.word	0x200014a8
 8006728:	200014ac 	.word	0x200014ac

0800672c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b086      	sub	sp, #24
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d04f      	beq.n	80067de <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800673e:	2308      	movs	r3, #8
 8006740:	425b      	negs	r3, r3
 8006742:	697a      	ldr	r2, [r7, #20]
 8006744:	4413      	add	r3, r2
 8006746:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	685a      	ldr	r2, [r3, #4]
 8006750:	4b25      	ldr	r3, [pc, #148]	@ (80067e8 <vPortFree+0xbc>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4013      	ands	r3, r2
 8006756:	2b00      	cmp	r3, #0
 8006758:	d10b      	bne.n	8006772 <vPortFree+0x46>
	__asm volatile
 800675a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800675e:	f383 8811 	msr	BASEPRI, r3
 8006762:	f3bf 8f6f 	isb	sy
 8006766:	f3bf 8f4f 	dsb	sy
 800676a:	60fb      	str	r3, [r7, #12]
}
 800676c:	bf00      	nop
 800676e:	bf00      	nop
 8006770:	e7fd      	b.n	800676e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d00b      	beq.n	8006792 <vPortFree+0x66>
	__asm volatile
 800677a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800677e:	f383 8811 	msr	BASEPRI, r3
 8006782:	f3bf 8f6f 	isb	sy
 8006786:	f3bf 8f4f 	dsb	sy
 800678a:	60bb      	str	r3, [r7, #8]
}
 800678c:	bf00      	nop
 800678e:	bf00      	nop
 8006790:	e7fd      	b.n	800678e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	685a      	ldr	r2, [r3, #4]
 8006796:	4b14      	ldr	r3, [pc, #80]	@ (80067e8 <vPortFree+0xbc>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4013      	ands	r3, r2
 800679c:	2b00      	cmp	r3, #0
 800679e:	d01e      	beq.n	80067de <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d11a      	bne.n	80067de <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	685a      	ldr	r2, [r3, #4]
 80067ac:	4b0e      	ldr	r3, [pc, #56]	@ (80067e8 <vPortFree+0xbc>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	43db      	mvns	r3, r3
 80067b2:	401a      	ands	r2, r3
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80067b8:	f7ff fa1a 	bl	8005bf0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	685a      	ldr	r2, [r3, #4]
 80067c0:	4b0a      	ldr	r3, [pc, #40]	@ (80067ec <vPortFree+0xc0>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4413      	add	r3, r2
 80067c6:	4a09      	ldr	r2, [pc, #36]	@ (80067ec <vPortFree+0xc0>)
 80067c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80067ca:	6938      	ldr	r0, [r7, #16]
 80067cc:	f000 f874 	bl	80068b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80067d0:	4b07      	ldr	r3, [pc, #28]	@ (80067f0 <vPortFree+0xc4>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	3301      	adds	r3, #1
 80067d6:	4a06      	ldr	r2, [pc, #24]	@ (80067f0 <vPortFree+0xc4>)
 80067d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80067da:	f7ff fa17 	bl	8005c0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80067de:	bf00      	nop
 80067e0:	3718      	adds	r7, #24
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}
 80067e6:	bf00      	nop
 80067e8:	200014b4 	.word	0x200014b4
 80067ec:	200014a4 	.word	0x200014a4
 80067f0:	200014b0 	.word	0x200014b0

080067f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80067f4:	b480      	push	{r7}
 80067f6:	b085      	sub	sp, #20
 80067f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80067fa:	f640 535c 	movw	r3, #3420	@ 0xd5c
 80067fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006800:	4b27      	ldr	r3, [pc, #156]	@ (80068a0 <prvHeapInit+0xac>)
 8006802:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f003 0307 	and.w	r3, r3, #7
 800680a:	2b00      	cmp	r3, #0
 800680c:	d00c      	beq.n	8006828 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	3307      	adds	r3, #7
 8006812:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	f023 0307 	bic.w	r3, r3, #7
 800681a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800681c:	68ba      	ldr	r2, [r7, #8]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	4a1f      	ldr	r2, [pc, #124]	@ (80068a0 <prvHeapInit+0xac>)
 8006824:	4413      	add	r3, r2
 8006826:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800682c:	4a1d      	ldr	r2, [pc, #116]	@ (80068a4 <prvHeapInit+0xb0>)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006832:	4b1c      	ldr	r3, [pc, #112]	@ (80068a4 <prvHeapInit+0xb0>)
 8006834:	2200      	movs	r2, #0
 8006836:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	4413      	add	r3, r2
 800683e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006840:	2208      	movs	r2, #8
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	1a9b      	subs	r3, r3, r2
 8006846:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f023 0307 	bic.w	r3, r3, #7
 800684e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	4a15      	ldr	r2, [pc, #84]	@ (80068a8 <prvHeapInit+0xb4>)
 8006854:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006856:	4b14      	ldr	r3, [pc, #80]	@ (80068a8 <prvHeapInit+0xb4>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	2200      	movs	r2, #0
 800685c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800685e:	4b12      	ldr	r3, [pc, #72]	@ (80068a8 <prvHeapInit+0xb4>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	2200      	movs	r2, #0
 8006864:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	68fa      	ldr	r2, [r7, #12]
 800686e:	1ad2      	subs	r2, r2, r3
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006874:	4b0c      	ldr	r3, [pc, #48]	@ (80068a8 <prvHeapInit+0xb4>)
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	4a0a      	ldr	r2, [pc, #40]	@ (80068ac <prvHeapInit+0xb8>)
 8006882:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	4a09      	ldr	r2, [pc, #36]	@ (80068b0 <prvHeapInit+0xbc>)
 800688a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800688c:	4b09      	ldr	r3, [pc, #36]	@ (80068b4 <prvHeapInit+0xc0>)
 800688e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006892:	601a      	str	r2, [r3, #0]
}
 8006894:	bf00      	nop
 8006896:	3714      	adds	r7, #20
 8006898:	46bd      	mov	sp, r7
 800689a:	bc80      	pop	{r7}
 800689c:	4770      	bx	lr
 800689e:	bf00      	nop
 80068a0:	2000073c 	.word	0x2000073c
 80068a4:	20001498 	.word	0x20001498
 80068a8:	200014a0 	.word	0x200014a0
 80068ac:	200014a8 	.word	0x200014a8
 80068b0:	200014a4 	.word	0x200014a4
 80068b4:	200014b4 	.word	0x200014b4

080068b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80068b8:	b480      	push	{r7}
 80068ba:	b085      	sub	sp, #20
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80068c0:	4b27      	ldr	r3, [pc, #156]	@ (8006960 <prvInsertBlockIntoFreeList+0xa8>)
 80068c2:	60fb      	str	r3, [r7, #12]
 80068c4:	e002      	b.n	80068cc <prvInsertBlockIntoFreeList+0x14>
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	60fb      	str	r3, [r7, #12]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d8f7      	bhi.n	80068c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	68ba      	ldr	r2, [r7, #8]
 80068e0:	4413      	add	r3, r2
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d108      	bne.n	80068fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	441a      	add	r2, r3
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	68ba      	ldr	r2, [r7, #8]
 8006904:	441a      	add	r2, r3
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	429a      	cmp	r2, r3
 800690c:	d118      	bne.n	8006940 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681a      	ldr	r2, [r3, #0]
 8006912:	4b14      	ldr	r3, [pc, #80]	@ (8006964 <prvInsertBlockIntoFreeList+0xac>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	429a      	cmp	r2, r3
 8006918:	d00d      	beq.n	8006936 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	685a      	ldr	r2, [r3, #4]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	441a      	add	r2, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	681a      	ldr	r2, [r3, #0]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	601a      	str	r2, [r3, #0]
 8006934:	e008      	b.n	8006948 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006936:	4b0b      	ldr	r3, [pc, #44]	@ (8006964 <prvInsertBlockIntoFreeList+0xac>)
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	601a      	str	r2, [r3, #0]
 800693e:	e003      	b.n	8006948 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006948:	68fa      	ldr	r2, [r7, #12]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	429a      	cmp	r2, r3
 800694e:	d002      	beq.n	8006956 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	687a      	ldr	r2, [r7, #4]
 8006954:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006956:	bf00      	nop
 8006958:	3714      	adds	r7, #20
 800695a:	46bd      	mov	sp, r7
 800695c:	bc80      	pop	{r7}
 800695e:	4770      	bx	lr
 8006960:	20001498 	.word	0x20001498
 8006964:	200014a0 	.word	0x200014a0

08006968 <memset>:
 8006968:	4603      	mov	r3, r0
 800696a:	4402      	add	r2, r0
 800696c:	4293      	cmp	r3, r2
 800696e:	d100      	bne.n	8006972 <memset+0xa>
 8006970:	4770      	bx	lr
 8006972:	f803 1b01 	strb.w	r1, [r3], #1
 8006976:	e7f9      	b.n	800696c <memset+0x4>

08006978 <__libc_init_array>:
 8006978:	b570      	push	{r4, r5, r6, lr}
 800697a:	2600      	movs	r6, #0
 800697c:	4d0c      	ldr	r5, [pc, #48]	@ (80069b0 <__libc_init_array+0x38>)
 800697e:	4c0d      	ldr	r4, [pc, #52]	@ (80069b4 <__libc_init_array+0x3c>)
 8006980:	1b64      	subs	r4, r4, r5
 8006982:	10a4      	asrs	r4, r4, #2
 8006984:	42a6      	cmp	r6, r4
 8006986:	d109      	bne.n	800699c <__libc_init_array+0x24>
 8006988:	f000 f828 	bl	80069dc <_init>
 800698c:	2600      	movs	r6, #0
 800698e:	4d0a      	ldr	r5, [pc, #40]	@ (80069b8 <__libc_init_array+0x40>)
 8006990:	4c0a      	ldr	r4, [pc, #40]	@ (80069bc <__libc_init_array+0x44>)
 8006992:	1b64      	subs	r4, r4, r5
 8006994:	10a4      	asrs	r4, r4, #2
 8006996:	42a6      	cmp	r6, r4
 8006998:	d105      	bne.n	80069a6 <__libc_init_array+0x2e>
 800699a:	bd70      	pop	{r4, r5, r6, pc}
 800699c:	f855 3b04 	ldr.w	r3, [r5], #4
 80069a0:	4798      	blx	r3
 80069a2:	3601      	adds	r6, #1
 80069a4:	e7ee      	b.n	8006984 <__libc_init_array+0xc>
 80069a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80069aa:	4798      	blx	r3
 80069ac:	3601      	adds	r6, #1
 80069ae:	e7f2      	b.n	8006996 <__libc_init_array+0x1e>
 80069b0:	08006b0c 	.word	0x08006b0c
 80069b4:	08006b0c 	.word	0x08006b0c
 80069b8:	08006b0c 	.word	0x08006b0c
 80069bc:	08006b10 	.word	0x08006b10

080069c0 <memcpy>:
 80069c0:	440a      	add	r2, r1
 80069c2:	4291      	cmp	r1, r2
 80069c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80069c8:	d100      	bne.n	80069cc <memcpy+0xc>
 80069ca:	4770      	bx	lr
 80069cc:	b510      	push	{r4, lr}
 80069ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069d2:	4291      	cmp	r1, r2
 80069d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069d8:	d1f9      	bne.n	80069ce <memcpy+0xe>
 80069da:	bd10      	pop	{r4, pc}

080069dc <_init>:
 80069dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069de:	bf00      	nop
 80069e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069e2:	bc08      	pop	{r3}
 80069e4:	469e      	mov	lr, r3
 80069e6:	4770      	bx	lr

080069e8 <_fini>:
 80069e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ea:	bf00      	nop
 80069ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069ee:	bc08      	pop	{r3}
 80069f0:	469e      	mov	lr, r3
 80069f2:	4770      	bx	lr
