
I2C_Lcd_nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081d4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  080083a8  080083a8  000093a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087f8  080087f8  0000a1d8  2**0
                  CONTENTS
  4 .ARM          00000008  080087f8  080087f8  000097f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008800  08008800  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008800  08008800  00009800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008804  08008804  00009804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008808  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  200001d8  080089e0  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003f4  080089e0  0000a3f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009612  00000000  00000000  0000a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bda  00000000  00000000  0001381a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000988  00000000  00000000  000153f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000745  00000000  00000000  00015d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023636  00000000  00000000  000164c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000de23  00000000  00000000  00039afb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d7192  00000000  00000000  0004791e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011eab0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c18  00000000  00000000  0011eaf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0012270c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800838c 	.word	0x0800838c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800838c 	.word	0x0800838c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <lcd1602_Send_data>:
/*----------------------   ----------------------------*/

/*----------------------    ---------------------*/
///         i2c
/// \param *init_Data - ,  0x25,  2 (0010)  DB7-DB4  DB3-DB0,  5(0101)   LED, E, RW, RS 
static void lcd1602_Send_data(uint8_t *Data) {
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af02      	add	r7, sp, #8
 800102a:	6078      	str	r0, [r7, #4]

	if (backlight) {
 800102c:	4b1a      	ldr	r3, [pc, #104]	@ (8001098 <lcd1602_Send_data+0x74>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d007      	beq.n	8001044 <lcd1602_Send_data+0x20>
		*Data |= 0x08;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	f043 0308 	orr.w	r3, r3, #8
 800103c:	b2da      	uxtb	r2, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	701a      	strb	r2, [r3, #0]
 8001042:	e006      	b.n	8001052 <lcd1602_Send_data+0x2e>
	} else {
		*Data &= ~0x08;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	f023 0308 	bic.w	r3, r3, #8
 800104c:	b2da      	uxtb	r2, r3
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	701a      	strb	r2, [r3, #0]
	}
	*Data |= 0x04; //    E  1
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	f043 0304 	orr.w	r3, r3, #4
 800105a:	b2da      	uxtb	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1, Adress, Data, 1, 10);
 8001060:	230a      	movs	r3, #10
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2301      	movs	r3, #1
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	214e      	movs	r1, #78	@ 0x4e
 800106a:	480c      	ldr	r0, [pc, #48]	@ (800109c <lcd1602_Send_data+0x78>)
 800106c:	f001 fcc4 	bl	80029f8 <HAL_I2C_Master_Transmit>
	*Data &= ~0x04; //    E  0
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	f023 0304 	bic.w	r3, r3, #4
 8001078:	b2da      	uxtb	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1, Adress, Data, 1, 10);
 800107e:	230a      	movs	r3, #10
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	2301      	movs	r3, #1
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	214e      	movs	r1, #78	@ 0x4e
 8001088:	4804      	ldr	r0, [pc, #16]	@ (800109c <lcd1602_Send_data+0x78>)
 800108a:	f001 fcb5 	bl	80029f8 <HAL_I2C_Master_Transmit>
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	20000000 	.word	0x20000000
 800109c:	2000023c 	.word	0x2000023c

080010a0 <lcd1602_Print_symbol>:
/*-------------------------  -------------------------*/

/*-------------------------    ---------------------*/
///     
/// \param* symbol -    utf-8
void lcd1602_Print_symbol(uint8_t symbol) {
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
	uint8_t command;
	command = ((symbol & 0xf0) | 0x09); //      
 80010aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ae:	f023 030f 	bic.w	r3, r3, #15
 80010b2:	b25b      	sxtb	r3, r3
 80010b4:	f043 0309 	orr.w	r3, r3, #9
 80010b8:	b25b      	sxtb	r3, r3
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	73fb      	strb	r3, [r7, #15]
	lcd1602_Send_data(&command);
 80010be:	f107 030f 	add.w	r3, r7, #15
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff ffae 	bl	8001024 <lcd1602_Send_data>
	command = ((symbol & 0x0f) << 4) | 0x09; //      
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	011b      	lsls	r3, r3, #4
 80010cc:	b25b      	sxtb	r3, r3
 80010ce:	f043 0309 	orr.w	r3, r3, #9
 80010d2:	b25b      	sxtb	r3, r3
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	73fb      	strb	r3, [r7, #15]
	lcd1602_Send_data(&command);
 80010d8:	f107 030f 	add.w	r3, r7, #15
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ffa1 	bl	8001024 <lcd1602_Send_data>
}
 80010e2:	bf00      	nop
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd1602_Print_text>:

/*-------------------------    ----------------------*/
///     
/// \param *message - ,    .
///    - 40 .
void lcd1602_Print_text(char *message) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b084      	sub	sp, #16
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < strlen(message); i++) {
 80010f2:	2300      	movs	r3, #0
 80010f4:	60fb      	str	r3, [r7, #12]
 80010f6:	e009      	b.n	800110c <lcd1602_Print_text+0x22>
		lcd1602_Print_symbol(message[i]);
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	4413      	add	r3, r2
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff ffcd 	bl	80010a0 <lcd1602_Print_symbol>
	for (int i = 0; i < strlen(message); i++) {
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	3301      	adds	r3, #1
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff f8cf 	bl	80002b0 <strlen>
 8001112:	4602      	mov	r2, r0
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	429a      	cmp	r2, r3
 8001118:	d8ee      	bhi.n	80010f8 <lcd1602_Print_text+0xe>
	}
}
 800111a:	bf00      	nop
 800111c:	bf00      	nop
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <lcd1602_SetCursor>:
/// \param x -    x.  0  39.
/// \param y -    y.  0  3.
///  :
///   1602 max x = 15, max y = 1.
///   2004 max x = 19, max y = 3.
void lcd1602_SetCursor(uint8_t x, uint8_t y) {
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	460a      	mov	r2, r1
 800112e:	71fb      	strb	r3, [r7, #7]
 8001130:	4613      	mov	r3, r2
 8001132:	71bb      	strb	r3, [r7, #6]
	uint8_t command, adr;
	if (y > 3)
 8001134:	79bb      	ldrb	r3, [r7, #6]
 8001136:	2b03      	cmp	r3, #3
 8001138:	d901      	bls.n	800113e <lcd1602_SetCursor+0x1a>
		y = 3;
 800113a:	2303      	movs	r3, #3
 800113c:	71bb      	strb	r3, [r7, #6]
	if (x > 39)
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	2b27      	cmp	r3, #39	@ 0x27
 8001142:	d901      	bls.n	8001148 <lcd1602_SetCursor+0x24>
		x = 39;
 8001144:	2327      	movs	r3, #39	@ 0x27
 8001146:	71fb      	strb	r3, [r7, #7]
	if (y == 0) {
 8001148:	79bb      	ldrb	r3, [r7, #6]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d101      	bne.n	8001152 <lcd1602_SetCursor+0x2e>
		adr = x;
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	73fb      	strb	r3, [r7, #15]
	}
	if (y == 1) {
 8001152:	79bb      	ldrb	r3, [r7, #6]
 8001154:	2b01      	cmp	r3, #1
 8001156:	d102      	bne.n	800115e <lcd1602_SetCursor+0x3a>
		adr = x + 0x40;
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	3340      	adds	r3, #64	@ 0x40
 800115c:	73fb      	strb	r3, [r7, #15]
	}
	if (y == 2) {
 800115e:	79bb      	ldrb	r3, [r7, #6]
 8001160:	2b02      	cmp	r3, #2
 8001162:	d102      	bne.n	800116a <lcd1602_SetCursor+0x46>
		adr = x + 0x14;
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	3314      	adds	r3, #20
 8001168:	73fb      	strb	r3, [r7, #15]
	}
	if (y == 3) {
 800116a:	79bb      	ldrb	r3, [r7, #6]
 800116c:	2b03      	cmp	r3, #3
 800116e:	d102      	bne.n	8001176 <lcd1602_SetCursor+0x52>
		adr = x + 0x54;
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	3354      	adds	r3, #84	@ 0x54
 8001174:	73fb      	strb	r3, [r7, #15]
	}
	command = ((adr & 0xf0) | 0x80);
 8001176:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800117a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800117e:	b25b      	sxtb	r3, r3
 8001180:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001184:	b25b      	sxtb	r3, r3
 8001186:	b2db      	uxtb	r3, r3
 8001188:	73bb      	strb	r3, [r7, #14]
	lcd1602_Send_data(&command);
 800118a:	f107 030e 	add.w	r3, r7, #14
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff ff48 	bl	8001024 <lcd1602_Send_data>

	command = (adr << 4);
 8001194:	7bfb      	ldrb	r3, [r7, #15]
 8001196:	011b      	lsls	r3, r3, #4
 8001198:	b2db      	uxtb	r3, r3
 800119a:	73bb      	strb	r3, [r7, #14]
	lcd1602_Send_data(&command);
 800119c:	f107 030e 	add.w	r3, r7, #14
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff ff3f 	bl	8001024 <lcd1602_Send_data>

}
 80011a6:	bf00      	nop
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <lcd1602_Backlight>:

/*--------------------- / --------------------*/
///   / 
/// \param state -  .
/// 1 - . 0 - .
void lcd1602_Backlight(bool state) {
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
	if (state) {
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d003      	beq.n	80011c8 <lcd1602_Backlight+0x18>
		backlight = true;
 80011c0:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <lcd1602_Backlight+0x2c>)
 80011c2:	2201      	movs	r2, #1
 80011c4:	701a      	strb	r2, [r3, #0]
	} else {
		backlight = false;
	}
}
 80011c6:	e002      	b.n	80011ce <lcd1602_Backlight+0x1e>
		backlight = false;
 80011c8:	4b04      	ldr	r3, [pc, #16]	@ (80011dc <lcd1602_Backlight+0x2c>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	701a      	strb	r2, [r3, #0]
}
 80011ce:	bf00      	nop
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	20000000 	.word	0x20000000

080011e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e6:	f000 fbbd 	bl	8001964 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ea:	f000 f863 	bl	80012b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ee:	f000 f94f 	bl	8001490 <MX_GPIO_Init>
  MX_I2C1_Init();
 80011f2:	f000 f91f 	bl	8001434 <MX_I2C1_Init>
  MX_ADC1_Init();
 80011f6:	f000 f8cb 	bl	8001390 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 80011fa:	4829      	ldr	r0, [pc, #164]	@ (80012a0 <main+0xc0>)
 80011fc:	f000 fc8c 	bl	8001b18 <HAL_ADC_Start>
  HAL_Delay(50);
 8001200:	2032      	movs	r0, #50	@ 0x32
 8001202:	f000 fc21 	bl	8001a48 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_Start(&hadc1);
 8001206:	4826      	ldr	r0, [pc, #152]	@ (80012a0 <main+0xc0>)
 8001208:	f000 fc86 	bl	8001b18 <HAL_ADC_Start>

	  	   if(HAL_ADC_PollForConversion(&hadc1, 100)==HAL_OK){
 800120c:	2164      	movs	r1, #100	@ 0x64
 800120e:	4824      	ldr	r0, [pc, #144]	@ (80012a0 <main+0xc0>)
 8001210:	f000 fd54 	bl	8001cbc <HAL_ADC_PollForConversion>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d1f5      	bne.n	8001206 <main+0x26>
	       Adc_Value = HAL_ADC_GetValue(&hadc1);
 800121a:	4821      	ldr	r0, [pc, #132]	@ (80012a0 <main+0xc0>)
 800121c:	f000 fdd9 	bl	8001dd2 <HAL_ADC_GetValue>
 8001220:	ee07 0a90 	vmov	s15, r0
 8001224:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001228:	4b1e      	ldr	r3, [pc, #120]	@ (80012a4 <main+0xc4>)
 800122a:	edc3 7a00 	vstr	s15, [r3]
	       Adc_Value = (Adc_Value/4095 )*3.3;  // Adjusting the value to the required scale
 800122e:	4b1d      	ldr	r3, [pc, #116]	@ (80012a4 <main+0xc4>)
 8001230:	edd3 7a00 	vldr	s15, [r3]
 8001234:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80012a8 <main+0xc8>
 8001238:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800123c:	ee16 0a90 	vmov	r0, s13
 8001240:	f7ff f9a2 	bl	8000588 <__aeabi_f2d>
 8001244:	a314      	add	r3, pc, #80	@ (adr r3, 8001298 <main+0xb8>)
 8001246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124a:	f7ff f9f5 	bl	8000638 <__aeabi_dmul>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	4610      	mov	r0, r2
 8001254:	4619      	mov	r1, r3
 8001256:	f7ff fce7 	bl	8000c28 <__aeabi_d2f>
 800125a:	4603      	mov	r3, r0
 800125c:	4a11      	ldr	r2, [pc, #68]	@ (80012a4 <main+0xc4>)
 800125e:	6013      	str	r3, [r2, #0]
	       snprintf(msg, sizeof(msg), "val: %f\r\n", Adc_Value);
 8001260:	4b10      	ldr	r3, [pc, #64]	@ (80012a4 <main+0xc4>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff f98f 	bl	8000588 <__aeabi_f2d>
 800126a:	4602      	mov	r2, r0
 800126c:	460b      	mov	r3, r1
 800126e:	e9cd 2300 	strd	r2, r3, [sp]
 8001272:	4a0e      	ldr	r2, [pc, #56]	@ (80012ac <main+0xcc>)
 8001274:	210a      	movs	r1, #10
 8001276:	480e      	ldr	r0, [pc, #56]	@ (80012b0 <main+0xd0>)
 8001278:	f003 fc1a 	bl	8004ab0 <sniprintf>
	       lcd1602_Backlight(1);
 800127c:	2001      	movs	r0, #1
 800127e:	f7ff ff97 	bl	80011b0 <lcd1602_Backlight>
	       lcd1602_SetCursor(0,0);
 8001282:	2100      	movs	r1, #0
 8001284:	2000      	movs	r0, #0
 8001286:	f7ff ff4d 	bl	8001124 <lcd1602_SetCursor>
	       lcd1602_Print_text(msg);
 800128a:	4809      	ldr	r0, [pc, #36]	@ (80012b0 <main+0xd0>)
 800128c:	f7ff ff2d 	bl	80010ea <lcd1602_Print_text>
	       HAL_Delay(100);
 8001290:	2064      	movs	r0, #100	@ 0x64
 8001292:	f000 fbd9 	bl	8001a48 <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 8001296:	e7b6      	b.n	8001206 <main+0x26>
 8001298:	66666666 	.word	0x66666666
 800129c:	400a6666 	.word	0x400a6666
 80012a0:	200001f4 	.word	0x200001f4
 80012a4:	20000290 	.word	0x20000290
 80012a8:	457ff000 	.word	0x457ff000
 80012ac:	080083a8 	.word	0x080083a8
 80012b0:	20000294 	.word	0x20000294

080012b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b094      	sub	sp, #80	@ 0x50
 80012b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ba:	f107 031c 	add.w	r3, r7, #28
 80012be:	2234      	movs	r2, #52	@ 0x34
 80012c0:	2100      	movs	r1, #0
 80012c2:	4618      	mov	r0, r3
 80012c4:	f003 fc8b 	bl	8004bde <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012c8:	f107 0308 	add.w	r3, r7, #8
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	609a      	str	r2, [r3, #8]
 80012d4:	60da      	str	r2, [r3, #12]
 80012d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012d8:	2300      	movs	r3, #0
 80012da:	607b      	str	r3, [r7, #4]
 80012dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001388 <SystemClock_Config+0xd4>)
 80012de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e0:	4a29      	ldr	r2, [pc, #164]	@ (8001388 <SystemClock_Config+0xd4>)
 80012e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80012e8:	4b27      	ldr	r3, [pc, #156]	@ (8001388 <SystemClock_Config+0xd4>)
 80012ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012f0:	607b      	str	r3, [r7, #4]
 80012f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80012f4:	2300      	movs	r3, #0
 80012f6:	603b      	str	r3, [r7, #0]
 80012f8:	4b24      	ldr	r3, [pc, #144]	@ (800138c <SystemClock_Config+0xd8>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001300:	4a22      	ldr	r2, [pc, #136]	@ (800138c <SystemClock_Config+0xd8>)
 8001302:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001306:	6013      	str	r3, [r2, #0]
 8001308:	4b20      	ldr	r3, [pc, #128]	@ (800138c <SystemClock_Config+0xd8>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001310:	603b      	str	r3, [r7, #0]
 8001312:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001314:	2302      	movs	r3, #2
 8001316:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001318:	2301      	movs	r3, #1
 800131a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800131c:	2310      	movs	r3, #16
 800131e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001320:	2302      	movs	r3, #2
 8001322:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001324:	2300      	movs	r3, #0
 8001326:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001328:	2310      	movs	r3, #16
 800132a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800132c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001330:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001332:	2304      	movs	r3, #4
 8001334:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001336:	2302      	movs	r3, #2
 8001338:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800133a:	2302      	movs	r3, #2
 800133c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800133e:	f107 031c 	add.w	r3, r7, #28
 8001342:	4618      	mov	r0, r3
 8001344:	f002 f9e8 	bl	8003718 <HAL_RCC_OscConfig>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800134e:	f000 f91d 	bl	800158c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001352:	230f      	movs	r3, #15
 8001354:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001356:	2302      	movs	r3, #2
 8001358:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800135a:	2300      	movs	r3, #0
 800135c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800135e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001362:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001364:	2300      	movs	r3, #0
 8001366:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001368:	f107 0308 	add.w	r3, r7, #8
 800136c:	2102      	movs	r1, #2
 800136e:	4618      	mov	r0, r3
 8001370:	f001 fe9c 	bl	80030ac <HAL_RCC_ClockConfig>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800137a:	f000 f907 	bl	800158c <Error_Handler>
  }
}
 800137e:	bf00      	nop
 8001380:	3750      	adds	r7, #80	@ 0x50
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40023800 	.word	0x40023800
 800138c:	40007000 	.word	0x40007000

08001390 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001396:	463b      	mov	r3, r7
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80013a2:	4b21      	ldr	r3, [pc, #132]	@ (8001428 <MX_ADC1_Init+0x98>)
 80013a4:	4a21      	ldr	r2, [pc, #132]	@ (800142c <MX_ADC1_Init+0x9c>)
 80013a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001428 <MX_ADC1_Init+0x98>)
 80013aa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80013ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001428 <MX_ADC1_Init+0x98>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80013b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001428 <MX_ADC1_Init+0x98>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80013bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001428 <MX_ADC1_Init+0x98>)
 80013be:	2201      	movs	r2, #1
 80013c0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013c2:	4b19      	ldr	r3, [pc, #100]	@ (8001428 <MX_ADC1_Init+0x98>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013ca:	4b17      	ldr	r3, [pc, #92]	@ (8001428 <MX_ADC1_Init+0x98>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013d0:	4b15      	ldr	r3, [pc, #84]	@ (8001428 <MX_ADC1_Init+0x98>)
 80013d2:	4a17      	ldr	r2, [pc, #92]	@ (8001430 <MX_ADC1_Init+0xa0>)
 80013d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013d6:	4b14      	ldr	r3, [pc, #80]	@ (8001428 <MX_ADC1_Init+0x98>)
 80013d8:	2200      	movs	r2, #0
 80013da:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80013dc:	4b12      	ldr	r3, [pc, #72]	@ (8001428 <MX_ADC1_Init+0x98>)
 80013de:	2201      	movs	r2, #1
 80013e0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013e2:	4b11      	ldr	r3, [pc, #68]	@ (8001428 <MX_ADC1_Init+0x98>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80013ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <MX_ADC1_Init+0x98>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013f0:	480d      	ldr	r0, [pc, #52]	@ (8001428 <MX_ADC1_Init+0x98>)
 80013f2:	f000 fb4d 	bl	8001a90 <HAL_ADC_Init>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80013fc:	f000 f8c6 	bl	800158c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001400:	2300      	movs	r3, #0
 8001402:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001404:	2301      	movs	r3, #1
 8001406:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001408:	2300      	movs	r3, #0
 800140a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800140c:	463b      	mov	r3, r7
 800140e:	4619      	mov	r1, r3
 8001410:	4805      	ldr	r0, [pc, #20]	@ (8001428 <MX_ADC1_Init+0x98>)
 8001412:	f000 fceb 	bl	8001dec <HAL_ADC_ConfigChannel>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800141c:	f000 f8b6 	bl	800158c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001420:	bf00      	nop
 8001422:	3710      	adds	r7, #16
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	200001f4 	.word	0x200001f4
 800142c:	40012000 	.word	0x40012000
 8001430:	0f000001 	.word	0x0f000001

08001434 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001438:	4b12      	ldr	r3, [pc, #72]	@ (8001484 <MX_I2C1_Init+0x50>)
 800143a:	4a13      	ldr	r2, [pc, #76]	@ (8001488 <MX_I2C1_Init+0x54>)
 800143c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800143e:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <MX_I2C1_Init+0x50>)
 8001440:	4a12      	ldr	r2, [pc, #72]	@ (800148c <MX_I2C1_Init+0x58>)
 8001442:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001444:	4b0f      	ldr	r3, [pc, #60]	@ (8001484 <MX_I2C1_Init+0x50>)
 8001446:	2200      	movs	r2, #0
 8001448:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800144a:	4b0e      	ldr	r3, [pc, #56]	@ (8001484 <MX_I2C1_Init+0x50>)
 800144c:	2200      	movs	r2, #0
 800144e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001450:	4b0c      	ldr	r3, [pc, #48]	@ (8001484 <MX_I2C1_Init+0x50>)
 8001452:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001456:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001458:	4b0a      	ldr	r3, [pc, #40]	@ (8001484 <MX_I2C1_Init+0x50>)
 800145a:	2200      	movs	r2, #0
 800145c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800145e:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <MX_I2C1_Init+0x50>)
 8001460:	2200      	movs	r2, #0
 8001462:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001464:	4b07      	ldr	r3, [pc, #28]	@ (8001484 <MX_I2C1_Init+0x50>)
 8001466:	2200      	movs	r2, #0
 8001468:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800146a:	4b06      	ldr	r3, [pc, #24]	@ (8001484 <MX_I2C1_Init+0x50>)
 800146c:	2200      	movs	r2, #0
 800146e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001470:	4804      	ldr	r0, [pc, #16]	@ (8001484 <MX_I2C1_Init+0x50>)
 8001472:	f001 f97d 	bl	8002770 <HAL_I2C_Init>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800147c:	f000 f886 	bl	800158c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001480:	bf00      	nop
 8001482:	bd80      	pop	{r7, pc}
 8001484:	2000023c 	.word	0x2000023c
 8001488:	40005400 	.word	0x40005400
 800148c:	000186a0 	.word	0x000186a0

08001490 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08a      	sub	sp, #40	@ 0x28
 8001494:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001496:	f107 0314 	add.w	r3, r7, #20
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
 80014a4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014a6:	2300      	movs	r3, #0
 80014a8:	613b      	str	r3, [r7, #16]
 80014aa:	4b35      	ldr	r3, [pc, #212]	@ (8001580 <MX_GPIO_Init+0xf0>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ae:	4a34      	ldr	r2, [pc, #208]	@ (8001580 <MX_GPIO_Init+0xf0>)
 80014b0:	f043 0304 	orr.w	r3, r3, #4
 80014b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b6:	4b32      	ldr	r3, [pc, #200]	@ (8001580 <MX_GPIO_Init+0xf0>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	f003 0304 	and.w	r3, r3, #4
 80014be:	613b      	str	r3, [r7, #16]
 80014c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014c2:	2300      	movs	r3, #0
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	4b2e      	ldr	r3, [pc, #184]	@ (8001580 <MX_GPIO_Init+0xf0>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	4a2d      	ldr	r2, [pc, #180]	@ (8001580 <MX_GPIO_Init+0xf0>)
 80014cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001580 <MX_GPIO_Init+0xf0>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	60bb      	str	r3, [r7, #8]
 80014e2:	4b27      	ldr	r3, [pc, #156]	@ (8001580 <MX_GPIO_Init+0xf0>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	4a26      	ldr	r2, [pc, #152]	@ (8001580 <MX_GPIO_Init+0xf0>)
 80014e8:	f043 0301 	orr.w	r3, r3, #1
 80014ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ee:	4b24      	ldr	r3, [pc, #144]	@ (8001580 <MX_GPIO_Init+0xf0>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	f003 0301 	and.w	r3, r3, #1
 80014f6:	60bb      	str	r3, [r7, #8]
 80014f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	607b      	str	r3, [r7, #4]
 80014fe:	4b20      	ldr	r3, [pc, #128]	@ (8001580 <MX_GPIO_Init+0xf0>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	4a1f      	ldr	r2, [pc, #124]	@ (8001580 <MX_GPIO_Init+0xf0>)
 8001504:	f043 0302 	orr.w	r3, r3, #2
 8001508:	6313      	str	r3, [r2, #48]	@ 0x30
 800150a:	4b1d      	ldr	r3, [pc, #116]	@ (8001580 <MX_GPIO_Init+0xf0>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001516:	2200      	movs	r2, #0
 8001518:	2120      	movs	r1, #32
 800151a:	481a      	ldr	r0, [pc, #104]	@ (8001584 <MX_GPIO_Init+0xf4>)
 800151c:	f001 f90e 	bl	800273c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001520:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001526:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800152a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	4619      	mov	r1, r3
 8001536:	4814      	ldr	r0, [pc, #80]	@ (8001588 <MX_GPIO_Init+0xf8>)
 8001538:	f000 ff6c 	bl	8002414 <HAL_GPIO_Init>

  /*Configure GPIO pin : USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_RX_Pin;
 800153c:	2308      	movs	r3, #8
 800153e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001540:	2302      	movs	r3, #2
 8001542:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001548:	2303      	movs	r3, #3
 800154a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800154c:	2307      	movs	r3, #7
 800154e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 0314 	add.w	r3, r7, #20
 8001554:	4619      	mov	r1, r3
 8001556:	480b      	ldr	r0, [pc, #44]	@ (8001584 <MX_GPIO_Init+0xf4>)
 8001558:	f000 ff5c 	bl	8002414 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800155c:	2320      	movs	r3, #32
 800155e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001560:	2301      	movs	r3, #1
 8001562:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001568:	2300      	movs	r3, #0
 800156a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	4619      	mov	r1, r3
 8001572:	4804      	ldr	r0, [pc, #16]	@ (8001584 <MX_GPIO_Init+0xf4>)
 8001574:	f000 ff4e 	bl	8002414 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001578:	bf00      	nop
 800157a:	3728      	adds	r7, #40	@ 0x28
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40023800 	.word	0x40023800
 8001584:	40020000 	.word	0x40020000
 8001588:	40020800 	.word	0x40020800

0800158c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001590:	b672      	cpsid	i
}
 8001592:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001594:	bf00      	nop
 8001596:	e7fd      	b.n	8001594 <Error_Handler+0x8>

08001598 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	607b      	str	r3, [r7, #4]
 80015a2:	4b10      	ldr	r3, [pc, #64]	@ (80015e4 <HAL_MspInit+0x4c>)
 80015a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015a6:	4a0f      	ldr	r2, [pc, #60]	@ (80015e4 <HAL_MspInit+0x4c>)
 80015a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ae:	4b0d      	ldr	r3, [pc, #52]	@ (80015e4 <HAL_MspInit+0x4c>)
 80015b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015b6:	607b      	str	r3, [r7, #4]
 80015b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	603b      	str	r3, [r7, #0]
 80015be:	4b09      	ldr	r3, [pc, #36]	@ (80015e4 <HAL_MspInit+0x4c>)
 80015c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c2:	4a08      	ldr	r2, [pc, #32]	@ (80015e4 <HAL_MspInit+0x4c>)
 80015c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ca:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <HAL_MspInit+0x4c>)
 80015cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015d2:	603b      	str	r3, [r7, #0]
 80015d4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015d6:	2007      	movs	r0, #7
 80015d8:	f000 fee8 	bl	80023ac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015dc:	bf00      	nop
 80015de:	3708      	adds	r7, #8
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40023800 	.word	0x40023800

080015e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b08a      	sub	sp, #40	@ 0x28
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f0:	f107 0314 	add.w	r3, r7, #20
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]
 80015fe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a17      	ldr	r2, [pc, #92]	@ (8001664 <HAL_ADC_MspInit+0x7c>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d127      	bne.n	800165a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	613b      	str	r3, [r7, #16]
 800160e:	4b16      	ldr	r3, [pc, #88]	@ (8001668 <HAL_ADC_MspInit+0x80>)
 8001610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001612:	4a15      	ldr	r2, [pc, #84]	@ (8001668 <HAL_ADC_MspInit+0x80>)
 8001614:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001618:	6453      	str	r3, [r2, #68]	@ 0x44
 800161a:	4b13      	ldr	r3, [pc, #76]	@ (8001668 <HAL_ADC_MspInit+0x80>)
 800161c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800161e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001622:	613b      	str	r3, [r7, #16]
 8001624:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	60fb      	str	r3, [r7, #12]
 800162a:	4b0f      	ldr	r3, [pc, #60]	@ (8001668 <HAL_ADC_MspInit+0x80>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162e:	4a0e      	ldr	r2, [pc, #56]	@ (8001668 <HAL_ADC_MspInit+0x80>)
 8001630:	f043 0301 	orr.w	r3, r3, #1
 8001634:	6313      	str	r3, [r2, #48]	@ 0x30
 8001636:	4b0c      	ldr	r3, [pc, #48]	@ (8001668 <HAL_ADC_MspInit+0x80>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001642:	2301      	movs	r3, #1
 8001644:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001646:	2303      	movs	r3, #3
 8001648:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164a:	2300      	movs	r3, #0
 800164c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800164e:	f107 0314 	add.w	r3, r7, #20
 8001652:	4619      	mov	r1, r3
 8001654:	4805      	ldr	r0, [pc, #20]	@ (800166c <HAL_ADC_MspInit+0x84>)
 8001656:	f000 fedd 	bl	8002414 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800165a:	bf00      	nop
 800165c:	3728      	adds	r7, #40	@ 0x28
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40012000 	.word	0x40012000
 8001668:	40023800 	.word	0x40023800
 800166c:	40020000 	.word	0x40020000

08001670 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08a      	sub	sp, #40	@ 0x28
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001678:	f107 0314 	add.w	r3, r7, #20
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a19      	ldr	r2, [pc, #100]	@ (80016f4 <HAL_I2C_MspInit+0x84>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d12c      	bne.n	80016ec <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	613b      	str	r3, [r7, #16]
 8001696:	4b18      	ldr	r3, [pc, #96]	@ (80016f8 <HAL_I2C_MspInit+0x88>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169a:	4a17      	ldr	r2, [pc, #92]	@ (80016f8 <HAL_I2C_MspInit+0x88>)
 800169c:	f043 0302 	orr.w	r3, r3, #2
 80016a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016a2:	4b15      	ldr	r3, [pc, #84]	@ (80016f8 <HAL_I2C_MspInit+0x88>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80016ae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80016b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016b4:	2312      	movs	r3, #18
 80016b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016bc:	2303      	movs	r3, #3
 80016be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016c0:	2304      	movs	r3, #4
 80016c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	4619      	mov	r1, r3
 80016ca:	480c      	ldr	r0, [pc, #48]	@ (80016fc <HAL_I2C_MspInit+0x8c>)
 80016cc:	f000 fea2 	bl	8002414 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	4b08      	ldr	r3, [pc, #32]	@ (80016f8 <HAL_I2C_MspInit+0x88>)
 80016d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d8:	4a07      	ldr	r2, [pc, #28]	@ (80016f8 <HAL_I2C_MspInit+0x88>)
 80016da:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016de:	6413      	str	r3, [r2, #64]	@ 0x40
 80016e0:	4b05      	ldr	r3, [pc, #20]	@ (80016f8 <HAL_I2C_MspInit+0x88>)
 80016e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80016ec:	bf00      	nop
 80016ee:	3728      	adds	r7, #40	@ 0x28
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40005400 	.word	0x40005400
 80016f8:	40023800 	.word	0x40023800
 80016fc:	40020400 	.word	0x40020400

08001700 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <NMI_Handler+0x4>

08001708 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800170c:	bf00      	nop
 800170e:	e7fd      	b.n	800170c <HardFault_Handler+0x4>

08001710 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <MemManage_Handler+0x4>

08001718 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <BusFault_Handler+0x4>

08001720 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <UsageFault_Handler+0x4>

08001728 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800172c:	bf00      	nop
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001736:	b480      	push	{r7}
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr

08001752 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001756:	f000 f957 	bl	8001a08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}

0800175e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800175e:	b480      	push	{r7}
 8001760:	af00      	add	r7, sp, #0
  return 1;
 8001762:	2301      	movs	r3, #1
}
 8001764:	4618      	mov	r0, r3
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr

0800176e <_kill>:

int _kill(int pid, int sig)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b082      	sub	sp, #8
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
 8001776:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001778:	f003 fa84 	bl	8004c84 <__errno>
 800177c:	4603      	mov	r3, r0
 800177e:	2216      	movs	r2, #22
 8001780:	601a      	str	r2, [r3, #0]
  return -1;
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001786:	4618      	mov	r0, r3
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <_exit>:

void _exit (int status)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b082      	sub	sp, #8
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001796:	f04f 31ff 	mov.w	r1, #4294967295
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f7ff ffe7 	bl	800176e <_kill>
  while (1) {}    /* Make sure we hang here */
 80017a0:	bf00      	nop
 80017a2:	e7fd      	b.n	80017a0 <_exit+0x12>

080017a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]
 80017b4:	e00a      	b.n	80017cc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017b6:	f3af 8000 	nop.w
 80017ba:	4601      	mov	r1, r0
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	1c5a      	adds	r2, r3, #1
 80017c0:	60ba      	str	r2, [r7, #8]
 80017c2:	b2ca      	uxtb	r2, r1
 80017c4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	3301      	adds	r3, #1
 80017ca:	617b      	str	r3, [r7, #20]
 80017cc:	697a      	ldr	r2, [r7, #20]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	dbf0      	blt.n	80017b6 <_read+0x12>
  }

  return len;
 80017d4:	687b      	ldr	r3, [r7, #4]
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3718      	adds	r7, #24
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b086      	sub	sp, #24
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	60f8      	str	r0, [r7, #12]
 80017e6:	60b9      	str	r1, [r7, #8]
 80017e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ea:	2300      	movs	r3, #0
 80017ec:	617b      	str	r3, [r7, #20]
 80017ee:	e009      	b.n	8001804 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	1c5a      	adds	r2, r3, #1
 80017f4:	60ba      	str	r2, [r7, #8]
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	3301      	adds	r3, #1
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	697a      	ldr	r2, [r7, #20]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	429a      	cmp	r2, r3
 800180a:	dbf1      	blt.n	80017f0 <_write+0x12>
  }
  return len;
 800180c:	687b      	ldr	r3, [r7, #4]
}
 800180e:	4618      	mov	r0, r3
 8001810:	3718      	adds	r7, #24
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <_close>:

int _close(int file)
{
 8001816:	b480      	push	{r7}
 8001818:	b083      	sub	sp, #12
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800181e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001822:	4618      	mov	r0, r3
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800182e:	b480      	push	{r7}
 8001830:	b083      	sub	sp, #12
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
 8001836:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800183e:	605a      	str	r2, [r3, #4]
  return 0;
 8001840:	2300      	movs	r3, #0
}
 8001842:	4618      	mov	r0, r3
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <_isatty>:

int _isatty(int file)
{
 800184e:	b480      	push	{r7}
 8001850:	b083      	sub	sp, #12
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001856:	2301      	movs	r3, #1
}
 8001858:	4618      	mov	r0, r3
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3714      	adds	r7, #20
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
	...

08001880 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001888:	4a14      	ldr	r2, [pc, #80]	@ (80018dc <_sbrk+0x5c>)
 800188a:	4b15      	ldr	r3, [pc, #84]	@ (80018e0 <_sbrk+0x60>)
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001894:	4b13      	ldr	r3, [pc, #76]	@ (80018e4 <_sbrk+0x64>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d102      	bne.n	80018a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800189c:	4b11      	ldr	r3, [pc, #68]	@ (80018e4 <_sbrk+0x64>)
 800189e:	4a12      	ldr	r2, [pc, #72]	@ (80018e8 <_sbrk+0x68>)
 80018a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018a2:	4b10      	ldr	r3, [pc, #64]	@ (80018e4 <_sbrk+0x64>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4413      	add	r3, r2
 80018aa:	693a      	ldr	r2, [r7, #16]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d207      	bcs.n	80018c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018b0:	f003 f9e8 	bl	8004c84 <__errno>
 80018b4:	4603      	mov	r3, r0
 80018b6:	220c      	movs	r2, #12
 80018b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ba:	f04f 33ff 	mov.w	r3, #4294967295
 80018be:	e009      	b.n	80018d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018c0:	4b08      	ldr	r3, [pc, #32]	@ (80018e4 <_sbrk+0x64>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018c6:	4b07      	ldr	r3, [pc, #28]	@ (80018e4 <_sbrk+0x64>)
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4413      	add	r3, r2
 80018ce:	4a05      	ldr	r2, [pc, #20]	@ (80018e4 <_sbrk+0x64>)
 80018d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018d2:	68fb      	ldr	r3, [r7, #12]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3718      	adds	r7, #24
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	20020000 	.word	0x20020000
 80018e0:	00000400 	.word	0x00000400
 80018e4:	200002a0 	.word	0x200002a0
 80018e8:	200003f8 	.word	0x200003f8

080018ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018f0:	4b06      	ldr	r3, [pc, #24]	@ (800190c <SystemInit+0x20>)
 80018f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018f6:	4a05      	ldr	r2, [pc, #20]	@ (800190c <SystemInit+0x20>)
 80018f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001910:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001948 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001914:	f7ff ffea 	bl	80018ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001918:	480c      	ldr	r0, [pc, #48]	@ (800194c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800191a:	490d      	ldr	r1, [pc, #52]	@ (8001950 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800191c:	4a0d      	ldr	r2, [pc, #52]	@ (8001954 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800191e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001920:	e002      	b.n	8001928 <LoopCopyDataInit>

08001922 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001922:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001924:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001926:	3304      	adds	r3, #4

08001928 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001928:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800192a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800192c:	d3f9      	bcc.n	8001922 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800192e:	4a0a      	ldr	r2, [pc, #40]	@ (8001958 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001930:	4c0a      	ldr	r4, [pc, #40]	@ (800195c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001932:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001934:	e001      	b.n	800193a <LoopFillZerobss>

08001936 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001936:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001938:	3204      	adds	r2, #4

0800193a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800193a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800193c:	d3fb      	bcc.n	8001936 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800193e:	f003 f9a7 	bl	8004c90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001942:	f7ff fc4d 	bl	80011e0 <main>
  bx  lr    
 8001946:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001948:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800194c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001950:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001954:	08008808 	.word	0x08008808
  ldr r2, =_sbss
 8001958:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800195c:	200003f4 	.word	0x200003f4

08001960 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001960:	e7fe      	b.n	8001960 <ADC_IRQHandler>
	...

08001964 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001968:	4b0e      	ldr	r3, [pc, #56]	@ (80019a4 <HAL_Init+0x40>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a0d      	ldr	r2, [pc, #52]	@ (80019a4 <HAL_Init+0x40>)
 800196e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001972:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001974:	4b0b      	ldr	r3, [pc, #44]	@ (80019a4 <HAL_Init+0x40>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a0a      	ldr	r2, [pc, #40]	@ (80019a4 <HAL_Init+0x40>)
 800197a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800197e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001980:	4b08      	ldr	r3, [pc, #32]	@ (80019a4 <HAL_Init+0x40>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a07      	ldr	r2, [pc, #28]	@ (80019a4 <HAL_Init+0x40>)
 8001986:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800198a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800198c:	2003      	movs	r0, #3
 800198e:	f000 fd0d 	bl	80023ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001992:	2000      	movs	r0, #0
 8001994:	f000 f808 	bl	80019a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001998:	f7ff fdfe 	bl	8001598 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40023c00 	.word	0x40023c00

080019a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019b0:	4b12      	ldr	r3, [pc, #72]	@ (80019fc <HAL_InitTick+0x54>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	4b12      	ldr	r3, [pc, #72]	@ (8001a00 <HAL_InitTick+0x58>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	4619      	mov	r1, r3
 80019ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019be:	fbb3 f3f1 	udiv	r3, r3, r1
 80019c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019c6:	4618      	mov	r0, r3
 80019c8:	f000 fd17 	bl	80023fa <HAL_SYSTICK_Config>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e00e      	b.n	80019f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2b0f      	cmp	r3, #15
 80019da:	d80a      	bhi.n	80019f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019dc:	2200      	movs	r2, #0
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	f04f 30ff 	mov.w	r0, #4294967295
 80019e4:	f000 fced 	bl	80023c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019e8:	4a06      	ldr	r2, [pc, #24]	@ (8001a04 <HAL_InitTick+0x5c>)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019ee:	2300      	movs	r3, #0
 80019f0:	e000      	b.n	80019f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3708      	adds	r7, #8
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20000004 	.word	0x20000004
 8001a00:	2000000c 	.word	0x2000000c
 8001a04:	20000008 	.word	0x20000008

08001a08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a0c:	4b06      	ldr	r3, [pc, #24]	@ (8001a28 <HAL_IncTick+0x20>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	461a      	mov	r2, r3
 8001a12:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <HAL_IncTick+0x24>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4413      	add	r3, r2
 8001a18:	4a04      	ldr	r2, [pc, #16]	@ (8001a2c <HAL_IncTick+0x24>)
 8001a1a:	6013      	str	r3, [r2, #0]
}
 8001a1c:	bf00      	nop
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	2000000c 	.word	0x2000000c
 8001a2c:	200002a4 	.word	0x200002a4

08001a30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  return uwTick;
 8001a34:	4b03      	ldr	r3, [pc, #12]	@ (8001a44 <HAL_GetTick+0x14>)
 8001a36:	681b      	ldr	r3, [r3, #0]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	200002a4 	.word	0x200002a4

08001a48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a50:	f7ff ffee 	bl	8001a30 <HAL_GetTick>
 8001a54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a60:	d005      	beq.n	8001a6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a62:	4b0a      	ldr	r3, [pc, #40]	@ (8001a8c <HAL_Delay+0x44>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	461a      	mov	r2, r3
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a6e:	bf00      	nop
 8001a70:	f7ff ffde 	bl	8001a30 <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	68fa      	ldr	r2, [r7, #12]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d8f7      	bhi.n	8001a70 <HAL_Delay+0x28>
  {
  }
}
 8001a80:	bf00      	nop
 8001a82:	bf00      	nop
 8001a84:	3710      	adds	r7, #16
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	2000000c 	.word	0x2000000c

08001a90 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d101      	bne.n	8001aa6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e033      	b.n	8001b0e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d109      	bne.n	8001ac2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f7ff fd9a 	bl	80015e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac6:	f003 0310 	and.w	r3, r3, #16
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d118      	bne.n	8001b00 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ad6:	f023 0302 	bic.w	r3, r3, #2
 8001ada:	f043 0202 	orr.w	r2, r3, #2
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f000 fab4 	bl	8002050 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af2:	f023 0303 	bic.w	r3, r3, #3
 8001af6:	f043 0201 	orr.w	r2, r3, #1
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	641a      	str	r2, [r3, #64]	@ 0x40
 8001afe:	e001      	b.n	8001b04 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2200      	movs	r2, #0
 8001b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3710      	adds	r7, #16
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
	...

08001b18 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001b20:	2300      	movs	r3, #0
 8001b22:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d101      	bne.n	8001b32 <HAL_ADC_Start+0x1a>
 8001b2e:	2302      	movs	r3, #2
 8001b30:	e0b2      	b.n	8001c98 <HAL_ADC_Start+0x180>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2201      	movs	r2, #1
 8001b36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	f003 0301 	and.w	r3, r3, #1
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d018      	beq.n	8001b7a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	689a      	ldr	r2, [r3, #8]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f042 0201 	orr.w	r2, r2, #1
 8001b56:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b58:	4b52      	ldr	r3, [pc, #328]	@ (8001ca4 <HAL_ADC_Start+0x18c>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a52      	ldr	r2, [pc, #328]	@ (8001ca8 <HAL_ADC_Start+0x190>)
 8001b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b62:	0c9a      	lsrs	r2, r3, #18
 8001b64:	4613      	mov	r3, r2
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	4413      	add	r3, r2
 8001b6a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001b6c:	e002      	b.n	8001b74 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	3b01      	subs	r3, #1
 8001b72:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d1f9      	bne.n	8001b6e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d17a      	bne.n	8001c7e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001b90:	f023 0301 	bic.w	r3, r3, #1
 8001b94:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d007      	beq.n	8001bba <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bae:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001bb2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bbe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bc6:	d106      	bne.n	8001bd6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bcc:	f023 0206 	bic.w	r2, r3, #6
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	645a      	str	r2, [r3, #68]	@ 0x44
 8001bd4:	e002      	b.n	8001bdc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001be4:	4b31      	ldr	r3, [pc, #196]	@ (8001cac <HAL_ADC_Start+0x194>)
 8001be6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001bf0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f003 031f 	and.w	r3, r3, #31
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d12a      	bne.n	8001c54 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a2b      	ldr	r2, [pc, #172]	@ (8001cb0 <HAL_ADC_Start+0x198>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d015      	beq.n	8001c34 <HAL_ADC_Start+0x11c>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a29      	ldr	r2, [pc, #164]	@ (8001cb4 <HAL_ADC_Start+0x19c>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d105      	bne.n	8001c1e <HAL_ADC_Start+0x106>
 8001c12:	4b26      	ldr	r3, [pc, #152]	@ (8001cac <HAL_ADC_Start+0x194>)
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f003 031f 	and.w	r3, r3, #31
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d00a      	beq.n	8001c34 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a25      	ldr	r2, [pc, #148]	@ (8001cb8 <HAL_ADC_Start+0x1a0>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d136      	bne.n	8001c96 <HAL_ADC_Start+0x17e>
 8001c28:	4b20      	ldr	r3, [pc, #128]	@ (8001cac <HAL_ADC_Start+0x194>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f003 0310 	and.w	r3, r3, #16
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d130      	bne.n	8001c96 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d129      	bne.n	8001c96 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	689a      	ldr	r2, [r3, #8]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c50:	609a      	str	r2, [r3, #8]
 8001c52:	e020      	b.n	8001c96 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a15      	ldr	r2, [pc, #84]	@ (8001cb0 <HAL_ADC_Start+0x198>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d11b      	bne.n	8001c96 <HAL_ADC_Start+0x17e>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d114      	bne.n	8001c96 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	689a      	ldr	r2, [r3, #8]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	e00b      	b.n	8001c96 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c82:	f043 0210 	orr.w	r2, r3, #16
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8e:	f043 0201 	orr.w	r2, r3, #1
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001c96:	2300      	movs	r3, #0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3714      	adds	r7, #20
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	20000004 	.word	0x20000004
 8001ca8:	431bde83 	.word	0x431bde83
 8001cac:	40012300 	.word	0x40012300
 8001cb0:	40012000 	.word	0x40012000
 8001cb4:	40012100 	.word	0x40012100
 8001cb8:	40012200 	.word	0x40012200

08001cbc <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cd8:	d113      	bne.n	8001d02 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ce4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ce8:	d10b      	bne.n	8001d02 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cee:	f043 0220 	orr.w	r2, r3, #32
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e063      	b.n	8001dca <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d02:	f7ff fe95 	bl	8001a30 <HAL_GetTick>
 8001d06:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d08:	e021      	b.n	8001d4e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d10:	d01d      	beq.n	8001d4e <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d007      	beq.n	8001d28 <HAL_ADC_PollForConversion+0x6c>
 8001d18:	f7ff fe8a 	bl	8001a30 <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	683a      	ldr	r2, [r7, #0]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d212      	bcs.n	8001d4e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d00b      	beq.n	8001d4e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3a:	f043 0204 	orr.w	r2, r3, #4
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e03d      	b.n	8001dca <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0302 	and.w	r3, r3, #2
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d1d6      	bne.n	8001d0a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f06f 0212 	mvn.w	r2, #18
 8001d64:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d123      	bne.n	8001dc8 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d11f      	bne.n	8001dc8 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d8e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d006      	beq.n	8001da4 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d111      	bne.n	8001dc8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d105      	bne.n	8001dc8 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc0:	f043 0201 	orr.w	r2, r3, #1
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001dc8:	2300      	movs	r3, #0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001df6:	2300      	movs	r3, #0
 8001df8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d101      	bne.n	8001e08 <HAL_ADC_ConfigChannel+0x1c>
 8001e04:	2302      	movs	r3, #2
 8001e06:	e113      	b.n	8002030 <HAL_ADC_ConfigChannel+0x244>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2b09      	cmp	r3, #9
 8001e16:	d925      	bls.n	8001e64 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	68d9      	ldr	r1, [r3, #12]
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	461a      	mov	r2, r3
 8001e26:	4613      	mov	r3, r2
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	4413      	add	r3, r2
 8001e2c:	3b1e      	subs	r3, #30
 8001e2e:	2207      	movs	r2, #7
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	43da      	mvns	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	400a      	ands	r2, r1
 8001e3c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	68d9      	ldr	r1, [r3, #12]
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	689a      	ldr	r2, [r3, #8]
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	4618      	mov	r0, r3
 8001e50:	4603      	mov	r3, r0
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	4403      	add	r3, r0
 8001e56:	3b1e      	subs	r3, #30
 8001e58:	409a      	lsls	r2, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	60da      	str	r2, [r3, #12]
 8001e62:	e022      	b.n	8001eaa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	6919      	ldr	r1, [r3, #16]
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	b29b      	uxth	r3, r3
 8001e70:	461a      	mov	r2, r3
 8001e72:	4613      	mov	r3, r2
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	4413      	add	r3, r2
 8001e78:	2207      	movs	r2, #7
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	43da      	mvns	r2, r3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	400a      	ands	r2, r1
 8001e86:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6919      	ldr	r1, [r3, #16]
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	689a      	ldr	r2, [r3, #8]
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	b29b      	uxth	r3, r3
 8001e98:	4618      	mov	r0, r3
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	4403      	add	r3, r0
 8001ea0:	409a      	lsls	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	430a      	orrs	r2, r1
 8001ea8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	2b06      	cmp	r3, #6
 8001eb0:	d824      	bhi.n	8001efc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685a      	ldr	r2, [r3, #4]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	4413      	add	r3, r2
 8001ec2:	3b05      	subs	r3, #5
 8001ec4:	221f      	movs	r2, #31
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	43da      	mvns	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	400a      	ands	r2, r1
 8001ed2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685a      	ldr	r2, [r3, #4]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	4413      	add	r3, r2
 8001eec:	3b05      	subs	r3, #5
 8001eee:	fa00 f203 	lsl.w	r2, r0, r3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001efa:	e04c      	b.n	8001f96 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	2b0c      	cmp	r3, #12
 8001f02:	d824      	bhi.n	8001f4e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685a      	ldr	r2, [r3, #4]
 8001f0e:	4613      	mov	r3, r2
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	4413      	add	r3, r2
 8001f14:	3b23      	subs	r3, #35	@ 0x23
 8001f16:	221f      	movs	r2, #31
 8001f18:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1c:	43da      	mvns	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	400a      	ands	r2, r1
 8001f24:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	4618      	mov	r0, r3
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685a      	ldr	r2, [r3, #4]
 8001f38:	4613      	mov	r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	4413      	add	r3, r2
 8001f3e:	3b23      	subs	r3, #35	@ 0x23
 8001f40:	fa00 f203 	lsl.w	r2, r0, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f4c:	e023      	b.n	8001f96 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685a      	ldr	r2, [r3, #4]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4413      	add	r3, r2
 8001f5e:	3b41      	subs	r3, #65	@ 0x41
 8001f60:	221f      	movs	r2, #31
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	43da      	mvns	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	400a      	ands	r2, r1
 8001f6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	685a      	ldr	r2, [r3, #4]
 8001f82:	4613      	mov	r3, r2
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	4413      	add	r3, r2
 8001f88:	3b41      	subs	r3, #65	@ 0x41
 8001f8a:	fa00 f203 	lsl.w	r2, r0, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	430a      	orrs	r2, r1
 8001f94:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f96:	4b29      	ldr	r3, [pc, #164]	@ (800203c <HAL_ADC_ConfigChannel+0x250>)
 8001f98:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a28      	ldr	r2, [pc, #160]	@ (8002040 <HAL_ADC_ConfigChannel+0x254>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d10f      	bne.n	8001fc4 <HAL_ADC_ConfigChannel+0x1d8>
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2b12      	cmp	r3, #18
 8001faa:	d10b      	bne.n	8001fc4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8002040 <HAL_ADC_ConfigChannel+0x254>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d12b      	bne.n	8002026 <HAL_ADC_ConfigChannel+0x23a>
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a1c      	ldr	r2, [pc, #112]	@ (8002044 <HAL_ADC_ConfigChannel+0x258>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d003      	beq.n	8001fe0 <HAL_ADC_ConfigChannel+0x1f4>
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2b11      	cmp	r3, #17
 8001fde:	d122      	bne.n	8002026 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a11      	ldr	r2, [pc, #68]	@ (8002044 <HAL_ADC_ConfigChannel+0x258>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d111      	bne.n	8002026 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002002:	4b11      	ldr	r3, [pc, #68]	@ (8002048 <HAL_ADC_ConfigChannel+0x25c>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a11      	ldr	r2, [pc, #68]	@ (800204c <HAL_ADC_ConfigChannel+0x260>)
 8002008:	fba2 2303 	umull	r2, r3, r2, r3
 800200c:	0c9a      	lsrs	r2, r3, #18
 800200e:	4613      	mov	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4413      	add	r3, r2
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002018:	e002      	b.n	8002020 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	3b01      	subs	r3, #1
 800201e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d1f9      	bne.n	800201a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800202e:	2300      	movs	r3, #0
}
 8002030:	4618      	mov	r0, r3
 8002032:	3714      	adds	r7, #20
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr
 800203c:	40012300 	.word	0x40012300
 8002040:	40012000 	.word	0x40012000
 8002044:	10000012 	.word	0x10000012
 8002048:	20000004 	.word	0x20000004
 800204c:	431bde83 	.word	0x431bde83

08002050 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002050:	b480      	push	{r7}
 8002052:	b085      	sub	sp, #20
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002058:	4b79      	ldr	r3, [pc, #484]	@ (8002240 <ADC_Init+0x1f0>)
 800205a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	431a      	orrs	r2, r3
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	685a      	ldr	r2, [r3, #4]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002084:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	6859      	ldr	r1, [r3, #4]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	691b      	ldr	r3, [r3, #16]
 8002090:	021a      	lsls	r2, r3, #8
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	430a      	orrs	r2, r1
 8002098:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	685a      	ldr	r2, [r3, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80020a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	6859      	ldr	r1, [r3, #4]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689a      	ldr	r2, [r3, #8]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	430a      	orrs	r2, r1
 80020ba:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	6899      	ldr	r1, [r3, #8]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	68da      	ldr	r2, [r3, #12]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e2:	4a58      	ldr	r2, [pc, #352]	@ (8002244 <ADC_Init+0x1f4>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d022      	beq.n	800212e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	6899      	ldr	r1, [r3, #8]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	430a      	orrs	r2, r1
 8002108:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002118:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6899      	ldr	r1, [r3, #8]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	430a      	orrs	r2, r1
 800212a:	609a      	str	r2, [r3, #8]
 800212c:	e00f      	b.n	800214e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689a      	ldr	r2, [r3, #8]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800213c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	689a      	ldr	r2, [r3, #8]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800214c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	689a      	ldr	r2, [r3, #8]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f022 0202 	bic.w	r2, r2, #2
 800215c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	6899      	ldr	r1, [r3, #8]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	7e1b      	ldrb	r3, [r3, #24]
 8002168:	005a      	lsls	r2, r3, #1
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	430a      	orrs	r2, r1
 8002170:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d01b      	beq.n	80021b4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	685a      	ldr	r2, [r3, #4]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800218a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	685a      	ldr	r2, [r3, #4]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800219a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6859      	ldr	r1, [r3, #4]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a6:	3b01      	subs	r3, #1
 80021a8:	035a      	lsls	r2, r3, #13
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	605a      	str	r2, [r3, #4]
 80021b2:	e007      	b.n	80021c4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	685a      	ldr	r2, [r3, #4]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021c2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80021d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	3b01      	subs	r3, #1
 80021e0:	051a      	lsls	r2, r3, #20
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80021f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	6899      	ldr	r1, [r3, #8]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002206:	025a      	lsls	r2, r3, #9
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	430a      	orrs	r2, r1
 800220e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	689a      	ldr	r2, [r3, #8]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800221e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	6899      	ldr	r1, [r3, #8]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	695b      	ldr	r3, [r3, #20]
 800222a:	029a      	lsls	r2, r3, #10
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	430a      	orrs	r2, r1
 8002232:	609a      	str	r2, [r3, #8]
}
 8002234:	bf00      	nop
 8002236:	3714      	adds	r7, #20
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr
 8002240:	40012300 	.word	0x40012300
 8002244:	0f000001 	.word	0x0f000001

08002248 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f003 0307 	and.w	r3, r3, #7
 8002256:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002258:	4b0c      	ldr	r3, [pc, #48]	@ (800228c <__NVIC_SetPriorityGrouping+0x44>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800225e:	68ba      	ldr	r2, [r7, #8]
 8002260:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002264:	4013      	ands	r3, r2
 8002266:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002270:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002274:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002278:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800227a:	4a04      	ldr	r2, [pc, #16]	@ (800228c <__NVIC_SetPriorityGrouping+0x44>)
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	60d3      	str	r3, [r2, #12]
}
 8002280:	bf00      	nop
 8002282:	3714      	adds	r7, #20
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr
 800228c:	e000ed00 	.word	0xe000ed00

08002290 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002294:	4b04      	ldr	r3, [pc, #16]	@ (80022a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	0a1b      	lsrs	r3, r3, #8
 800229a:	f003 0307 	and.w	r3, r3, #7
}
 800229e:	4618      	mov	r0, r3
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	e000ed00 	.word	0xe000ed00

080022ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	6039      	str	r1, [r7, #0]
 80022b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	db0a      	blt.n	80022d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	b2da      	uxtb	r2, r3
 80022c4:	490c      	ldr	r1, [pc, #48]	@ (80022f8 <__NVIC_SetPriority+0x4c>)
 80022c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ca:	0112      	lsls	r2, r2, #4
 80022cc:	b2d2      	uxtb	r2, r2
 80022ce:	440b      	add	r3, r1
 80022d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022d4:	e00a      	b.n	80022ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	4908      	ldr	r1, [pc, #32]	@ (80022fc <__NVIC_SetPriority+0x50>)
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	f003 030f 	and.w	r3, r3, #15
 80022e2:	3b04      	subs	r3, #4
 80022e4:	0112      	lsls	r2, r2, #4
 80022e6:	b2d2      	uxtb	r2, r2
 80022e8:	440b      	add	r3, r1
 80022ea:	761a      	strb	r2, [r3, #24]
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	e000e100 	.word	0xe000e100
 80022fc:	e000ed00 	.word	0xe000ed00

08002300 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002300:	b480      	push	{r7}
 8002302:	b089      	sub	sp, #36	@ 0x24
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f003 0307 	and.w	r3, r3, #7
 8002312:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	f1c3 0307 	rsb	r3, r3, #7
 800231a:	2b04      	cmp	r3, #4
 800231c:	bf28      	it	cs
 800231e:	2304      	movcs	r3, #4
 8002320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	3304      	adds	r3, #4
 8002326:	2b06      	cmp	r3, #6
 8002328:	d902      	bls.n	8002330 <NVIC_EncodePriority+0x30>
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	3b03      	subs	r3, #3
 800232e:	e000      	b.n	8002332 <NVIC_EncodePriority+0x32>
 8002330:	2300      	movs	r3, #0
 8002332:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002334:	f04f 32ff 	mov.w	r2, #4294967295
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	43da      	mvns	r2, r3
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	401a      	ands	r2, r3
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002348:	f04f 31ff 	mov.w	r1, #4294967295
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	fa01 f303 	lsl.w	r3, r1, r3
 8002352:	43d9      	mvns	r1, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002358:	4313      	orrs	r3, r2
         );
}
 800235a:	4618      	mov	r0, r3
 800235c:	3724      	adds	r7, #36	@ 0x24
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
	...

08002368 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3b01      	subs	r3, #1
 8002374:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002378:	d301      	bcc.n	800237e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800237a:	2301      	movs	r3, #1
 800237c:	e00f      	b.n	800239e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800237e:	4a0a      	ldr	r2, [pc, #40]	@ (80023a8 <SysTick_Config+0x40>)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3b01      	subs	r3, #1
 8002384:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002386:	210f      	movs	r1, #15
 8002388:	f04f 30ff 	mov.w	r0, #4294967295
 800238c:	f7ff ff8e 	bl	80022ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002390:	4b05      	ldr	r3, [pc, #20]	@ (80023a8 <SysTick_Config+0x40>)
 8002392:	2200      	movs	r2, #0
 8002394:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002396:	4b04      	ldr	r3, [pc, #16]	@ (80023a8 <SysTick_Config+0x40>)
 8002398:	2207      	movs	r2, #7
 800239a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	e000e010 	.word	0xe000e010

080023ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f7ff ff47 	bl	8002248 <__NVIC_SetPriorityGrouping>
}
 80023ba:	bf00      	nop
 80023bc:	3708      	adds	r7, #8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b086      	sub	sp, #24
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	4603      	mov	r3, r0
 80023ca:	60b9      	str	r1, [r7, #8]
 80023cc:	607a      	str	r2, [r7, #4]
 80023ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023d4:	f7ff ff5c 	bl	8002290 <__NVIC_GetPriorityGrouping>
 80023d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	68b9      	ldr	r1, [r7, #8]
 80023de:	6978      	ldr	r0, [r7, #20]
 80023e0:	f7ff ff8e 	bl	8002300 <NVIC_EncodePriority>
 80023e4:	4602      	mov	r2, r0
 80023e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ea:	4611      	mov	r1, r2
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff ff5d 	bl	80022ac <__NVIC_SetPriority>
}
 80023f2:	bf00      	nop
 80023f4:	3718      	adds	r7, #24
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}

080023fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b082      	sub	sp, #8
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f7ff ffb0 	bl	8002368 <SysTick_Config>
 8002408:	4603      	mov	r3, r0
}
 800240a:	4618      	mov	r0, r3
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
	...

08002414 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002414:	b480      	push	{r7}
 8002416:	b089      	sub	sp, #36	@ 0x24
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800241e:	2300      	movs	r3, #0
 8002420:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002422:	2300      	movs	r3, #0
 8002424:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002426:	2300      	movs	r3, #0
 8002428:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800242a:	2300      	movs	r3, #0
 800242c:	61fb      	str	r3, [r7, #28]
 800242e:	e165      	b.n	80026fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002430:	2201      	movs	r2, #1
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	697a      	ldr	r2, [r7, #20]
 8002440:	4013      	ands	r3, r2
 8002442:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002444:	693a      	ldr	r2, [r7, #16]
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	429a      	cmp	r2, r3
 800244a:	f040 8154 	bne.w	80026f6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	f003 0303 	and.w	r3, r3, #3
 8002456:	2b01      	cmp	r3, #1
 8002458:	d005      	beq.n	8002466 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002462:	2b02      	cmp	r3, #2
 8002464:	d130      	bne.n	80024c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	005b      	lsls	r3, r3, #1
 8002470:	2203      	movs	r2, #3
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43db      	mvns	r3, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4013      	ands	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	68da      	ldr	r2, [r3, #12]
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	fa02 f303 	lsl.w	r3, r2, r3
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	4313      	orrs	r3, r2
 800248e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800249c:	2201      	movs	r2, #1
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	fa02 f303 	lsl.w	r3, r2, r3
 80024a4:	43db      	mvns	r3, r3
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	4013      	ands	r3, r2
 80024aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	091b      	lsrs	r3, r3, #4
 80024b2:	f003 0201 	and.w	r2, r3, #1
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	4313      	orrs	r3, r2
 80024c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	69ba      	ldr	r2, [r7, #24]
 80024c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f003 0303 	and.w	r3, r3, #3
 80024d0:	2b03      	cmp	r3, #3
 80024d2:	d017      	beq.n	8002504 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	2203      	movs	r2, #3
 80024e0:	fa02 f303 	lsl.w	r3, r2, r3
 80024e4:	43db      	mvns	r3, r3
 80024e6:	69ba      	ldr	r2, [r7, #24]
 80024e8:	4013      	ands	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	689a      	ldr	r2, [r3, #8]
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	005b      	lsls	r3, r3, #1
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f003 0303 	and.w	r3, r3, #3
 800250c:	2b02      	cmp	r3, #2
 800250e:	d123      	bne.n	8002558 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	08da      	lsrs	r2, r3, #3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	3208      	adds	r2, #8
 8002518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800251c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	f003 0307 	and.w	r3, r3, #7
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	220f      	movs	r2, #15
 8002528:	fa02 f303 	lsl.w	r3, r2, r3
 800252c:	43db      	mvns	r3, r3
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	4013      	ands	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	691a      	ldr	r2, [r3, #16]
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	f003 0307 	and.w	r3, r3, #7
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	69ba      	ldr	r2, [r7, #24]
 8002546:	4313      	orrs	r3, r2
 8002548:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	08da      	lsrs	r2, r3, #3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	3208      	adds	r2, #8
 8002552:	69b9      	ldr	r1, [r7, #24]
 8002554:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	005b      	lsls	r3, r3, #1
 8002562:	2203      	movs	r2, #3
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	43db      	mvns	r3, r3
 800256a:	69ba      	ldr	r2, [r7, #24]
 800256c:	4013      	ands	r3, r2
 800256e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f003 0203 	and.w	r2, r3, #3
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	005b      	lsls	r3, r3, #1
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	69ba      	ldr	r2, [r7, #24]
 8002582:	4313      	orrs	r3, r2
 8002584:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	69ba      	ldr	r2, [r7, #24]
 800258a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002594:	2b00      	cmp	r3, #0
 8002596:	f000 80ae 	beq.w	80026f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800259a:	2300      	movs	r3, #0
 800259c:	60fb      	str	r3, [r7, #12]
 800259e:	4b5d      	ldr	r3, [pc, #372]	@ (8002714 <HAL_GPIO_Init+0x300>)
 80025a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a2:	4a5c      	ldr	r2, [pc, #368]	@ (8002714 <HAL_GPIO_Init+0x300>)
 80025a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80025aa:	4b5a      	ldr	r3, [pc, #360]	@ (8002714 <HAL_GPIO_Init+0x300>)
 80025ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025b6:	4a58      	ldr	r2, [pc, #352]	@ (8002718 <HAL_GPIO_Init+0x304>)
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	089b      	lsrs	r3, r3, #2
 80025bc:	3302      	adds	r3, #2
 80025be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	f003 0303 	and.w	r3, r3, #3
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	220f      	movs	r2, #15
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43db      	mvns	r3, r3
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	4013      	ands	r3, r2
 80025d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a4f      	ldr	r2, [pc, #316]	@ (800271c <HAL_GPIO_Init+0x308>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d025      	beq.n	800262e <HAL_GPIO_Init+0x21a>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a4e      	ldr	r2, [pc, #312]	@ (8002720 <HAL_GPIO_Init+0x30c>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d01f      	beq.n	800262a <HAL_GPIO_Init+0x216>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a4d      	ldr	r2, [pc, #308]	@ (8002724 <HAL_GPIO_Init+0x310>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d019      	beq.n	8002626 <HAL_GPIO_Init+0x212>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a4c      	ldr	r2, [pc, #304]	@ (8002728 <HAL_GPIO_Init+0x314>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d013      	beq.n	8002622 <HAL_GPIO_Init+0x20e>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a4b      	ldr	r2, [pc, #300]	@ (800272c <HAL_GPIO_Init+0x318>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d00d      	beq.n	800261e <HAL_GPIO_Init+0x20a>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a4a      	ldr	r2, [pc, #296]	@ (8002730 <HAL_GPIO_Init+0x31c>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d007      	beq.n	800261a <HAL_GPIO_Init+0x206>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a49      	ldr	r2, [pc, #292]	@ (8002734 <HAL_GPIO_Init+0x320>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d101      	bne.n	8002616 <HAL_GPIO_Init+0x202>
 8002612:	2306      	movs	r3, #6
 8002614:	e00c      	b.n	8002630 <HAL_GPIO_Init+0x21c>
 8002616:	2307      	movs	r3, #7
 8002618:	e00a      	b.n	8002630 <HAL_GPIO_Init+0x21c>
 800261a:	2305      	movs	r3, #5
 800261c:	e008      	b.n	8002630 <HAL_GPIO_Init+0x21c>
 800261e:	2304      	movs	r3, #4
 8002620:	e006      	b.n	8002630 <HAL_GPIO_Init+0x21c>
 8002622:	2303      	movs	r3, #3
 8002624:	e004      	b.n	8002630 <HAL_GPIO_Init+0x21c>
 8002626:	2302      	movs	r3, #2
 8002628:	e002      	b.n	8002630 <HAL_GPIO_Init+0x21c>
 800262a:	2301      	movs	r3, #1
 800262c:	e000      	b.n	8002630 <HAL_GPIO_Init+0x21c>
 800262e:	2300      	movs	r3, #0
 8002630:	69fa      	ldr	r2, [r7, #28]
 8002632:	f002 0203 	and.w	r2, r2, #3
 8002636:	0092      	lsls	r2, r2, #2
 8002638:	4093      	lsls	r3, r2
 800263a:	69ba      	ldr	r2, [r7, #24]
 800263c:	4313      	orrs	r3, r2
 800263e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002640:	4935      	ldr	r1, [pc, #212]	@ (8002718 <HAL_GPIO_Init+0x304>)
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	089b      	lsrs	r3, r3, #2
 8002646:	3302      	adds	r3, #2
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800264e:	4b3a      	ldr	r3, [pc, #232]	@ (8002738 <HAL_GPIO_Init+0x324>)
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	43db      	mvns	r3, r3
 8002658:	69ba      	ldr	r2, [r7, #24]
 800265a:	4013      	ands	r3, r2
 800265c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d003      	beq.n	8002672 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	4313      	orrs	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002672:	4a31      	ldr	r2, [pc, #196]	@ (8002738 <HAL_GPIO_Init+0x324>)
 8002674:	69bb      	ldr	r3, [r7, #24]
 8002676:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002678:	4b2f      	ldr	r3, [pc, #188]	@ (8002738 <HAL_GPIO_Init+0x324>)
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	43db      	mvns	r3, r3
 8002682:	69ba      	ldr	r2, [r7, #24]
 8002684:	4013      	ands	r3, r2
 8002686:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d003      	beq.n	800269c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	4313      	orrs	r3, r2
 800269a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800269c:	4a26      	ldr	r2, [pc, #152]	@ (8002738 <HAL_GPIO_Init+0x324>)
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026a2:	4b25      	ldr	r3, [pc, #148]	@ (8002738 <HAL_GPIO_Init+0x324>)
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	43db      	mvns	r3, r3
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	4013      	ands	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026c6:	4a1c      	ldr	r2, [pc, #112]	@ (8002738 <HAL_GPIO_Init+0x324>)
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002738 <HAL_GPIO_Init+0x324>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	43db      	mvns	r3, r3
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	4013      	ands	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d003      	beq.n	80026f0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026f0:	4a11      	ldr	r2, [pc, #68]	@ (8002738 <HAL_GPIO_Init+0x324>)
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	3301      	adds	r3, #1
 80026fa:	61fb      	str	r3, [r7, #28]
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	2b0f      	cmp	r3, #15
 8002700:	f67f ae96 	bls.w	8002430 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002704:	bf00      	nop
 8002706:	bf00      	nop
 8002708:	3724      	adds	r7, #36	@ 0x24
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	40023800 	.word	0x40023800
 8002718:	40013800 	.word	0x40013800
 800271c:	40020000 	.word	0x40020000
 8002720:	40020400 	.word	0x40020400
 8002724:	40020800 	.word	0x40020800
 8002728:	40020c00 	.word	0x40020c00
 800272c:	40021000 	.word	0x40021000
 8002730:	40021400 	.word	0x40021400
 8002734:	40021800 	.word	0x40021800
 8002738:	40013c00 	.word	0x40013c00

0800273c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	460b      	mov	r3, r1
 8002746:	807b      	strh	r3, [r7, #2]
 8002748:	4613      	mov	r3, r2
 800274a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800274c:	787b      	ldrb	r3, [r7, #1]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002752:	887a      	ldrh	r2, [r7, #2]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002758:	e003      	b.n	8002762 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800275a:	887b      	ldrh	r3, [r7, #2]
 800275c:	041a      	lsls	r2, r3, #16
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	619a      	str	r2, [r3, #24]
}
 8002762:	bf00      	nop
 8002764:	370c      	adds	r7, #12
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
	...

08002770 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d101      	bne.n	8002782 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	e12b      	b.n	80029da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d106      	bne.n	800279c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f7fe ff6a 	bl	8001670 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2224      	movs	r2, #36	@ 0x24
 80027a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f022 0201 	bic.w	r2, r2, #1
 80027b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80027c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80027d4:	f000 fd5c 	bl	8003290 <HAL_RCC_GetPCLK1Freq>
 80027d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	4a81      	ldr	r2, [pc, #516]	@ (80029e4 <HAL_I2C_Init+0x274>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d807      	bhi.n	80027f4 <HAL_I2C_Init+0x84>
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	4a80      	ldr	r2, [pc, #512]	@ (80029e8 <HAL_I2C_Init+0x278>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	bf94      	ite	ls
 80027ec:	2301      	movls	r3, #1
 80027ee:	2300      	movhi	r3, #0
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	e006      	b.n	8002802 <HAL_I2C_Init+0x92>
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	4a7d      	ldr	r2, [pc, #500]	@ (80029ec <HAL_I2C_Init+0x27c>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	bf94      	ite	ls
 80027fc:	2301      	movls	r3, #1
 80027fe:	2300      	movhi	r3, #0
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e0e7      	b.n	80029da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	4a78      	ldr	r2, [pc, #480]	@ (80029f0 <HAL_I2C_Init+0x280>)
 800280e:	fba2 2303 	umull	r2, r3, r2, r3
 8002812:	0c9b      	lsrs	r3, r3, #18
 8002814:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	430a      	orrs	r2, r1
 8002828:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	6a1b      	ldr	r3, [r3, #32]
 8002830:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	4a6a      	ldr	r2, [pc, #424]	@ (80029e4 <HAL_I2C_Init+0x274>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d802      	bhi.n	8002844 <HAL_I2C_Init+0xd4>
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	3301      	adds	r3, #1
 8002842:	e009      	b.n	8002858 <HAL_I2C_Init+0xe8>
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800284a:	fb02 f303 	mul.w	r3, r2, r3
 800284e:	4a69      	ldr	r2, [pc, #420]	@ (80029f4 <HAL_I2C_Init+0x284>)
 8002850:	fba2 2303 	umull	r2, r3, r2, r3
 8002854:	099b      	lsrs	r3, r3, #6
 8002856:	3301      	adds	r3, #1
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	6812      	ldr	r2, [r2, #0]
 800285c:	430b      	orrs	r3, r1
 800285e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800286a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	495c      	ldr	r1, [pc, #368]	@ (80029e4 <HAL_I2C_Init+0x274>)
 8002874:	428b      	cmp	r3, r1
 8002876:	d819      	bhi.n	80028ac <HAL_I2C_Init+0x13c>
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	1e59      	subs	r1, r3, #1
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	fbb1 f3f3 	udiv	r3, r1, r3
 8002886:	1c59      	adds	r1, r3, #1
 8002888:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800288c:	400b      	ands	r3, r1
 800288e:	2b00      	cmp	r3, #0
 8002890:	d00a      	beq.n	80028a8 <HAL_I2C_Init+0x138>
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	1e59      	subs	r1, r3, #1
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	005b      	lsls	r3, r3, #1
 800289c:	fbb1 f3f3 	udiv	r3, r1, r3
 80028a0:	3301      	adds	r3, #1
 80028a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028a6:	e051      	b.n	800294c <HAL_I2C_Init+0x1dc>
 80028a8:	2304      	movs	r3, #4
 80028aa:	e04f      	b.n	800294c <HAL_I2C_Init+0x1dc>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d111      	bne.n	80028d8 <HAL_I2C_Init+0x168>
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	1e58      	subs	r0, r3, #1
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6859      	ldr	r1, [r3, #4]
 80028bc:	460b      	mov	r3, r1
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	440b      	add	r3, r1
 80028c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80028c6:	3301      	adds	r3, #1
 80028c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	bf0c      	ite	eq
 80028d0:	2301      	moveq	r3, #1
 80028d2:	2300      	movne	r3, #0
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	e012      	b.n	80028fe <HAL_I2C_Init+0x18e>
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	1e58      	subs	r0, r3, #1
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6859      	ldr	r1, [r3, #4]
 80028e0:	460b      	mov	r3, r1
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	440b      	add	r3, r1
 80028e6:	0099      	lsls	r1, r3, #2
 80028e8:	440b      	add	r3, r1
 80028ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80028ee:	3301      	adds	r3, #1
 80028f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	bf0c      	ite	eq
 80028f8:	2301      	moveq	r3, #1
 80028fa:	2300      	movne	r3, #0
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <HAL_I2C_Init+0x196>
 8002902:	2301      	movs	r3, #1
 8002904:	e022      	b.n	800294c <HAL_I2C_Init+0x1dc>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d10e      	bne.n	800292c <HAL_I2C_Init+0x1bc>
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	1e58      	subs	r0, r3, #1
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6859      	ldr	r1, [r3, #4]
 8002916:	460b      	mov	r3, r1
 8002918:	005b      	lsls	r3, r3, #1
 800291a:	440b      	add	r3, r1
 800291c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002920:	3301      	adds	r3, #1
 8002922:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002926:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800292a:	e00f      	b.n	800294c <HAL_I2C_Init+0x1dc>
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	1e58      	subs	r0, r3, #1
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6859      	ldr	r1, [r3, #4]
 8002934:	460b      	mov	r3, r1
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	440b      	add	r3, r1
 800293a:	0099      	lsls	r1, r3, #2
 800293c:	440b      	add	r3, r1
 800293e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002942:	3301      	adds	r3, #1
 8002944:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002948:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800294c:	6879      	ldr	r1, [r7, #4]
 800294e:	6809      	ldr	r1, [r1, #0]
 8002950:	4313      	orrs	r3, r2
 8002952:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	69da      	ldr	r2, [r3, #28]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a1b      	ldr	r3, [r3, #32]
 8002966:	431a      	orrs	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	430a      	orrs	r2, r1
 800296e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800297a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	6911      	ldr	r1, [r2, #16]
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	68d2      	ldr	r2, [r2, #12]
 8002986:	4311      	orrs	r1, r2
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	6812      	ldr	r2, [r2, #0]
 800298c:	430b      	orrs	r3, r1
 800298e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	695a      	ldr	r2, [r3, #20]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	431a      	orrs	r2, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	430a      	orrs	r2, r1
 80029aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f042 0201 	orr.w	r2, r2, #1
 80029ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2220      	movs	r2, #32
 80029c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	000186a0 	.word	0x000186a0
 80029e8:	001e847f 	.word	0x001e847f
 80029ec:	003d08ff 	.word	0x003d08ff
 80029f0:	431bde83 	.word	0x431bde83
 80029f4:	10624dd3 	.word	0x10624dd3

080029f8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b088      	sub	sp, #32
 80029fc:	af02      	add	r7, sp, #8
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	607a      	str	r2, [r7, #4]
 8002a02:	461a      	mov	r2, r3
 8002a04:	460b      	mov	r3, r1
 8002a06:	817b      	strh	r3, [r7, #10]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a0c:	f7ff f810 	bl	8001a30 <HAL_GetTick>
 8002a10:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	2b20      	cmp	r3, #32
 8002a1c:	f040 80e0 	bne.w	8002be0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	9300      	str	r3, [sp, #0]
 8002a24:	2319      	movs	r3, #25
 8002a26:	2201      	movs	r2, #1
 8002a28:	4970      	ldr	r1, [pc, #448]	@ (8002bec <HAL_I2C_Master_Transmit+0x1f4>)
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 f964 	bl	8002cf8 <I2C_WaitOnFlagUntilTimeout>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002a36:	2302      	movs	r3, #2
 8002a38:	e0d3      	b.n	8002be2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d101      	bne.n	8002a48 <HAL_I2C_Master_Transmit+0x50>
 8002a44:	2302      	movs	r3, #2
 8002a46:	e0cc      	b.n	8002be2 <HAL_I2C_Master_Transmit+0x1ea>
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0301 	and.w	r3, r3, #1
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d007      	beq.n	8002a6e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f042 0201 	orr.w	r2, r2, #1
 8002a6c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a7c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2221      	movs	r2, #33	@ 0x21
 8002a82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2210      	movs	r2, #16
 8002a8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2200      	movs	r2, #0
 8002a92:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	893a      	ldrh	r2, [r7, #8]
 8002a9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	4a50      	ldr	r2, [pc, #320]	@ (8002bf0 <HAL_I2C_Master_Transmit+0x1f8>)
 8002aae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002ab0:	8979      	ldrh	r1, [r7, #10]
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	6a3a      	ldr	r2, [r7, #32]
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 f89c 	bl	8002bf4 <I2C_MasterRequestWrite>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e08d      	b.n	8002be2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	613b      	str	r3, [r7, #16]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	695b      	ldr	r3, [r3, #20]
 8002ad0:	613b      	str	r3, [r7, #16]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	699b      	ldr	r3, [r3, #24]
 8002ad8:	613b      	str	r3, [r7, #16]
 8002ada:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002adc:	e066      	b.n	8002bac <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	6a39      	ldr	r1, [r7, #32]
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	f000 fa22 	bl	8002f2c <I2C_WaitOnTXEFlagUntilTimeout>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00d      	beq.n	8002b0a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af2:	2b04      	cmp	r3, #4
 8002af4:	d107      	bne.n	8002b06 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b04:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e06b      	b.n	8002be2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0e:	781a      	ldrb	r2, [r3, #0]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b1a:	1c5a      	adds	r2, r3, #1
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	3b01      	subs	r3, #1
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b32:	3b01      	subs	r3, #1
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	695b      	ldr	r3, [r3, #20]
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	2b04      	cmp	r3, #4
 8002b46:	d11b      	bne.n	8002b80 <HAL_I2C_Master_Transmit+0x188>
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d017      	beq.n	8002b80 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b54:	781a      	ldrb	r2, [r3, #0]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b60:	1c5a      	adds	r2, r3, #1
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	b29a      	uxth	r2, r3
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b80:	697a      	ldr	r2, [r7, #20]
 8002b82:	6a39      	ldr	r1, [r7, #32]
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f000 fa19 	bl	8002fbc <I2C_WaitOnBTFFlagUntilTimeout>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d00d      	beq.n	8002bac <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b94:	2b04      	cmp	r3, #4
 8002b96:	d107      	bne.n	8002ba8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ba6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e01a      	b.n	8002be2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d194      	bne.n	8002ade <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2220      	movs	r2, #32
 8002bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	e000      	b.n	8002be2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002be0:	2302      	movs	r3, #2
  }
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3718      	adds	r7, #24
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	00100002 	.word	0x00100002
 8002bf0:	ffff0000 	.word	0xffff0000

08002bf4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b088      	sub	sp, #32
 8002bf8:	af02      	add	r7, sp, #8
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	607a      	str	r2, [r7, #4]
 8002bfe:	603b      	str	r3, [r7, #0]
 8002c00:	460b      	mov	r3, r1
 8002c02:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c08:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d006      	beq.n	8002c1e <I2C_MasterRequestWrite+0x2a>
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d003      	beq.n	8002c1e <I2C_MasterRequestWrite+0x2a>
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002c1c:	d108      	bne.n	8002c30 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	e00b      	b.n	8002c48 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c34:	2b12      	cmp	r3, #18
 8002c36:	d107      	bne.n	8002c48 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c46:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	9300      	str	r3, [sp, #0]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002c54:	68f8      	ldr	r0, [r7, #12]
 8002c56:	f000 f84f 	bl	8002cf8 <I2C_WaitOnFlagUntilTimeout>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00d      	beq.n	8002c7c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c6e:	d103      	bne.n	8002c78 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c76:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e035      	b.n	8002ce8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	691b      	ldr	r3, [r3, #16]
 8002c80:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c84:	d108      	bne.n	8002c98 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c86:	897b      	ldrh	r3, [r7, #10]
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	461a      	mov	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002c94:	611a      	str	r2, [r3, #16]
 8002c96:	e01b      	b.n	8002cd0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002c98:	897b      	ldrh	r3, [r7, #10]
 8002c9a:	11db      	asrs	r3, r3, #7
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	f003 0306 	and.w	r3, r3, #6
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	f063 030f 	orn	r3, r3, #15
 8002ca8:	b2da      	uxtb	r2, r3
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	490e      	ldr	r1, [pc, #56]	@ (8002cf0 <I2C_MasterRequestWrite+0xfc>)
 8002cb6:	68f8      	ldr	r0, [r7, #12]
 8002cb8:	f000 f898 	bl	8002dec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e010      	b.n	8002ce8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002cc6:	897b      	ldrh	r3, [r7, #10]
 8002cc8:	b2da      	uxtb	r2, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	4907      	ldr	r1, [pc, #28]	@ (8002cf4 <I2C_MasterRequestWrite+0x100>)
 8002cd6:	68f8      	ldr	r0, [r7, #12]
 8002cd8:	f000 f888 	bl	8002dec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e000      	b.n	8002ce8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3718      	adds	r7, #24
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	00010008 	.word	0x00010008
 8002cf4:	00010002 	.word	0x00010002

08002cf8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	603b      	str	r3, [r7, #0]
 8002d04:	4613      	mov	r3, r2
 8002d06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d08:	e048      	b.n	8002d9c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d10:	d044      	beq.n	8002d9c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d12:	f7fe fe8d 	bl	8001a30 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	683a      	ldr	r2, [r7, #0]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d302      	bcc.n	8002d28 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d139      	bne.n	8002d9c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	0c1b      	lsrs	r3, r3, #16
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d10d      	bne.n	8002d4e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	695b      	ldr	r3, [r3, #20]
 8002d38:	43da      	mvns	r2, r3
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	bf0c      	ite	eq
 8002d44:	2301      	moveq	r3, #1
 8002d46:	2300      	movne	r3, #0
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	e00c      	b.n	8002d68 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	43da      	mvns	r2, r3
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	bf0c      	ite	eq
 8002d60:	2301      	moveq	r3, #1
 8002d62:	2300      	movne	r3, #0
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	461a      	mov	r2, r3
 8002d68:	79fb      	ldrb	r3, [r7, #7]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d116      	bne.n	8002d9c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2200      	movs	r2, #0
 8002d72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2220      	movs	r2, #32
 8002d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d88:	f043 0220 	orr.w	r2, r3, #32
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e023      	b.n	8002de4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	0c1b      	lsrs	r3, r3, #16
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d10d      	bne.n	8002dc2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	695b      	ldr	r3, [r3, #20]
 8002dac:	43da      	mvns	r2, r3
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	4013      	ands	r3, r2
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	bf0c      	ite	eq
 8002db8:	2301      	moveq	r3, #1
 8002dba:	2300      	movne	r3, #0
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	e00c      	b.n	8002ddc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	43da      	mvns	r2, r3
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	4013      	ands	r3, r2
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	bf0c      	ite	eq
 8002dd4:	2301      	moveq	r3, #1
 8002dd6:	2300      	movne	r3, #0
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	461a      	mov	r2, r3
 8002ddc:	79fb      	ldrb	r3, [r7, #7]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d093      	beq.n	8002d0a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002de2:	2300      	movs	r3, #0
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3710      	adds	r7, #16
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
 8002df8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002dfa:	e071      	b.n	8002ee0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e0a:	d123      	bne.n	8002e54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e1a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e24:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2220      	movs	r2, #32
 8002e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e40:	f043 0204 	orr.w	r2, r3, #4
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e067      	b.n	8002f24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e5a:	d041      	beq.n	8002ee0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e5c:	f7fe fde8 	bl	8001a30 <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d302      	bcc.n	8002e72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d136      	bne.n	8002ee0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	0c1b      	lsrs	r3, r3, #16
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d10c      	bne.n	8002e96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	43da      	mvns	r2, r3
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	4013      	ands	r3, r2
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	bf14      	ite	ne
 8002e8e:	2301      	movne	r3, #1
 8002e90:	2300      	moveq	r3, #0
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	e00b      	b.n	8002eae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	43da      	mvns	r2, r3
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	bf14      	ite	ne
 8002ea8:	2301      	movne	r3, #1
 8002eaa:	2300      	moveq	r3, #0
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d016      	beq.n	8002ee0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ecc:	f043 0220 	orr.w	r2, r3, #32
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e021      	b.n	8002f24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	0c1b      	lsrs	r3, r3, #16
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d10c      	bne.n	8002f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	695b      	ldr	r3, [r3, #20]
 8002ef0:	43da      	mvns	r2, r3
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	bf14      	ite	ne
 8002efc:	2301      	movne	r3, #1
 8002efe:	2300      	moveq	r3, #0
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	e00b      	b.n	8002f1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	43da      	mvns	r2, r3
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	bf14      	ite	ne
 8002f16:	2301      	movne	r3, #1
 8002f18:	2300      	moveq	r3, #0
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	f47f af6d 	bne.w	8002dfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002f22:	2300      	movs	r3, #0
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3710      	adds	r7, #16
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f38:	e034      	b.n	8002fa4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f3a:	68f8      	ldr	r0, [r7, #12]
 8002f3c:	f000 f886 	bl	800304c <I2C_IsAcknowledgeFailed>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e034      	b.n	8002fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f50:	d028      	beq.n	8002fa4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f52:	f7fe fd6d 	bl	8001a30 <HAL_GetTick>
 8002f56:	4602      	mov	r2, r0
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	68ba      	ldr	r2, [r7, #8]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d302      	bcc.n	8002f68 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d11d      	bne.n	8002fa4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	695b      	ldr	r3, [r3, #20]
 8002f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f72:	2b80      	cmp	r3, #128	@ 0x80
 8002f74:	d016      	beq.n	8002fa4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2220      	movs	r2, #32
 8002f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f90:	f043 0220 	orr.w	r2, r3, #32
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e007      	b.n	8002fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	695b      	ldr	r3, [r3, #20]
 8002faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fae:	2b80      	cmp	r3, #128	@ 0x80
 8002fb0:	d1c3      	bne.n	8002f3a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3710      	adds	r7, #16
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002fc8:	e034      	b.n	8003034 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002fca:	68f8      	ldr	r0, [r7, #12]
 8002fcc:	f000 f83e 	bl	800304c <I2C_IsAcknowledgeFailed>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e034      	b.n	8003044 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe0:	d028      	beq.n	8003034 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fe2:	f7fe fd25 	bl	8001a30 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	68ba      	ldr	r2, [r7, #8]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d302      	bcc.n	8002ff8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d11d      	bne.n	8003034 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	695b      	ldr	r3, [r3, #20]
 8002ffe:	f003 0304 	and.w	r3, r3, #4
 8003002:	2b04      	cmp	r3, #4
 8003004:	d016      	beq.n	8003034 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2200      	movs	r2, #0
 800300a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2220      	movs	r2, #32
 8003010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003020:	f043 0220 	orr.w	r2, r3, #32
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e007      	b.n	8003044 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	f003 0304 	and.w	r3, r3, #4
 800303e:	2b04      	cmp	r3, #4
 8003040:	d1c3      	bne.n	8002fca <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003042:	2300      	movs	r3, #0
}
 8003044:	4618      	mov	r0, r3
 8003046:	3710      	adds	r7, #16
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800305e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003062:	d11b      	bne.n	800309c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800306c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2220      	movs	r2, #32
 8003078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003088:	f043 0204 	orr.w	r2, r3, #4
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e000      	b.n	800309e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
	...

080030ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e0cc      	b.n	800325a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030c0:	4b68      	ldr	r3, [pc, #416]	@ (8003264 <HAL_RCC_ClockConfig+0x1b8>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 030f 	and.w	r3, r3, #15
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d90c      	bls.n	80030e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ce:	4b65      	ldr	r3, [pc, #404]	@ (8003264 <HAL_RCC_ClockConfig+0x1b8>)
 80030d0:	683a      	ldr	r2, [r7, #0]
 80030d2:	b2d2      	uxtb	r2, r2
 80030d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d6:	4b63      	ldr	r3, [pc, #396]	@ (8003264 <HAL_RCC_ClockConfig+0x1b8>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 030f 	and.w	r3, r3, #15
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d001      	beq.n	80030e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e0b8      	b.n	800325a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d020      	beq.n	8003136 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d005      	beq.n	800310c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003100:	4b59      	ldr	r3, [pc, #356]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	4a58      	ldr	r2, [pc, #352]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 8003106:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800310a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0308 	and.w	r3, r3, #8
 8003114:	2b00      	cmp	r3, #0
 8003116:	d005      	beq.n	8003124 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003118:	4b53      	ldr	r3, [pc, #332]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	4a52      	ldr	r2, [pc, #328]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800311e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003122:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003124:	4b50      	ldr	r3, [pc, #320]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	494d      	ldr	r1, [pc, #308]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 8003132:	4313      	orrs	r3, r2
 8003134:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d044      	beq.n	80031cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	2b01      	cmp	r3, #1
 8003148:	d107      	bne.n	800315a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800314a:	4b47      	ldr	r3, [pc, #284]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d119      	bne.n	800318a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e07f      	b.n	800325a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2b02      	cmp	r3, #2
 8003160:	d003      	beq.n	800316a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003166:	2b03      	cmp	r3, #3
 8003168:	d107      	bne.n	800317a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800316a:	4b3f      	ldr	r3, [pc, #252]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d109      	bne.n	800318a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e06f      	b.n	800325a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800317a:	4b3b      	ldr	r3, [pc, #236]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e067      	b.n	800325a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800318a:	4b37      	ldr	r3, [pc, #220]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f023 0203 	bic.w	r2, r3, #3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	4934      	ldr	r1, [pc, #208]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 8003198:	4313      	orrs	r3, r2
 800319a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800319c:	f7fe fc48 	bl	8001a30 <HAL_GetTick>
 80031a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031a2:	e00a      	b.n	80031ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031a4:	f7fe fc44 	bl	8001a30 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e04f      	b.n	800325a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ba:	4b2b      	ldr	r3, [pc, #172]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f003 020c 	and.w	r2, r3, #12
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d1eb      	bne.n	80031a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031cc:	4b25      	ldr	r3, [pc, #148]	@ (8003264 <HAL_RCC_ClockConfig+0x1b8>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 030f 	and.w	r3, r3, #15
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d20c      	bcs.n	80031f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031da:	4b22      	ldr	r3, [pc, #136]	@ (8003264 <HAL_RCC_ClockConfig+0x1b8>)
 80031dc:	683a      	ldr	r2, [r7, #0]
 80031de:	b2d2      	uxtb	r2, r2
 80031e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031e2:	4b20      	ldr	r3, [pc, #128]	@ (8003264 <HAL_RCC_ClockConfig+0x1b8>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 030f 	and.w	r3, r3, #15
 80031ea:	683a      	ldr	r2, [r7, #0]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d001      	beq.n	80031f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e032      	b.n	800325a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0304 	and.w	r3, r3, #4
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d008      	beq.n	8003212 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003200:	4b19      	ldr	r3, [pc, #100]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	4916      	ldr	r1, [pc, #88]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800320e:	4313      	orrs	r3, r2
 8003210:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0308 	and.w	r3, r3, #8
 800321a:	2b00      	cmp	r3, #0
 800321c:	d009      	beq.n	8003232 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800321e:	4b12      	ldr	r3, [pc, #72]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	490e      	ldr	r1, [pc, #56]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800322e:	4313      	orrs	r3, r2
 8003230:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003232:	f000 f841 	bl	80032b8 <HAL_RCC_GetSysClockFreq>
 8003236:	4602      	mov	r2, r0
 8003238:	4b0b      	ldr	r3, [pc, #44]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	091b      	lsrs	r3, r3, #4
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	490a      	ldr	r1, [pc, #40]	@ (800326c <HAL_RCC_ClockConfig+0x1c0>)
 8003244:	5ccb      	ldrb	r3, [r1, r3]
 8003246:	fa22 f303 	lsr.w	r3, r2, r3
 800324a:	4a09      	ldr	r2, [pc, #36]	@ (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 800324c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800324e:	4b09      	ldr	r3, [pc, #36]	@ (8003274 <HAL_RCC_ClockConfig+0x1c8>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4618      	mov	r0, r3
 8003254:	f7fe fba8 	bl	80019a8 <HAL_InitTick>

  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	40023c00 	.word	0x40023c00
 8003268:	40023800 	.word	0x40023800
 800326c:	080083b4 	.word	0x080083b4
 8003270:	20000004 	.word	0x20000004
 8003274:	20000008 	.word	0x20000008

08003278 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003278:	b480      	push	{r7}
 800327a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800327c:	4b03      	ldr	r3, [pc, #12]	@ (800328c <HAL_RCC_GetHCLKFreq+0x14>)
 800327e:	681b      	ldr	r3, [r3, #0]
}
 8003280:	4618      	mov	r0, r3
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	20000004 	.word	0x20000004

08003290 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003294:	f7ff fff0 	bl	8003278 <HAL_RCC_GetHCLKFreq>
 8003298:	4602      	mov	r2, r0
 800329a:	4b05      	ldr	r3, [pc, #20]	@ (80032b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	0a9b      	lsrs	r3, r3, #10
 80032a0:	f003 0307 	and.w	r3, r3, #7
 80032a4:	4903      	ldr	r1, [pc, #12]	@ (80032b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032a6:	5ccb      	ldrb	r3, [r1, r3]
 80032a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40023800 	.word	0x40023800
 80032b4:	080083c4 	.word	0x080083c4

080032b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032bc:	b0ae      	sub	sp, #184	@ 0xb8
 80032be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80032c0:	2300      	movs	r3, #0
 80032c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80032c6:	2300      	movs	r3, #0
 80032c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80032cc:	2300      	movs	r3, #0
 80032ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80032d2:	2300      	movs	r3, #0
 80032d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80032d8:	2300      	movs	r3, #0
 80032da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032de:	4bcb      	ldr	r3, [pc, #812]	@ (800360c <HAL_RCC_GetSysClockFreq+0x354>)
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	f003 030c 	and.w	r3, r3, #12
 80032e6:	2b0c      	cmp	r3, #12
 80032e8:	f200 8206 	bhi.w	80036f8 <HAL_RCC_GetSysClockFreq+0x440>
 80032ec:	a201      	add	r2, pc, #4	@ (adr r2, 80032f4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80032ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f2:	bf00      	nop
 80032f4:	08003329 	.word	0x08003329
 80032f8:	080036f9 	.word	0x080036f9
 80032fc:	080036f9 	.word	0x080036f9
 8003300:	080036f9 	.word	0x080036f9
 8003304:	08003331 	.word	0x08003331
 8003308:	080036f9 	.word	0x080036f9
 800330c:	080036f9 	.word	0x080036f9
 8003310:	080036f9 	.word	0x080036f9
 8003314:	08003339 	.word	0x08003339
 8003318:	080036f9 	.word	0x080036f9
 800331c:	080036f9 	.word	0x080036f9
 8003320:	080036f9 	.word	0x080036f9
 8003324:	08003529 	.word	0x08003529
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003328:	4bb9      	ldr	r3, [pc, #740]	@ (8003610 <HAL_RCC_GetSysClockFreq+0x358>)
 800332a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 800332e:	e1e7      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003330:	4bb8      	ldr	r3, [pc, #736]	@ (8003614 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003332:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003336:	e1e3      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003338:	4bb4      	ldr	r3, [pc, #720]	@ (800360c <HAL_RCC_GetSysClockFreq+0x354>)
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003340:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003344:	4bb1      	ldr	r3, [pc, #708]	@ (800360c <HAL_RCC_GetSysClockFreq+0x354>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d071      	beq.n	8003434 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003350:	4bae      	ldr	r3, [pc, #696]	@ (800360c <HAL_RCC_GetSysClockFreq+0x354>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	099b      	lsrs	r3, r3, #6
 8003356:	2200      	movs	r2, #0
 8003358:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800335c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003360:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003364:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003368:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800336c:	2300      	movs	r3, #0
 800336e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003372:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003376:	4622      	mov	r2, r4
 8003378:	462b      	mov	r3, r5
 800337a:	f04f 0000 	mov.w	r0, #0
 800337e:	f04f 0100 	mov.w	r1, #0
 8003382:	0159      	lsls	r1, r3, #5
 8003384:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003388:	0150      	lsls	r0, r2, #5
 800338a:	4602      	mov	r2, r0
 800338c:	460b      	mov	r3, r1
 800338e:	4621      	mov	r1, r4
 8003390:	1a51      	subs	r1, r2, r1
 8003392:	6439      	str	r1, [r7, #64]	@ 0x40
 8003394:	4629      	mov	r1, r5
 8003396:	eb63 0301 	sbc.w	r3, r3, r1
 800339a:	647b      	str	r3, [r7, #68]	@ 0x44
 800339c:	f04f 0200 	mov.w	r2, #0
 80033a0:	f04f 0300 	mov.w	r3, #0
 80033a4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80033a8:	4649      	mov	r1, r9
 80033aa:	018b      	lsls	r3, r1, #6
 80033ac:	4641      	mov	r1, r8
 80033ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033b2:	4641      	mov	r1, r8
 80033b4:	018a      	lsls	r2, r1, #6
 80033b6:	4641      	mov	r1, r8
 80033b8:	1a51      	subs	r1, r2, r1
 80033ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 80033bc:	4649      	mov	r1, r9
 80033be:	eb63 0301 	sbc.w	r3, r3, r1
 80033c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033c4:	f04f 0200 	mov.w	r2, #0
 80033c8:	f04f 0300 	mov.w	r3, #0
 80033cc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80033d0:	4649      	mov	r1, r9
 80033d2:	00cb      	lsls	r3, r1, #3
 80033d4:	4641      	mov	r1, r8
 80033d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033da:	4641      	mov	r1, r8
 80033dc:	00ca      	lsls	r2, r1, #3
 80033de:	4610      	mov	r0, r2
 80033e0:	4619      	mov	r1, r3
 80033e2:	4603      	mov	r3, r0
 80033e4:	4622      	mov	r2, r4
 80033e6:	189b      	adds	r3, r3, r2
 80033e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80033ea:	462b      	mov	r3, r5
 80033ec:	460a      	mov	r2, r1
 80033ee:	eb42 0303 	adc.w	r3, r2, r3
 80033f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80033f4:	f04f 0200 	mov.w	r2, #0
 80033f8:	f04f 0300 	mov.w	r3, #0
 80033fc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003400:	4629      	mov	r1, r5
 8003402:	024b      	lsls	r3, r1, #9
 8003404:	4621      	mov	r1, r4
 8003406:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800340a:	4621      	mov	r1, r4
 800340c:	024a      	lsls	r2, r1, #9
 800340e:	4610      	mov	r0, r2
 8003410:	4619      	mov	r1, r3
 8003412:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003416:	2200      	movs	r2, #0
 8003418:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800341c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003420:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003424:	f7fd fc50 	bl	8000cc8 <__aeabi_uldivmod>
 8003428:	4602      	mov	r2, r0
 800342a:	460b      	mov	r3, r1
 800342c:	4613      	mov	r3, r2
 800342e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003432:	e067      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003434:	4b75      	ldr	r3, [pc, #468]	@ (800360c <HAL_RCC_GetSysClockFreq+0x354>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	099b      	lsrs	r3, r3, #6
 800343a:	2200      	movs	r2, #0
 800343c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003440:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003444:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003448:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800344c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800344e:	2300      	movs	r3, #0
 8003450:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003452:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003456:	4622      	mov	r2, r4
 8003458:	462b      	mov	r3, r5
 800345a:	f04f 0000 	mov.w	r0, #0
 800345e:	f04f 0100 	mov.w	r1, #0
 8003462:	0159      	lsls	r1, r3, #5
 8003464:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003468:	0150      	lsls	r0, r2, #5
 800346a:	4602      	mov	r2, r0
 800346c:	460b      	mov	r3, r1
 800346e:	4621      	mov	r1, r4
 8003470:	1a51      	subs	r1, r2, r1
 8003472:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003474:	4629      	mov	r1, r5
 8003476:	eb63 0301 	sbc.w	r3, r3, r1
 800347a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800347c:	f04f 0200 	mov.w	r2, #0
 8003480:	f04f 0300 	mov.w	r3, #0
 8003484:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003488:	4649      	mov	r1, r9
 800348a:	018b      	lsls	r3, r1, #6
 800348c:	4641      	mov	r1, r8
 800348e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003492:	4641      	mov	r1, r8
 8003494:	018a      	lsls	r2, r1, #6
 8003496:	4641      	mov	r1, r8
 8003498:	ebb2 0a01 	subs.w	sl, r2, r1
 800349c:	4649      	mov	r1, r9
 800349e:	eb63 0b01 	sbc.w	fp, r3, r1
 80034a2:	f04f 0200 	mov.w	r2, #0
 80034a6:	f04f 0300 	mov.w	r3, #0
 80034aa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80034ae:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80034b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034b6:	4692      	mov	sl, r2
 80034b8:	469b      	mov	fp, r3
 80034ba:	4623      	mov	r3, r4
 80034bc:	eb1a 0303 	adds.w	r3, sl, r3
 80034c0:	623b      	str	r3, [r7, #32]
 80034c2:	462b      	mov	r3, r5
 80034c4:	eb4b 0303 	adc.w	r3, fp, r3
 80034c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80034ca:	f04f 0200 	mov.w	r2, #0
 80034ce:	f04f 0300 	mov.w	r3, #0
 80034d2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80034d6:	4629      	mov	r1, r5
 80034d8:	028b      	lsls	r3, r1, #10
 80034da:	4621      	mov	r1, r4
 80034dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034e0:	4621      	mov	r1, r4
 80034e2:	028a      	lsls	r2, r1, #10
 80034e4:	4610      	mov	r0, r2
 80034e6:	4619      	mov	r1, r3
 80034e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80034ec:	2200      	movs	r2, #0
 80034ee:	673b      	str	r3, [r7, #112]	@ 0x70
 80034f0:	677a      	str	r2, [r7, #116]	@ 0x74
 80034f2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80034f6:	f7fd fbe7 	bl	8000cc8 <__aeabi_uldivmod>
 80034fa:	4602      	mov	r2, r0
 80034fc:	460b      	mov	r3, r1
 80034fe:	4613      	mov	r3, r2
 8003500:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003504:	4b41      	ldr	r3, [pc, #260]	@ (800360c <HAL_RCC_GetSysClockFreq+0x354>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	0c1b      	lsrs	r3, r3, #16
 800350a:	f003 0303 	and.w	r3, r3, #3
 800350e:	3301      	adds	r3, #1
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8003516:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800351a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800351e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003522:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003526:	e0eb      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003528:	4b38      	ldr	r3, [pc, #224]	@ (800360c <HAL_RCC_GetSysClockFreq+0x354>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003530:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003534:	4b35      	ldr	r3, [pc, #212]	@ (800360c <HAL_RCC_GetSysClockFreq+0x354>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d06b      	beq.n	8003618 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003540:	4b32      	ldr	r3, [pc, #200]	@ (800360c <HAL_RCC_GetSysClockFreq+0x354>)
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	099b      	lsrs	r3, r3, #6
 8003546:	2200      	movs	r2, #0
 8003548:	66bb      	str	r3, [r7, #104]	@ 0x68
 800354a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800354c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800354e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003552:	663b      	str	r3, [r7, #96]	@ 0x60
 8003554:	2300      	movs	r3, #0
 8003556:	667b      	str	r3, [r7, #100]	@ 0x64
 8003558:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800355c:	4622      	mov	r2, r4
 800355e:	462b      	mov	r3, r5
 8003560:	f04f 0000 	mov.w	r0, #0
 8003564:	f04f 0100 	mov.w	r1, #0
 8003568:	0159      	lsls	r1, r3, #5
 800356a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800356e:	0150      	lsls	r0, r2, #5
 8003570:	4602      	mov	r2, r0
 8003572:	460b      	mov	r3, r1
 8003574:	4621      	mov	r1, r4
 8003576:	1a51      	subs	r1, r2, r1
 8003578:	61b9      	str	r1, [r7, #24]
 800357a:	4629      	mov	r1, r5
 800357c:	eb63 0301 	sbc.w	r3, r3, r1
 8003580:	61fb      	str	r3, [r7, #28]
 8003582:	f04f 0200 	mov.w	r2, #0
 8003586:	f04f 0300 	mov.w	r3, #0
 800358a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800358e:	4659      	mov	r1, fp
 8003590:	018b      	lsls	r3, r1, #6
 8003592:	4651      	mov	r1, sl
 8003594:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003598:	4651      	mov	r1, sl
 800359a:	018a      	lsls	r2, r1, #6
 800359c:	4651      	mov	r1, sl
 800359e:	ebb2 0801 	subs.w	r8, r2, r1
 80035a2:	4659      	mov	r1, fp
 80035a4:	eb63 0901 	sbc.w	r9, r3, r1
 80035a8:	f04f 0200 	mov.w	r2, #0
 80035ac:	f04f 0300 	mov.w	r3, #0
 80035b0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035b4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035b8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035bc:	4690      	mov	r8, r2
 80035be:	4699      	mov	r9, r3
 80035c0:	4623      	mov	r3, r4
 80035c2:	eb18 0303 	adds.w	r3, r8, r3
 80035c6:	613b      	str	r3, [r7, #16]
 80035c8:	462b      	mov	r3, r5
 80035ca:	eb49 0303 	adc.w	r3, r9, r3
 80035ce:	617b      	str	r3, [r7, #20]
 80035d0:	f04f 0200 	mov.w	r2, #0
 80035d4:	f04f 0300 	mov.w	r3, #0
 80035d8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80035dc:	4629      	mov	r1, r5
 80035de:	024b      	lsls	r3, r1, #9
 80035e0:	4621      	mov	r1, r4
 80035e2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80035e6:	4621      	mov	r1, r4
 80035e8:	024a      	lsls	r2, r1, #9
 80035ea:	4610      	mov	r0, r2
 80035ec:	4619      	mov	r1, r3
 80035ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80035f2:	2200      	movs	r2, #0
 80035f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80035f6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80035f8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80035fc:	f7fd fb64 	bl	8000cc8 <__aeabi_uldivmod>
 8003600:	4602      	mov	r2, r0
 8003602:	460b      	mov	r3, r1
 8003604:	4613      	mov	r3, r2
 8003606:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800360a:	e065      	b.n	80036d8 <HAL_RCC_GetSysClockFreq+0x420>
 800360c:	40023800 	.word	0x40023800
 8003610:	00f42400 	.word	0x00f42400
 8003614:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003618:	4b3d      	ldr	r3, [pc, #244]	@ (8003710 <HAL_RCC_GetSysClockFreq+0x458>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	099b      	lsrs	r3, r3, #6
 800361e:	2200      	movs	r2, #0
 8003620:	4618      	mov	r0, r3
 8003622:	4611      	mov	r1, r2
 8003624:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003628:	653b      	str	r3, [r7, #80]	@ 0x50
 800362a:	2300      	movs	r3, #0
 800362c:	657b      	str	r3, [r7, #84]	@ 0x54
 800362e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003632:	4642      	mov	r2, r8
 8003634:	464b      	mov	r3, r9
 8003636:	f04f 0000 	mov.w	r0, #0
 800363a:	f04f 0100 	mov.w	r1, #0
 800363e:	0159      	lsls	r1, r3, #5
 8003640:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003644:	0150      	lsls	r0, r2, #5
 8003646:	4602      	mov	r2, r0
 8003648:	460b      	mov	r3, r1
 800364a:	4641      	mov	r1, r8
 800364c:	1a51      	subs	r1, r2, r1
 800364e:	60b9      	str	r1, [r7, #8]
 8003650:	4649      	mov	r1, r9
 8003652:	eb63 0301 	sbc.w	r3, r3, r1
 8003656:	60fb      	str	r3, [r7, #12]
 8003658:	f04f 0200 	mov.w	r2, #0
 800365c:	f04f 0300 	mov.w	r3, #0
 8003660:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003664:	4659      	mov	r1, fp
 8003666:	018b      	lsls	r3, r1, #6
 8003668:	4651      	mov	r1, sl
 800366a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800366e:	4651      	mov	r1, sl
 8003670:	018a      	lsls	r2, r1, #6
 8003672:	4651      	mov	r1, sl
 8003674:	1a54      	subs	r4, r2, r1
 8003676:	4659      	mov	r1, fp
 8003678:	eb63 0501 	sbc.w	r5, r3, r1
 800367c:	f04f 0200 	mov.w	r2, #0
 8003680:	f04f 0300 	mov.w	r3, #0
 8003684:	00eb      	lsls	r3, r5, #3
 8003686:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800368a:	00e2      	lsls	r2, r4, #3
 800368c:	4614      	mov	r4, r2
 800368e:	461d      	mov	r5, r3
 8003690:	4643      	mov	r3, r8
 8003692:	18e3      	adds	r3, r4, r3
 8003694:	603b      	str	r3, [r7, #0]
 8003696:	464b      	mov	r3, r9
 8003698:	eb45 0303 	adc.w	r3, r5, r3
 800369c:	607b      	str	r3, [r7, #4]
 800369e:	f04f 0200 	mov.w	r2, #0
 80036a2:	f04f 0300 	mov.w	r3, #0
 80036a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80036aa:	4629      	mov	r1, r5
 80036ac:	028b      	lsls	r3, r1, #10
 80036ae:	4621      	mov	r1, r4
 80036b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80036b4:	4621      	mov	r1, r4
 80036b6:	028a      	lsls	r2, r1, #10
 80036b8:	4610      	mov	r0, r2
 80036ba:	4619      	mov	r1, r3
 80036bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80036c0:	2200      	movs	r2, #0
 80036c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036c4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80036c6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80036ca:	f7fd fafd 	bl	8000cc8 <__aeabi_uldivmod>
 80036ce:	4602      	mov	r2, r0
 80036d0:	460b      	mov	r3, r1
 80036d2:	4613      	mov	r3, r2
 80036d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80036d8:	4b0d      	ldr	r3, [pc, #52]	@ (8003710 <HAL_RCC_GetSysClockFreq+0x458>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	0f1b      	lsrs	r3, r3, #28
 80036de:	f003 0307 	and.w	r3, r3, #7
 80036e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 80036e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80036ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80036ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80036f6:	e003      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036f8:	4b06      	ldr	r3, [pc, #24]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x45c>)
 80036fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80036fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003700:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003704:	4618      	mov	r0, r3
 8003706:	37b8      	adds	r7, #184	@ 0xb8
 8003708:	46bd      	mov	sp, r7
 800370a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800370e:	bf00      	nop
 8003710:	40023800 	.word	0x40023800
 8003714:	00f42400 	.word	0x00f42400

08003718 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d101      	bne.n	800372a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e28d      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0301 	and.w	r3, r3, #1
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 8083 	beq.w	800383e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003738:	4b94      	ldr	r3, [pc, #592]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f003 030c 	and.w	r3, r3, #12
 8003740:	2b04      	cmp	r3, #4
 8003742:	d019      	beq.n	8003778 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003744:	4b91      	ldr	r3, [pc, #580]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800374c:	2b08      	cmp	r3, #8
 800374e:	d106      	bne.n	800375e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003750:	4b8e      	ldr	r3, [pc, #568]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003758:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800375c:	d00c      	beq.n	8003778 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800375e:	4b8b      	ldr	r3, [pc, #556]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003766:	2b0c      	cmp	r3, #12
 8003768:	d112      	bne.n	8003790 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800376a:	4b88      	ldr	r3, [pc, #544]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003772:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003776:	d10b      	bne.n	8003790 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003778:	4b84      	ldr	r3, [pc, #528]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d05b      	beq.n	800383c <HAL_RCC_OscConfig+0x124>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d157      	bne.n	800383c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e25a      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003798:	d106      	bne.n	80037a8 <HAL_RCC_OscConfig+0x90>
 800379a:	4b7c      	ldr	r3, [pc, #496]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a7b      	ldr	r2, [pc, #492]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 80037a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037a4:	6013      	str	r3, [r2, #0]
 80037a6:	e01d      	b.n	80037e4 <HAL_RCC_OscConfig+0xcc>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037b0:	d10c      	bne.n	80037cc <HAL_RCC_OscConfig+0xb4>
 80037b2:	4b76      	ldr	r3, [pc, #472]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a75      	ldr	r2, [pc, #468]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 80037b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037bc:	6013      	str	r3, [r2, #0]
 80037be:	4b73      	ldr	r3, [pc, #460]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a72      	ldr	r2, [pc, #456]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 80037c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037c8:	6013      	str	r3, [r2, #0]
 80037ca:	e00b      	b.n	80037e4 <HAL_RCC_OscConfig+0xcc>
 80037cc:	4b6f      	ldr	r3, [pc, #444]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a6e      	ldr	r2, [pc, #440]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 80037d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037d6:	6013      	str	r3, [r2, #0]
 80037d8:	4b6c      	ldr	r3, [pc, #432]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a6b      	ldr	r2, [pc, #428]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 80037de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d013      	beq.n	8003814 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ec:	f7fe f920 	bl	8001a30 <HAL_GetTick>
 80037f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037f2:	e008      	b.n	8003806 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037f4:	f7fe f91c 	bl	8001a30 <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	2b64      	cmp	r3, #100	@ 0x64
 8003800:	d901      	bls.n	8003806 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e21f      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003806:	4b61      	ldr	r3, [pc, #388]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d0f0      	beq.n	80037f4 <HAL_RCC_OscConfig+0xdc>
 8003812:	e014      	b.n	800383e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003814:	f7fe f90c 	bl	8001a30 <HAL_GetTick>
 8003818:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800381a:	e008      	b.n	800382e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800381c:	f7fe f908 	bl	8001a30 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	2b64      	cmp	r3, #100	@ 0x64
 8003828:	d901      	bls.n	800382e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e20b      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800382e:	4b57      	ldr	r3, [pc, #348]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d1f0      	bne.n	800381c <HAL_RCC_OscConfig+0x104>
 800383a:	e000      	b.n	800383e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800383c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0302 	and.w	r3, r3, #2
 8003846:	2b00      	cmp	r3, #0
 8003848:	d06f      	beq.n	800392a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800384a:	4b50      	ldr	r3, [pc, #320]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f003 030c 	and.w	r3, r3, #12
 8003852:	2b00      	cmp	r3, #0
 8003854:	d017      	beq.n	8003886 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003856:	4b4d      	ldr	r3, [pc, #308]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800385e:	2b08      	cmp	r3, #8
 8003860:	d105      	bne.n	800386e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003862:	4b4a      	ldr	r3, [pc, #296]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d00b      	beq.n	8003886 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800386e:	4b47      	ldr	r3, [pc, #284]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003876:	2b0c      	cmp	r3, #12
 8003878:	d11c      	bne.n	80038b4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800387a:	4b44      	ldr	r3, [pc, #272]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d116      	bne.n	80038b4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003886:	4b41      	ldr	r3, [pc, #260]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d005      	beq.n	800389e <HAL_RCC_OscConfig+0x186>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	2b01      	cmp	r3, #1
 8003898:	d001      	beq.n	800389e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e1d3      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800389e:	4b3b      	ldr	r3, [pc, #236]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	691b      	ldr	r3, [r3, #16]
 80038aa:	00db      	lsls	r3, r3, #3
 80038ac:	4937      	ldr	r1, [pc, #220]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038b2:	e03a      	b.n	800392a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d020      	beq.n	80038fe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038bc:	4b34      	ldr	r3, [pc, #208]	@ (8003990 <HAL_RCC_OscConfig+0x278>)
 80038be:	2201      	movs	r2, #1
 80038c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038c2:	f7fe f8b5 	bl	8001a30 <HAL_GetTick>
 80038c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038c8:	e008      	b.n	80038dc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038ca:	f7fe f8b1 	bl	8001a30 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d901      	bls.n	80038dc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e1b4      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038dc:	4b2b      	ldr	r3, [pc, #172]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0302 	and.w	r3, r3, #2
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d0f0      	beq.n	80038ca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038e8:	4b28      	ldr	r3, [pc, #160]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	691b      	ldr	r3, [r3, #16]
 80038f4:	00db      	lsls	r3, r3, #3
 80038f6:	4925      	ldr	r1, [pc, #148]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	600b      	str	r3, [r1, #0]
 80038fc:	e015      	b.n	800392a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038fe:	4b24      	ldr	r3, [pc, #144]	@ (8003990 <HAL_RCC_OscConfig+0x278>)
 8003900:	2200      	movs	r2, #0
 8003902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003904:	f7fe f894 	bl	8001a30 <HAL_GetTick>
 8003908:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800390a:	e008      	b.n	800391e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800390c:	f7fe f890 	bl	8001a30 <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	2b02      	cmp	r3, #2
 8003918:	d901      	bls.n	800391e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e193      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800391e:	4b1b      	ldr	r3, [pc, #108]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0302 	and.w	r3, r3, #2
 8003926:	2b00      	cmp	r3, #0
 8003928:	d1f0      	bne.n	800390c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 0308 	and.w	r3, r3, #8
 8003932:	2b00      	cmp	r3, #0
 8003934:	d036      	beq.n	80039a4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d016      	beq.n	800396c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800393e:	4b15      	ldr	r3, [pc, #84]	@ (8003994 <HAL_RCC_OscConfig+0x27c>)
 8003940:	2201      	movs	r2, #1
 8003942:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003944:	f7fe f874 	bl	8001a30 <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800394a:	e008      	b.n	800395e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800394c:	f7fe f870 	bl	8001a30 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b02      	cmp	r3, #2
 8003958:	d901      	bls.n	800395e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e173      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800395e:	4b0b      	ldr	r3, [pc, #44]	@ (800398c <HAL_RCC_OscConfig+0x274>)
 8003960:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003962:	f003 0302 	and.w	r3, r3, #2
 8003966:	2b00      	cmp	r3, #0
 8003968:	d0f0      	beq.n	800394c <HAL_RCC_OscConfig+0x234>
 800396a:	e01b      	b.n	80039a4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800396c:	4b09      	ldr	r3, [pc, #36]	@ (8003994 <HAL_RCC_OscConfig+0x27c>)
 800396e:	2200      	movs	r2, #0
 8003970:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003972:	f7fe f85d 	bl	8001a30 <HAL_GetTick>
 8003976:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003978:	e00e      	b.n	8003998 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800397a:	f7fe f859 	bl	8001a30 <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	2b02      	cmp	r3, #2
 8003986:	d907      	bls.n	8003998 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e15c      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
 800398c:	40023800 	.word	0x40023800
 8003990:	42470000 	.word	0x42470000
 8003994:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003998:	4b8a      	ldr	r3, [pc, #552]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 800399a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800399c:	f003 0302 	and.w	r3, r3, #2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d1ea      	bne.n	800397a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0304 	and.w	r3, r3, #4
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	f000 8097 	beq.w	8003ae0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039b2:	2300      	movs	r3, #0
 80039b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039b6:	4b83      	ldr	r3, [pc, #524]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 80039b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d10f      	bne.n	80039e2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039c2:	2300      	movs	r3, #0
 80039c4:	60bb      	str	r3, [r7, #8]
 80039c6:	4b7f      	ldr	r3, [pc, #508]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 80039c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ca:	4a7e      	ldr	r2, [pc, #504]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 80039cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80039d2:	4b7c      	ldr	r3, [pc, #496]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 80039d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039da:	60bb      	str	r3, [r7, #8]
 80039dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039de:	2301      	movs	r3, #1
 80039e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039e2:	4b79      	ldr	r3, [pc, #484]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b0>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d118      	bne.n	8003a20 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039ee:	4b76      	ldr	r3, [pc, #472]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b0>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a75      	ldr	r2, [pc, #468]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b0>)
 80039f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039fa:	f7fe f819 	bl	8001a30 <HAL_GetTick>
 80039fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a00:	e008      	b.n	8003a14 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a02:	f7fe f815 	bl	8001a30 <HAL_GetTick>
 8003a06:	4602      	mov	r2, r0
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d901      	bls.n	8003a14 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e118      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a14:	4b6c      	ldr	r3, [pc, #432]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b0>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d0f0      	beq.n	8003a02 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d106      	bne.n	8003a36 <HAL_RCC_OscConfig+0x31e>
 8003a28:	4b66      	ldr	r3, [pc, #408]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a2c:	4a65      	ldr	r2, [pc, #404]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003a2e:	f043 0301 	orr.w	r3, r3, #1
 8003a32:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a34:	e01c      	b.n	8003a70 <HAL_RCC_OscConfig+0x358>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	2b05      	cmp	r3, #5
 8003a3c:	d10c      	bne.n	8003a58 <HAL_RCC_OscConfig+0x340>
 8003a3e:	4b61      	ldr	r3, [pc, #388]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a42:	4a60      	ldr	r2, [pc, #384]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003a44:	f043 0304 	orr.w	r3, r3, #4
 8003a48:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a4a:	4b5e      	ldr	r3, [pc, #376]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a4e:	4a5d      	ldr	r2, [pc, #372]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003a50:	f043 0301 	orr.w	r3, r3, #1
 8003a54:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a56:	e00b      	b.n	8003a70 <HAL_RCC_OscConfig+0x358>
 8003a58:	4b5a      	ldr	r3, [pc, #360]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a5c:	4a59      	ldr	r2, [pc, #356]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003a5e:	f023 0301 	bic.w	r3, r3, #1
 8003a62:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a64:	4b57      	ldr	r3, [pc, #348]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a68:	4a56      	ldr	r2, [pc, #344]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003a6a:	f023 0304 	bic.w	r3, r3, #4
 8003a6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d015      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a78:	f7fd ffda 	bl	8001a30 <HAL_GetTick>
 8003a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a7e:	e00a      	b.n	8003a96 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a80:	f7fd ffd6 	bl	8001a30 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d901      	bls.n	8003a96 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e0d7      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a96:	4b4b      	ldr	r3, [pc, #300]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a9a:	f003 0302 	and.w	r3, r3, #2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d0ee      	beq.n	8003a80 <HAL_RCC_OscConfig+0x368>
 8003aa2:	e014      	b.n	8003ace <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aa4:	f7fd ffc4 	bl	8001a30 <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aaa:	e00a      	b.n	8003ac2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003aac:	f7fd ffc0 	bl	8001a30 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d901      	bls.n	8003ac2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e0c1      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ac2:	4b40      	ldr	r3, [pc, #256]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003ac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac6:	f003 0302 	and.w	r3, r3, #2
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d1ee      	bne.n	8003aac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ace:	7dfb      	ldrb	r3, [r7, #23]
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d105      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ad4:	4b3b      	ldr	r3, [pc, #236]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad8:	4a3a      	ldr	r2, [pc, #232]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003ada:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ade:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	699b      	ldr	r3, [r3, #24]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f000 80ad 	beq.w	8003c44 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003aea:	4b36      	ldr	r3, [pc, #216]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f003 030c 	and.w	r3, r3, #12
 8003af2:	2b08      	cmp	r3, #8
 8003af4:	d060      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	699b      	ldr	r3, [r3, #24]
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d145      	bne.n	8003b8a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003afe:	4b33      	ldr	r3, [pc, #204]	@ (8003bcc <HAL_RCC_OscConfig+0x4b4>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b04:	f7fd ff94 	bl	8001a30 <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b0a:	e008      	b.n	8003b1e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b0c:	f7fd ff90 	bl	8001a30 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e093      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b1e:	4b29      	ldr	r3, [pc, #164]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1f0      	bne.n	8003b0c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	69da      	ldr	r2, [r3, #28]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a1b      	ldr	r3, [r3, #32]
 8003b32:	431a      	orrs	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b38:	019b      	lsls	r3, r3, #6
 8003b3a:	431a      	orrs	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b40:	085b      	lsrs	r3, r3, #1
 8003b42:	3b01      	subs	r3, #1
 8003b44:	041b      	lsls	r3, r3, #16
 8003b46:	431a      	orrs	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b4c:	061b      	lsls	r3, r3, #24
 8003b4e:	431a      	orrs	r2, r3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b54:	071b      	lsls	r3, r3, #28
 8003b56:	491b      	ldr	r1, [pc, #108]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003bcc <HAL_RCC_OscConfig+0x4b4>)
 8003b5e:	2201      	movs	r2, #1
 8003b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b62:	f7fd ff65 	bl	8001a30 <HAL_GetTick>
 8003b66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b68:	e008      	b.n	8003b7c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b6a:	f7fd ff61 	bl	8001a30 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d901      	bls.n	8003b7c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e064      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b7c:	4b11      	ldr	r3, [pc, #68]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d0f0      	beq.n	8003b6a <HAL_RCC_OscConfig+0x452>
 8003b88:	e05c      	b.n	8003c44 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b8a:	4b10      	ldr	r3, [pc, #64]	@ (8003bcc <HAL_RCC_OscConfig+0x4b4>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b90:	f7fd ff4e 	bl	8001a30 <HAL_GetTick>
 8003b94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b96:	e008      	b.n	8003baa <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b98:	f7fd ff4a 	bl	8001a30 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d901      	bls.n	8003baa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e04d      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003baa:	4b06      	ldr	r3, [pc, #24]	@ (8003bc4 <HAL_RCC_OscConfig+0x4ac>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1f0      	bne.n	8003b98 <HAL_RCC_OscConfig+0x480>
 8003bb6:	e045      	b.n	8003c44 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	699b      	ldr	r3, [r3, #24]
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d107      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e040      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
 8003bc4:	40023800 	.word	0x40023800
 8003bc8:	40007000 	.word	0x40007000
 8003bcc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003bd0:	4b1f      	ldr	r3, [pc, #124]	@ (8003c50 <HAL_RCC_OscConfig+0x538>)
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d030      	beq.n	8003c40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d129      	bne.n	8003c40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d122      	bne.n	8003c40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c00:	4013      	ands	r3, r2
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d119      	bne.n	8003c40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c16:	085b      	lsrs	r3, r3, #1
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d10f      	bne.n	8003c40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d107      	bne.n	8003c40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c3a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d001      	beq.n	8003c44 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e000      	b.n	8003c46 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3718      	adds	r7, #24
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	40023800 	.word	0x40023800

08003c54 <__cvt>:
 8003c54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c58:	ec57 6b10 	vmov	r6, r7, d0
 8003c5c:	2f00      	cmp	r7, #0
 8003c5e:	460c      	mov	r4, r1
 8003c60:	4619      	mov	r1, r3
 8003c62:	463b      	mov	r3, r7
 8003c64:	bfbb      	ittet	lt
 8003c66:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003c6a:	461f      	movlt	r7, r3
 8003c6c:	2300      	movge	r3, #0
 8003c6e:	232d      	movlt	r3, #45	@ 0x2d
 8003c70:	700b      	strb	r3, [r1, #0]
 8003c72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003c74:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003c78:	4691      	mov	r9, r2
 8003c7a:	f023 0820 	bic.w	r8, r3, #32
 8003c7e:	bfbc      	itt	lt
 8003c80:	4632      	movlt	r2, r6
 8003c82:	4616      	movlt	r6, r2
 8003c84:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003c88:	d005      	beq.n	8003c96 <__cvt+0x42>
 8003c8a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003c8e:	d100      	bne.n	8003c92 <__cvt+0x3e>
 8003c90:	3401      	adds	r4, #1
 8003c92:	2102      	movs	r1, #2
 8003c94:	e000      	b.n	8003c98 <__cvt+0x44>
 8003c96:	2103      	movs	r1, #3
 8003c98:	ab03      	add	r3, sp, #12
 8003c9a:	9301      	str	r3, [sp, #4]
 8003c9c:	ab02      	add	r3, sp, #8
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	ec47 6b10 	vmov	d0, r6, r7
 8003ca4:	4653      	mov	r3, sl
 8003ca6:	4622      	mov	r2, r4
 8003ca8:	f001 f8aa 	bl	8004e00 <_dtoa_r>
 8003cac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003cb0:	4605      	mov	r5, r0
 8003cb2:	d119      	bne.n	8003ce8 <__cvt+0x94>
 8003cb4:	f019 0f01 	tst.w	r9, #1
 8003cb8:	d00e      	beq.n	8003cd8 <__cvt+0x84>
 8003cba:	eb00 0904 	add.w	r9, r0, r4
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	4630      	mov	r0, r6
 8003cc4:	4639      	mov	r1, r7
 8003cc6:	f7fc ff1f 	bl	8000b08 <__aeabi_dcmpeq>
 8003cca:	b108      	cbz	r0, 8003cd0 <__cvt+0x7c>
 8003ccc:	f8cd 900c 	str.w	r9, [sp, #12]
 8003cd0:	2230      	movs	r2, #48	@ 0x30
 8003cd2:	9b03      	ldr	r3, [sp, #12]
 8003cd4:	454b      	cmp	r3, r9
 8003cd6:	d31e      	bcc.n	8003d16 <__cvt+0xc2>
 8003cd8:	9b03      	ldr	r3, [sp, #12]
 8003cda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003cdc:	1b5b      	subs	r3, r3, r5
 8003cde:	4628      	mov	r0, r5
 8003ce0:	6013      	str	r3, [r2, #0]
 8003ce2:	b004      	add	sp, #16
 8003ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ce8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003cec:	eb00 0904 	add.w	r9, r0, r4
 8003cf0:	d1e5      	bne.n	8003cbe <__cvt+0x6a>
 8003cf2:	7803      	ldrb	r3, [r0, #0]
 8003cf4:	2b30      	cmp	r3, #48	@ 0x30
 8003cf6:	d10a      	bne.n	8003d0e <__cvt+0xba>
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	4630      	mov	r0, r6
 8003cfe:	4639      	mov	r1, r7
 8003d00:	f7fc ff02 	bl	8000b08 <__aeabi_dcmpeq>
 8003d04:	b918      	cbnz	r0, 8003d0e <__cvt+0xba>
 8003d06:	f1c4 0401 	rsb	r4, r4, #1
 8003d0a:	f8ca 4000 	str.w	r4, [sl]
 8003d0e:	f8da 3000 	ldr.w	r3, [sl]
 8003d12:	4499      	add	r9, r3
 8003d14:	e7d3      	b.n	8003cbe <__cvt+0x6a>
 8003d16:	1c59      	adds	r1, r3, #1
 8003d18:	9103      	str	r1, [sp, #12]
 8003d1a:	701a      	strb	r2, [r3, #0]
 8003d1c:	e7d9      	b.n	8003cd2 <__cvt+0x7e>

08003d1e <__exponent>:
 8003d1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d20:	2900      	cmp	r1, #0
 8003d22:	bfba      	itte	lt
 8003d24:	4249      	neglt	r1, r1
 8003d26:	232d      	movlt	r3, #45	@ 0x2d
 8003d28:	232b      	movge	r3, #43	@ 0x2b
 8003d2a:	2909      	cmp	r1, #9
 8003d2c:	7002      	strb	r2, [r0, #0]
 8003d2e:	7043      	strb	r3, [r0, #1]
 8003d30:	dd29      	ble.n	8003d86 <__exponent+0x68>
 8003d32:	f10d 0307 	add.w	r3, sp, #7
 8003d36:	461d      	mov	r5, r3
 8003d38:	270a      	movs	r7, #10
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	fbb1 f6f7 	udiv	r6, r1, r7
 8003d40:	fb07 1416 	mls	r4, r7, r6, r1
 8003d44:	3430      	adds	r4, #48	@ 0x30
 8003d46:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003d4a:	460c      	mov	r4, r1
 8003d4c:	2c63      	cmp	r4, #99	@ 0x63
 8003d4e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003d52:	4631      	mov	r1, r6
 8003d54:	dcf1      	bgt.n	8003d3a <__exponent+0x1c>
 8003d56:	3130      	adds	r1, #48	@ 0x30
 8003d58:	1e94      	subs	r4, r2, #2
 8003d5a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003d5e:	1c41      	adds	r1, r0, #1
 8003d60:	4623      	mov	r3, r4
 8003d62:	42ab      	cmp	r3, r5
 8003d64:	d30a      	bcc.n	8003d7c <__exponent+0x5e>
 8003d66:	f10d 0309 	add.w	r3, sp, #9
 8003d6a:	1a9b      	subs	r3, r3, r2
 8003d6c:	42ac      	cmp	r4, r5
 8003d6e:	bf88      	it	hi
 8003d70:	2300      	movhi	r3, #0
 8003d72:	3302      	adds	r3, #2
 8003d74:	4403      	add	r3, r0
 8003d76:	1a18      	subs	r0, r3, r0
 8003d78:	b003      	add	sp, #12
 8003d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d7c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003d80:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003d84:	e7ed      	b.n	8003d62 <__exponent+0x44>
 8003d86:	2330      	movs	r3, #48	@ 0x30
 8003d88:	3130      	adds	r1, #48	@ 0x30
 8003d8a:	7083      	strb	r3, [r0, #2]
 8003d8c:	70c1      	strb	r1, [r0, #3]
 8003d8e:	1d03      	adds	r3, r0, #4
 8003d90:	e7f1      	b.n	8003d76 <__exponent+0x58>
	...

08003d94 <_printf_float>:
 8003d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d98:	b08d      	sub	sp, #52	@ 0x34
 8003d9a:	460c      	mov	r4, r1
 8003d9c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003da0:	4616      	mov	r6, r2
 8003da2:	461f      	mov	r7, r3
 8003da4:	4605      	mov	r5, r0
 8003da6:	f000 ff23 	bl	8004bf0 <_localeconv_r>
 8003daa:	6803      	ldr	r3, [r0, #0]
 8003dac:	9304      	str	r3, [sp, #16]
 8003dae:	4618      	mov	r0, r3
 8003db0:	f7fc fa7e 	bl	80002b0 <strlen>
 8003db4:	2300      	movs	r3, #0
 8003db6:	930a      	str	r3, [sp, #40]	@ 0x28
 8003db8:	f8d8 3000 	ldr.w	r3, [r8]
 8003dbc:	9005      	str	r0, [sp, #20]
 8003dbe:	3307      	adds	r3, #7
 8003dc0:	f023 0307 	bic.w	r3, r3, #7
 8003dc4:	f103 0208 	add.w	r2, r3, #8
 8003dc8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003dcc:	f8d4 b000 	ldr.w	fp, [r4]
 8003dd0:	f8c8 2000 	str.w	r2, [r8]
 8003dd4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003dd8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003ddc:	9307      	str	r3, [sp, #28]
 8003dde:	f8cd 8018 	str.w	r8, [sp, #24]
 8003de2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003de6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003dea:	4b9c      	ldr	r3, [pc, #624]	@ (800405c <_printf_float+0x2c8>)
 8003dec:	f04f 32ff 	mov.w	r2, #4294967295
 8003df0:	f7fc febc 	bl	8000b6c <__aeabi_dcmpun>
 8003df4:	bb70      	cbnz	r0, 8003e54 <_printf_float+0xc0>
 8003df6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003dfa:	4b98      	ldr	r3, [pc, #608]	@ (800405c <_printf_float+0x2c8>)
 8003dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8003e00:	f7fc fe96 	bl	8000b30 <__aeabi_dcmple>
 8003e04:	bb30      	cbnz	r0, 8003e54 <_printf_float+0xc0>
 8003e06:	2200      	movs	r2, #0
 8003e08:	2300      	movs	r3, #0
 8003e0a:	4640      	mov	r0, r8
 8003e0c:	4649      	mov	r1, r9
 8003e0e:	f7fc fe85 	bl	8000b1c <__aeabi_dcmplt>
 8003e12:	b110      	cbz	r0, 8003e1a <_printf_float+0x86>
 8003e14:	232d      	movs	r3, #45	@ 0x2d
 8003e16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e1a:	4a91      	ldr	r2, [pc, #580]	@ (8004060 <_printf_float+0x2cc>)
 8003e1c:	4b91      	ldr	r3, [pc, #580]	@ (8004064 <_printf_float+0x2d0>)
 8003e1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003e22:	bf94      	ite	ls
 8003e24:	4690      	movls	r8, r2
 8003e26:	4698      	movhi	r8, r3
 8003e28:	2303      	movs	r3, #3
 8003e2a:	6123      	str	r3, [r4, #16]
 8003e2c:	f02b 0304 	bic.w	r3, fp, #4
 8003e30:	6023      	str	r3, [r4, #0]
 8003e32:	f04f 0900 	mov.w	r9, #0
 8003e36:	9700      	str	r7, [sp, #0]
 8003e38:	4633      	mov	r3, r6
 8003e3a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003e3c:	4621      	mov	r1, r4
 8003e3e:	4628      	mov	r0, r5
 8003e40:	f000 f9d2 	bl	80041e8 <_printf_common>
 8003e44:	3001      	adds	r0, #1
 8003e46:	f040 808d 	bne.w	8003f64 <_printf_float+0x1d0>
 8003e4a:	f04f 30ff 	mov.w	r0, #4294967295
 8003e4e:	b00d      	add	sp, #52	@ 0x34
 8003e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e54:	4642      	mov	r2, r8
 8003e56:	464b      	mov	r3, r9
 8003e58:	4640      	mov	r0, r8
 8003e5a:	4649      	mov	r1, r9
 8003e5c:	f7fc fe86 	bl	8000b6c <__aeabi_dcmpun>
 8003e60:	b140      	cbz	r0, 8003e74 <_printf_float+0xe0>
 8003e62:	464b      	mov	r3, r9
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	bfbc      	itt	lt
 8003e68:	232d      	movlt	r3, #45	@ 0x2d
 8003e6a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003e6e:	4a7e      	ldr	r2, [pc, #504]	@ (8004068 <_printf_float+0x2d4>)
 8003e70:	4b7e      	ldr	r3, [pc, #504]	@ (800406c <_printf_float+0x2d8>)
 8003e72:	e7d4      	b.n	8003e1e <_printf_float+0x8a>
 8003e74:	6863      	ldr	r3, [r4, #4]
 8003e76:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003e7a:	9206      	str	r2, [sp, #24]
 8003e7c:	1c5a      	adds	r2, r3, #1
 8003e7e:	d13b      	bne.n	8003ef8 <_printf_float+0x164>
 8003e80:	2306      	movs	r3, #6
 8003e82:	6063      	str	r3, [r4, #4]
 8003e84:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003e88:	2300      	movs	r3, #0
 8003e8a:	6022      	str	r2, [r4, #0]
 8003e8c:	9303      	str	r3, [sp, #12]
 8003e8e:	ab0a      	add	r3, sp, #40	@ 0x28
 8003e90:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003e94:	ab09      	add	r3, sp, #36	@ 0x24
 8003e96:	9300      	str	r3, [sp, #0]
 8003e98:	6861      	ldr	r1, [r4, #4]
 8003e9a:	ec49 8b10 	vmov	d0, r8, r9
 8003e9e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003ea2:	4628      	mov	r0, r5
 8003ea4:	f7ff fed6 	bl	8003c54 <__cvt>
 8003ea8:	9b06      	ldr	r3, [sp, #24]
 8003eaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003eac:	2b47      	cmp	r3, #71	@ 0x47
 8003eae:	4680      	mov	r8, r0
 8003eb0:	d129      	bne.n	8003f06 <_printf_float+0x172>
 8003eb2:	1cc8      	adds	r0, r1, #3
 8003eb4:	db02      	blt.n	8003ebc <_printf_float+0x128>
 8003eb6:	6863      	ldr	r3, [r4, #4]
 8003eb8:	4299      	cmp	r1, r3
 8003eba:	dd41      	ble.n	8003f40 <_printf_float+0x1ac>
 8003ebc:	f1aa 0a02 	sub.w	sl, sl, #2
 8003ec0:	fa5f fa8a 	uxtb.w	sl, sl
 8003ec4:	3901      	subs	r1, #1
 8003ec6:	4652      	mov	r2, sl
 8003ec8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003ecc:	9109      	str	r1, [sp, #36]	@ 0x24
 8003ece:	f7ff ff26 	bl	8003d1e <__exponent>
 8003ed2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003ed4:	1813      	adds	r3, r2, r0
 8003ed6:	2a01      	cmp	r2, #1
 8003ed8:	4681      	mov	r9, r0
 8003eda:	6123      	str	r3, [r4, #16]
 8003edc:	dc02      	bgt.n	8003ee4 <_printf_float+0x150>
 8003ede:	6822      	ldr	r2, [r4, #0]
 8003ee0:	07d2      	lsls	r2, r2, #31
 8003ee2:	d501      	bpl.n	8003ee8 <_printf_float+0x154>
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	6123      	str	r3, [r4, #16]
 8003ee8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d0a2      	beq.n	8003e36 <_printf_float+0xa2>
 8003ef0:	232d      	movs	r3, #45	@ 0x2d
 8003ef2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ef6:	e79e      	b.n	8003e36 <_printf_float+0xa2>
 8003ef8:	9a06      	ldr	r2, [sp, #24]
 8003efa:	2a47      	cmp	r2, #71	@ 0x47
 8003efc:	d1c2      	bne.n	8003e84 <_printf_float+0xf0>
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1c0      	bne.n	8003e84 <_printf_float+0xf0>
 8003f02:	2301      	movs	r3, #1
 8003f04:	e7bd      	b.n	8003e82 <_printf_float+0xee>
 8003f06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003f0a:	d9db      	bls.n	8003ec4 <_printf_float+0x130>
 8003f0c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003f10:	d118      	bne.n	8003f44 <_printf_float+0x1b0>
 8003f12:	2900      	cmp	r1, #0
 8003f14:	6863      	ldr	r3, [r4, #4]
 8003f16:	dd0b      	ble.n	8003f30 <_printf_float+0x19c>
 8003f18:	6121      	str	r1, [r4, #16]
 8003f1a:	b913      	cbnz	r3, 8003f22 <_printf_float+0x18e>
 8003f1c:	6822      	ldr	r2, [r4, #0]
 8003f1e:	07d0      	lsls	r0, r2, #31
 8003f20:	d502      	bpl.n	8003f28 <_printf_float+0x194>
 8003f22:	3301      	adds	r3, #1
 8003f24:	440b      	add	r3, r1
 8003f26:	6123      	str	r3, [r4, #16]
 8003f28:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003f2a:	f04f 0900 	mov.w	r9, #0
 8003f2e:	e7db      	b.n	8003ee8 <_printf_float+0x154>
 8003f30:	b913      	cbnz	r3, 8003f38 <_printf_float+0x1a4>
 8003f32:	6822      	ldr	r2, [r4, #0]
 8003f34:	07d2      	lsls	r2, r2, #31
 8003f36:	d501      	bpl.n	8003f3c <_printf_float+0x1a8>
 8003f38:	3302      	adds	r3, #2
 8003f3a:	e7f4      	b.n	8003f26 <_printf_float+0x192>
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e7f2      	b.n	8003f26 <_printf_float+0x192>
 8003f40:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003f44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003f46:	4299      	cmp	r1, r3
 8003f48:	db05      	blt.n	8003f56 <_printf_float+0x1c2>
 8003f4a:	6823      	ldr	r3, [r4, #0]
 8003f4c:	6121      	str	r1, [r4, #16]
 8003f4e:	07d8      	lsls	r0, r3, #31
 8003f50:	d5ea      	bpl.n	8003f28 <_printf_float+0x194>
 8003f52:	1c4b      	adds	r3, r1, #1
 8003f54:	e7e7      	b.n	8003f26 <_printf_float+0x192>
 8003f56:	2900      	cmp	r1, #0
 8003f58:	bfd4      	ite	le
 8003f5a:	f1c1 0202 	rsble	r2, r1, #2
 8003f5e:	2201      	movgt	r2, #1
 8003f60:	4413      	add	r3, r2
 8003f62:	e7e0      	b.n	8003f26 <_printf_float+0x192>
 8003f64:	6823      	ldr	r3, [r4, #0]
 8003f66:	055a      	lsls	r2, r3, #21
 8003f68:	d407      	bmi.n	8003f7a <_printf_float+0x1e6>
 8003f6a:	6923      	ldr	r3, [r4, #16]
 8003f6c:	4642      	mov	r2, r8
 8003f6e:	4631      	mov	r1, r6
 8003f70:	4628      	mov	r0, r5
 8003f72:	47b8      	blx	r7
 8003f74:	3001      	adds	r0, #1
 8003f76:	d12b      	bne.n	8003fd0 <_printf_float+0x23c>
 8003f78:	e767      	b.n	8003e4a <_printf_float+0xb6>
 8003f7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003f7e:	f240 80dd 	bls.w	800413c <_printf_float+0x3a8>
 8003f82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003f86:	2200      	movs	r2, #0
 8003f88:	2300      	movs	r3, #0
 8003f8a:	f7fc fdbd 	bl	8000b08 <__aeabi_dcmpeq>
 8003f8e:	2800      	cmp	r0, #0
 8003f90:	d033      	beq.n	8003ffa <_printf_float+0x266>
 8003f92:	4a37      	ldr	r2, [pc, #220]	@ (8004070 <_printf_float+0x2dc>)
 8003f94:	2301      	movs	r3, #1
 8003f96:	4631      	mov	r1, r6
 8003f98:	4628      	mov	r0, r5
 8003f9a:	47b8      	blx	r7
 8003f9c:	3001      	adds	r0, #1
 8003f9e:	f43f af54 	beq.w	8003e4a <_printf_float+0xb6>
 8003fa2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003fa6:	4543      	cmp	r3, r8
 8003fa8:	db02      	blt.n	8003fb0 <_printf_float+0x21c>
 8003faa:	6823      	ldr	r3, [r4, #0]
 8003fac:	07d8      	lsls	r0, r3, #31
 8003fae:	d50f      	bpl.n	8003fd0 <_printf_float+0x23c>
 8003fb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003fb4:	4631      	mov	r1, r6
 8003fb6:	4628      	mov	r0, r5
 8003fb8:	47b8      	blx	r7
 8003fba:	3001      	adds	r0, #1
 8003fbc:	f43f af45 	beq.w	8003e4a <_printf_float+0xb6>
 8003fc0:	f04f 0900 	mov.w	r9, #0
 8003fc4:	f108 38ff 	add.w	r8, r8, #4294967295
 8003fc8:	f104 0a1a 	add.w	sl, r4, #26
 8003fcc:	45c8      	cmp	r8, r9
 8003fce:	dc09      	bgt.n	8003fe4 <_printf_float+0x250>
 8003fd0:	6823      	ldr	r3, [r4, #0]
 8003fd2:	079b      	lsls	r3, r3, #30
 8003fd4:	f100 8103 	bmi.w	80041de <_printf_float+0x44a>
 8003fd8:	68e0      	ldr	r0, [r4, #12]
 8003fda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003fdc:	4298      	cmp	r0, r3
 8003fde:	bfb8      	it	lt
 8003fe0:	4618      	movlt	r0, r3
 8003fe2:	e734      	b.n	8003e4e <_printf_float+0xba>
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	4652      	mov	r2, sl
 8003fe8:	4631      	mov	r1, r6
 8003fea:	4628      	mov	r0, r5
 8003fec:	47b8      	blx	r7
 8003fee:	3001      	adds	r0, #1
 8003ff0:	f43f af2b 	beq.w	8003e4a <_printf_float+0xb6>
 8003ff4:	f109 0901 	add.w	r9, r9, #1
 8003ff8:	e7e8      	b.n	8003fcc <_printf_float+0x238>
 8003ffa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	dc39      	bgt.n	8004074 <_printf_float+0x2e0>
 8004000:	4a1b      	ldr	r2, [pc, #108]	@ (8004070 <_printf_float+0x2dc>)
 8004002:	2301      	movs	r3, #1
 8004004:	4631      	mov	r1, r6
 8004006:	4628      	mov	r0, r5
 8004008:	47b8      	blx	r7
 800400a:	3001      	adds	r0, #1
 800400c:	f43f af1d 	beq.w	8003e4a <_printf_float+0xb6>
 8004010:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004014:	ea59 0303 	orrs.w	r3, r9, r3
 8004018:	d102      	bne.n	8004020 <_printf_float+0x28c>
 800401a:	6823      	ldr	r3, [r4, #0]
 800401c:	07d9      	lsls	r1, r3, #31
 800401e:	d5d7      	bpl.n	8003fd0 <_printf_float+0x23c>
 8004020:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004024:	4631      	mov	r1, r6
 8004026:	4628      	mov	r0, r5
 8004028:	47b8      	blx	r7
 800402a:	3001      	adds	r0, #1
 800402c:	f43f af0d 	beq.w	8003e4a <_printf_float+0xb6>
 8004030:	f04f 0a00 	mov.w	sl, #0
 8004034:	f104 0b1a 	add.w	fp, r4, #26
 8004038:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800403a:	425b      	negs	r3, r3
 800403c:	4553      	cmp	r3, sl
 800403e:	dc01      	bgt.n	8004044 <_printf_float+0x2b0>
 8004040:	464b      	mov	r3, r9
 8004042:	e793      	b.n	8003f6c <_printf_float+0x1d8>
 8004044:	2301      	movs	r3, #1
 8004046:	465a      	mov	r2, fp
 8004048:	4631      	mov	r1, r6
 800404a:	4628      	mov	r0, r5
 800404c:	47b8      	blx	r7
 800404e:	3001      	adds	r0, #1
 8004050:	f43f aefb 	beq.w	8003e4a <_printf_float+0xb6>
 8004054:	f10a 0a01 	add.w	sl, sl, #1
 8004058:	e7ee      	b.n	8004038 <_printf_float+0x2a4>
 800405a:	bf00      	nop
 800405c:	7fefffff 	.word	0x7fefffff
 8004060:	080083cc 	.word	0x080083cc
 8004064:	080083d0 	.word	0x080083d0
 8004068:	080083d4 	.word	0x080083d4
 800406c:	080083d8 	.word	0x080083d8
 8004070:	080083dc 	.word	0x080083dc
 8004074:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004076:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800407a:	4553      	cmp	r3, sl
 800407c:	bfa8      	it	ge
 800407e:	4653      	movge	r3, sl
 8004080:	2b00      	cmp	r3, #0
 8004082:	4699      	mov	r9, r3
 8004084:	dc36      	bgt.n	80040f4 <_printf_float+0x360>
 8004086:	f04f 0b00 	mov.w	fp, #0
 800408a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800408e:	f104 021a 	add.w	r2, r4, #26
 8004092:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004094:	9306      	str	r3, [sp, #24]
 8004096:	eba3 0309 	sub.w	r3, r3, r9
 800409a:	455b      	cmp	r3, fp
 800409c:	dc31      	bgt.n	8004102 <_printf_float+0x36e>
 800409e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040a0:	459a      	cmp	sl, r3
 80040a2:	dc3a      	bgt.n	800411a <_printf_float+0x386>
 80040a4:	6823      	ldr	r3, [r4, #0]
 80040a6:	07da      	lsls	r2, r3, #31
 80040a8:	d437      	bmi.n	800411a <_printf_float+0x386>
 80040aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040ac:	ebaa 0903 	sub.w	r9, sl, r3
 80040b0:	9b06      	ldr	r3, [sp, #24]
 80040b2:	ebaa 0303 	sub.w	r3, sl, r3
 80040b6:	4599      	cmp	r9, r3
 80040b8:	bfa8      	it	ge
 80040ba:	4699      	movge	r9, r3
 80040bc:	f1b9 0f00 	cmp.w	r9, #0
 80040c0:	dc33      	bgt.n	800412a <_printf_float+0x396>
 80040c2:	f04f 0800 	mov.w	r8, #0
 80040c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80040ca:	f104 0b1a 	add.w	fp, r4, #26
 80040ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040d0:	ebaa 0303 	sub.w	r3, sl, r3
 80040d4:	eba3 0309 	sub.w	r3, r3, r9
 80040d8:	4543      	cmp	r3, r8
 80040da:	f77f af79 	ble.w	8003fd0 <_printf_float+0x23c>
 80040de:	2301      	movs	r3, #1
 80040e0:	465a      	mov	r2, fp
 80040e2:	4631      	mov	r1, r6
 80040e4:	4628      	mov	r0, r5
 80040e6:	47b8      	blx	r7
 80040e8:	3001      	adds	r0, #1
 80040ea:	f43f aeae 	beq.w	8003e4a <_printf_float+0xb6>
 80040ee:	f108 0801 	add.w	r8, r8, #1
 80040f2:	e7ec      	b.n	80040ce <_printf_float+0x33a>
 80040f4:	4642      	mov	r2, r8
 80040f6:	4631      	mov	r1, r6
 80040f8:	4628      	mov	r0, r5
 80040fa:	47b8      	blx	r7
 80040fc:	3001      	adds	r0, #1
 80040fe:	d1c2      	bne.n	8004086 <_printf_float+0x2f2>
 8004100:	e6a3      	b.n	8003e4a <_printf_float+0xb6>
 8004102:	2301      	movs	r3, #1
 8004104:	4631      	mov	r1, r6
 8004106:	4628      	mov	r0, r5
 8004108:	9206      	str	r2, [sp, #24]
 800410a:	47b8      	blx	r7
 800410c:	3001      	adds	r0, #1
 800410e:	f43f ae9c 	beq.w	8003e4a <_printf_float+0xb6>
 8004112:	9a06      	ldr	r2, [sp, #24]
 8004114:	f10b 0b01 	add.w	fp, fp, #1
 8004118:	e7bb      	b.n	8004092 <_printf_float+0x2fe>
 800411a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800411e:	4631      	mov	r1, r6
 8004120:	4628      	mov	r0, r5
 8004122:	47b8      	blx	r7
 8004124:	3001      	adds	r0, #1
 8004126:	d1c0      	bne.n	80040aa <_printf_float+0x316>
 8004128:	e68f      	b.n	8003e4a <_printf_float+0xb6>
 800412a:	9a06      	ldr	r2, [sp, #24]
 800412c:	464b      	mov	r3, r9
 800412e:	4442      	add	r2, r8
 8004130:	4631      	mov	r1, r6
 8004132:	4628      	mov	r0, r5
 8004134:	47b8      	blx	r7
 8004136:	3001      	adds	r0, #1
 8004138:	d1c3      	bne.n	80040c2 <_printf_float+0x32e>
 800413a:	e686      	b.n	8003e4a <_printf_float+0xb6>
 800413c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004140:	f1ba 0f01 	cmp.w	sl, #1
 8004144:	dc01      	bgt.n	800414a <_printf_float+0x3b6>
 8004146:	07db      	lsls	r3, r3, #31
 8004148:	d536      	bpl.n	80041b8 <_printf_float+0x424>
 800414a:	2301      	movs	r3, #1
 800414c:	4642      	mov	r2, r8
 800414e:	4631      	mov	r1, r6
 8004150:	4628      	mov	r0, r5
 8004152:	47b8      	blx	r7
 8004154:	3001      	adds	r0, #1
 8004156:	f43f ae78 	beq.w	8003e4a <_printf_float+0xb6>
 800415a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800415e:	4631      	mov	r1, r6
 8004160:	4628      	mov	r0, r5
 8004162:	47b8      	blx	r7
 8004164:	3001      	adds	r0, #1
 8004166:	f43f ae70 	beq.w	8003e4a <_printf_float+0xb6>
 800416a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800416e:	2200      	movs	r2, #0
 8004170:	2300      	movs	r3, #0
 8004172:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004176:	f7fc fcc7 	bl	8000b08 <__aeabi_dcmpeq>
 800417a:	b9c0      	cbnz	r0, 80041ae <_printf_float+0x41a>
 800417c:	4653      	mov	r3, sl
 800417e:	f108 0201 	add.w	r2, r8, #1
 8004182:	4631      	mov	r1, r6
 8004184:	4628      	mov	r0, r5
 8004186:	47b8      	blx	r7
 8004188:	3001      	adds	r0, #1
 800418a:	d10c      	bne.n	80041a6 <_printf_float+0x412>
 800418c:	e65d      	b.n	8003e4a <_printf_float+0xb6>
 800418e:	2301      	movs	r3, #1
 8004190:	465a      	mov	r2, fp
 8004192:	4631      	mov	r1, r6
 8004194:	4628      	mov	r0, r5
 8004196:	47b8      	blx	r7
 8004198:	3001      	adds	r0, #1
 800419a:	f43f ae56 	beq.w	8003e4a <_printf_float+0xb6>
 800419e:	f108 0801 	add.w	r8, r8, #1
 80041a2:	45d0      	cmp	r8, sl
 80041a4:	dbf3      	blt.n	800418e <_printf_float+0x3fa>
 80041a6:	464b      	mov	r3, r9
 80041a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80041ac:	e6df      	b.n	8003f6e <_printf_float+0x1da>
 80041ae:	f04f 0800 	mov.w	r8, #0
 80041b2:	f104 0b1a 	add.w	fp, r4, #26
 80041b6:	e7f4      	b.n	80041a2 <_printf_float+0x40e>
 80041b8:	2301      	movs	r3, #1
 80041ba:	4642      	mov	r2, r8
 80041bc:	e7e1      	b.n	8004182 <_printf_float+0x3ee>
 80041be:	2301      	movs	r3, #1
 80041c0:	464a      	mov	r2, r9
 80041c2:	4631      	mov	r1, r6
 80041c4:	4628      	mov	r0, r5
 80041c6:	47b8      	blx	r7
 80041c8:	3001      	adds	r0, #1
 80041ca:	f43f ae3e 	beq.w	8003e4a <_printf_float+0xb6>
 80041ce:	f108 0801 	add.w	r8, r8, #1
 80041d2:	68e3      	ldr	r3, [r4, #12]
 80041d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80041d6:	1a5b      	subs	r3, r3, r1
 80041d8:	4543      	cmp	r3, r8
 80041da:	dcf0      	bgt.n	80041be <_printf_float+0x42a>
 80041dc:	e6fc      	b.n	8003fd8 <_printf_float+0x244>
 80041de:	f04f 0800 	mov.w	r8, #0
 80041e2:	f104 0919 	add.w	r9, r4, #25
 80041e6:	e7f4      	b.n	80041d2 <_printf_float+0x43e>

080041e8 <_printf_common>:
 80041e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041ec:	4616      	mov	r6, r2
 80041ee:	4698      	mov	r8, r3
 80041f0:	688a      	ldr	r2, [r1, #8]
 80041f2:	690b      	ldr	r3, [r1, #16]
 80041f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80041f8:	4293      	cmp	r3, r2
 80041fa:	bfb8      	it	lt
 80041fc:	4613      	movlt	r3, r2
 80041fe:	6033      	str	r3, [r6, #0]
 8004200:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004204:	4607      	mov	r7, r0
 8004206:	460c      	mov	r4, r1
 8004208:	b10a      	cbz	r2, 800420e <_printf_common+0x26>
 800420a:	3301      	adds	r3, #1
 800420c:	6033      	str	r3, [r6, #0]
 800420e:	6823      	ldr	r3, [r4, #0]
 8004210:	0699      	lsls	r1, r3, #26
 8004212:	bf42      	ittt	mi
 8004214:	6833      	ldrmi	r3, [r6, #0]
 8004216:	3302      	addmi	r3, #2
 8004218:	6033      	strmi	r3, [r6, #0]
 800421a:	6825      	ldr	r5, [r4, #0]
 800421c:	f015 0506 	ands.w	r5, r5, #6
 8004220:	d106      	bne.n	8004230 <_printf_common+0x48>
 8004222:	f104 0a19 	add.w	sl, r4, #25
 8004226:	68e3      	ldr	r3, [r4, #12]
 8004228:	6832      	ldr	r2, [r6, #0]
 800422a:	1a9b      	subs	r3, r3, r2
 800422c:	42ab      	cmp	r3, r5
 800422e:	dc26      	bgt.n	800427e <_printf_common+0x96>
 8004230:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004234:	6822      	ldr	r2, [r4, #0]
 8004236:	3b00      	subs	r3, #0
 8004238:	bf18      	it	ne
 800423a:	2301      	movne	r3, #1
 800423c:	0692      	lsls	r2, r2, #26
 800423e:	d42b      	bmi.n	8004298 <_printf_common+0xb0>
 8004240:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004244:	4641      	mov	r1, r8
 8004246:	4638      	mov	r0, r7
 8004248:	47c8      	blx	r9
 800424a:	3001      	adds	r0, #1
 800424c:	d01e      	beq.n	800428c <_printf_common+0xa4>
 800424e:	6823      	ldr	r3, [r4, #0]
 8004250:	6922      	ldr	r2, [r4, #16]
 8004252:	f003 0306 	and.w	r3, r3, #6
 8004256:	2b04      	cmp	r3, #4
 8004258:	bf02      	ittt	eq
 800425a:	68e5      	ldreq	r5, [r4, #12]
 800425c:	6833      	ldreq	r3, [r6, #0]
 800425e:	1aed      	subeq	r5, r5, r3
 8004260:	68a3      	ldr	r3, [r4, #8]
 8004262:	bf0c      	ite	eq
 8004264:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004268:	2500      	movne	r5, #0
 800426a:	4293      	cmp	r3, r2
 800426c:	bfc4      	itt	gt
 800426e:	1a9b      	subgt	r3, r3, r2
 8004270:	18ed      	addgt	r5, r5, r3
 8004272:	2600      	movs	r6, #0
 8004274:	341a      	adds	r4, #26
 8004276:	42b5      	cmp	r5, r6
 8004278:	d11a      	bne.n	80042b0 <_printf_common+0xc8>
 800427a:	2000      	movs	r0, #0
 800427c:	e008      	b.n	8004290 <_printf_common+0xa8>
 800427e:	2301      	movs	r3, #1
 8004280:	4652      	mov	r2, sl
 8004282:	4641      	mov	r1, r8
 8004284:	4638      	mov	r0, r7
 8004286:	47c8      	blx	r9
 8004288:	3001      	adds	r0, #1
 800428a:	d103      	bne.n	8004294 <_printf_common+0xac>
 800428c:	f04f 30ff 	mov.w	r0, #4294967295
 8004290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004294:	3501      	adds	r5, #1
 8004296:	e7c6      	b.n	8004226 <_printf_common+0x3e>
 8004298:	18e1      	adds	r1, r4, r3
 800429a:	1c5a      	adds	r2, r3, #1
 800429c:	2030      	movs	r0, #48	@ 0x30
 800429e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80042a2:	4422      	add	r2, r4
 80042a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80042a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80042ac:	3302      	adds	r3, #2
 80042ae:	e7c7      	b.n	8004240 <_printf_common+0x58>
 80042b0:	2301      	movs	r3, #1
 80042b2:	4622      	mov	r2, r4
 80042b4:	4641      	mov	r1, r8
 80042b6:	4638      	mov	r0, r7
 80042b8:	47c8      	blx	r9
 80042ba:	3001      	adds	r0, #1
 80042bc:	d0e6      	beq.n	800428c <_printf_common+0xa4>
 80042be:	3601      	adds	r6, #1
 80042c0:	e7d9      	b.n	8004276 <_printf_common+0x8e>
	...

080042c4 <_printf_i>:
 80042c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042c8:	7e0f      	ldrb	r7, [r1, #24]
 80042ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80042cc:	2f78      	cmp	r7, #120	@ 0x78
 80042ce:	4691      	mov	r9, r2
 80042d0:	4680      	mov	r8, r0
 80042d2:	460c      	mov	r4, r1
 80042d4:	469a      	mov	sl, r3
 80042d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80042da:	d807      	bhi.n	80042ec <_printf_i+0x28>
 80042dc:	2f62      	cmp	r7, #98	@ 0x62
 80042de:	d80a      	bhi.n	80042f6 <_printf_i+0x32>
 80042e0:	2f00      	cmp	r7, #0
 80042e2:	f000 80d2 	beq.w	800448a <_printf_i+0x1c6>
 80042e6:	2f58      	cmp	r7, #88	@ 0x58
 80042e8:	f000 80b9 	beq.w	800445e <_printf_i+0x19a>
 80042ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80042f4:	e03a      	b.n	800436c <_printf_i+0xa8>
 80042f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80042fa:	2b15      	cmp	r3, #21
 80042fc:	d8f6      	bhi.n	80042ec <_printf_i+0x28>
 80042fe:	a101      	add	r1, pc, #4	@ (adr r1, 8004304 <_printf_i+0x40>)
 8004300:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004304:	0800435d 	.word	0x0800435d
 8004308:	08004371 	.word	0x08004371
 800430c:	080042ed 	.word	0x080042ed
 8004310:	080042ed 	.word	0x080042ed
 8004314:	080042ed 	.word	0x080042ed
 8004318:	080042ed 	.word	0x080042ed
 800431c:	08004371 	.word	0x08004371
 8004320:	080042ed 	.word	0x080042ed
 8004324:	080042ed 	.word	0x080042ed
 8004328:	080042ed 	.word	0x080042ed
 800432c:	080042ed 	.word	0x080042ed
 8004330:	08004471 	.word	0x08004471
 8004334:	0800439b 	.word	0x0800439b
 8004338:	0800442b 	.word	0x0800442b
 800433c:	080042ed 	.word	0x080042ed
 8004340:	080042ed 	.word	0x080042ed
 8004344:	08004493 	.word	0x08004493
 8004348:	080042ed 	.word	0x080042ed
 800434c:	0800439b 	.word	0x0800439b
 8004350:	080042ed 	.word	0x080042ed
 8004354:	080042ed 	.word	0x080042ed
 8004358:	08004433 	.word	0x08004433
 800435c:	6833      	ldr	r3, [r6, #0]
 800435e:	1d1a      	adds	r2, r3, #4
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6032      	str	r2, [r6, #0]
 8004364:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004368:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800436c:	2301      	movs	r3, #1
 800436e:	e09d      	b.n	80044ac <_printf_i+0x1e8>
 8004370:	6833      	ldr	r3, [r6, #0]
 8004372:	6820      	ldr	r0, [r4, #0]
 8004374:	1d19      	adds	r1, r3, #4
 8004376:	6031      	str	r1, [r6, #0]
 8004378:	0606      	lsls	r6, r0, #24
 800437a:	d501      	bpl.n	8004380 <_printf_i+0xbc>
 800437c:	681d      	ldr	r5, [r3, #0]
 800437e:	e003      	b.n	8004388 <_printf_i+0xc4>
 8004380:	0645      	lsls	r5, r0, #25
 8004382:	d5fb      	bpl.n	800437c <_printf_i+0xb8>
 8004384:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004388:	2d00      	cmp	r5, #0
 800438a:	da03      	bge.n	8004394 <_printf_i+0xd0>
 800438c:	232d      	movs	r3, #45	@ 0x2d
 800438e:	426d      	negs	r5, r5
 8004390:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004394:	4859      	ldr	r0, [pc, #356]	@ (80044fc <_printf_i+0x238>)
 8004396:	230a      	movs	r3, #10
 8004398:	e011      	b.n	80043be <_printf_i+0xfa>
 800439a:	6821      	ldr	r1, [r4, #0]
 800439c:	6833      	ldr	r3, [r6, #0]
 800439e:	0608      	lsls	r0, r1, #24
 80043a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80043a4:	d402      	bmi.n	80043ac <_printf_i+0xe8>
 80043a6:	0649      	lsls	r1, r1, #25
 80043a8:	bf48      	it	mi
 80043aa:	b2ad      	uxthmi	r5, r5
 80043ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80043ae:	4853      	ldr	r0, [pc, #332]	@ (80044fc <_printf_i+0x238>)
 80043b0:	6033      	str	r3, [r6, #0]
 80043b2:	bf14      	ite	ne
 80043b4:	230a      	movne	r3, #10
 80043b6:	2308      	moveq	r3, #8
 80043b8:	2100      	movs	r1, #0
 80043ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80043be:	6866      	ldr	r6, [r4, #4]
 80043c0:	60a6      	str	r6, [r4, #8]
 80043c2:	2e00      	cmp	r6, #0
 80043c4:	bfa2      	ittt	ge
 80043c6:	6821      	ldrge	r1, [r4, #0]
 80043c8:	f021 0104 	bicge.w	r1, r1, #4
 80043cc:	6021      	strge	r1, [r4, #0]
 80043ce:	b90d      	cbnz	r5, 80043d4 <_printf_i+0x110>
 80043d0:	2e00      	cmp	r6, #0
 80043d2:	d04b      	beq.n	800446c <_printf_i+0x1a8>
 80043d4:	4616      	mov	r6, r2
 80043d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80043da:	fb03 5711 	mls	r7, r3, r1, r5
 80043de:	5dc7      	ldrb	r7, [r0, r7]
 80043e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80043e4:	462f      	mov	r7, r5
 80043e6:	42bb      	cmp	r3, r7
 80043e8:	460d      	mov	r5, r1
 80043ea:	d9f4      	bls.n	80043d6 <_printf_i+0x112>
 80043ec:	2b08      	cmp	r3, #8
 80043ee:	d10b      	bne.n	8004408 <_printf_i+0x144>
 80043f0:	6823      	ldr	r3, [r4, #0]
 80043f2:	07df      	lsls	r7, r3, #31
 80043f4:	d508      	bpl.n	8004408 <_printf_i+0x144>
 80043f6:	6923      	ldr	r3, [r4, #16]
 80043f8:	6861      	ldr	r1, [r4, #4]
 80043fa:	4299      	cmp	r1, r3
 80043fc:	bfde      	ittt	le
 80043fe:	2330      	movle	r3, #48	@ 0x30
 8004400:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004404:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004408:	1b92      	subs	r2, r2, r6
 800440a:	6122      	str	r2, [r4, #16]
 800440c:	f8cd a000 	str.w	sl, [sp]
 8004410:	464b      	mov	r3, r9
 8004412:	aa03      	add	r2, sp, #12
 8004414:	4621      	mov	r1, r4
 8004416:	4640      	mov	r0, r8
 8004418:	f7ff fee6 	bl	80041e8 <_printf_common>
 800441c:	3001      	adds	r0, #1
 800441e:	d14a      	bne.n	80044b6 <_printf_i+0x1f2>
 8004420:	f04f 30ff 	mov.w	r0, #4294967295
 8004424:	b004      	add	sp, #16
 8004426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800442a:	6823      	ldr	r3, [r4, #0]
 800442c:	f043 0320 	orr.w	r3, r3, #32
 8004430:	6023      	str	r3, [r4, #0]
 8004432:	4833      	ldr	r0, [pc, #204]	@ (8004500 <_printf_i+0x23c>)
 8004434:	2778      	movs	r7, #120	@ 0x78
 8004436:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800443a:	6823      	ldr	r3, [r4, #0]
 800443c:	6831      	ldr	r1, [r6, #0]
 800443e:	061f      	lsls	r7, r3, #24
 8004440:	f851 5b04 	ldr.w	r5, [r1], #4
 8004444:	d402      	bmi.n	800444c <_printf_i+0x188>
 8004446:	065f      	lsls	r7, r3, #25
 8004448:	bf48      	it	mi
 800444a:	b2ad      	uxthmi	r5, r5
 800444c:	6031      	str	r1, [r6, #0]
 800444e:	07d9      	lsls	r1, r3, #31
 8004450:	bf44      	itt	mi
 8004452:	f043 0320 	orrmi.w	r3, r3, #32
 8004456:	6023      	strmi	r3, [r4, #0]
 8004458:	b11d      	cbz	r5, 8004462 <_printf_i+0x19e>
 800445a:	2310      	movs	r3, #16
 800445c:	e7ac      	b.n	80043b8 <_printf_i+0xf4>
 800445e:	4827      	ldr	r0, [pc, #156]	@ (80044fc <_printf_i+0x238>)
 8004460:	e7e9      	b.n	8004436 <_printf_i+0x172>
 8004462:	6823      	ldr	r3, [r4, #0]
 8004464:	f023 0320 	bic.w	r3, r3, #32
 8004468:	6023      	str	r3, [r4, #0]
 800446a:	e7f6      	b.n	800445a <_printf_i+0x196>
 800446c:	4616      	mov	r6, r2
 800446e:	e7bd      	b.n	80043ec <_printf_i+0x128>
 8004470:	6833      	ldr	r3, [r6, #0]
 8004472:	6825      	ldr	r5, [r4, #0]
 8004474:	6961      	ldr	r1, [r4, #20]
 8004476:	1d18      	adds	r0, r3, #4
 8004478:	6030      	str	r0, [r6, #0]
 800447a:	062e      	lsls	r6, r5, #24
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	d501      	bpl.n	8004484 <_printf_i+0x1c0>
 8004480:	6019      	str	r1, [r3, #0]
 8004482:	e002      	b.n	800448a <_printf_i+0x1c6>
 8004484:	0668      	lsls	r0, r5, #25
 8004486:	d5fb      	bpl.n	8004480 <_printf_i+0x1bc>
 8004488:	8019      	strh	r1, [r3, #0]
 800448a:	2300      	movs	r3, #0
 800448c:	6123      	str	r3, [r4, #16]
 800448e:	4616      	mov	r6, r2
 8004490:	e7bc      	b.n	800440c <_printf_i+0x148>
 8004492:	6833      	ldr	r3, [r6, #0]
 8004494:	1d1a      	adds	r2, r3, #4
 8004496:	6032      	str	r2, [r6, #0]
 8004498:	681e      	ldr	r6, [r3, #0]
 800449a:	6862      	ldr	r2, [r4, #4]
 800449c:	2100      	movs	r1, #0
 800449e:	4630      	mov	r0, r6
 80044a0:	f7fb feb6 	bl	8000210 <memchr>
 80044a4:	b108      	cbz	r0, 80044aa <_printf_i+0x1e6>
 80044a6:	1b80      	subs	r0, r0, r6
 80044a8:	6060      	str	r0, [r4, #4]
 80044aa:	6863      	ldr	r3, [r4, #4]
 80044ac:	6123      	str	r3, [r4, #16]
 80044ae:	2300      	movs	r3, #0
 80044b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044b4:	e7aa      	b.n	800440c <_printf_i+0x148>
 80044b6:	6923      	ldr	r3, [r4, #16]
 80044b8:	4632      	mov	r2, r6
 80044ba:	4649      	mov	r1, r9
 80044bc:	4640      	mov	r0, r8
 80044be:	47d0      	blx	sl
 80044c0:	3001      	adds	r0, #1
 80044c2:	d0ad      	beq.n	8004420 <_printf_i+0x15c>
 80044c4:	6823      	ldr	r3, [r4, #0]
 80044c6:	079b      	lsls	r3, r3, #30
 80044c8:	d413      	bmi.n	80044f2 <_printf_i+0x22e>
 80044ca:	68e0      	ldr	r0, [r4, #12]
 80044cc:	9b03      	ldr	r3, [sp, #12]
 80044ce:	4298      	cmp	r0, r3
 80044d0:	bfb8      	it	lt
 80044d2:	4618      	movlt	r0, r3
 80044d4:	e7a6      	b.n	8004424 <_printf_i+0x160>
 80044d6:	2301      	movs	r3, #1
 80044d8:	4632      	mov	r2, r6
 80044da:	4649      	mov	r1, r9
 80044dc:	4640      	mov	r0, r8
 80044de:	47d0      	blx	sl
 80044e0:	3001      	adds	r0, #1
 80044e2:	d09d      	beq.n	8004420 <_printf_i+0x15c>
 80044e4:	3501      	adds	r5, #1
 80044e6:	68e3      	ldr	r3, [r4, #12]
 80044e8:	9903      	ldr	r1, [sp, #12]
 80044ea:	1a5b      	subs	r3, r3, r1
 80044ec:	42ab      	cmp	r3, r5
 80044ee:	dcf2      	bgt.n	80044d6 <_printf_i+0x212>
 80044f0:	e7eb      	b.n	80044ca <_printf_i+0x206>
 80044f2:	2500      	movs	r5, #0
 80044f4:	f104 0619 	add.w	r6, r4, #25
 80044f8:	e7f5      	b.n	80044e6 <_printf_i+0x222>
 80044fa:	bf00      	nop
 80044fc:	080083de 	.word	0x080083de
 8004500:	080083ef 	.word	0x080083ef

08004504 <_scanf_float>:
 8004504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004508:	b087      	sub	sp, #28
 800450a:	4617      	mov	r7, r2
 800450c:	9303      	str	r3, [sp, #12]
 800450e:	688b      	ldr	r3, [r1, #8]
 8004510:	1e5a      	subs	r2, r3, #1
 8004512:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004516:	bf81      	itttt	hi
 8004518:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800451c:	eb03 0b05 	addhi.w	fp, r3, r5
 8004520:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004524:	608b      	strhi	r3, [r1, #8]
 8004526:	680b      	ldr	r3, [r1, #0]
 8004528:	460a      	mov	r2, r1
 800452a:	f04f 0500 	mov.w	r5, #0
 800452e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004532:	f842 3b1c 	str.w	r3, [r2], #28
 8004536:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800453a:	4680      	mov	r8, r0
 800453c:	460c      	mov	r4, r1
 800453e:	bf98      	it	ls
 8004540:	f04f 0b00 	movls.w	fp, #0
 8004544:	9201      	str	r2, [sp, #4]
 8004546:	4616      	mov	r6, r2
 8004548:	46aa      	mov	sl, r5
 800454a:	46a9      	mov	r9, r5
 800454c:	9502      	str	r5, [sp, #8]
 800454e:	68a2      	ldr	r2, [r4, #8]
 8004550:	b152      	cbz	r2, 8004568 <_scanf_float+0x64>
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	2b4e      	cmp	r3, #78	@ 0x4e
 8004558:	d864      	bhi.n	8004624 <_scanf_float+0x120>
 800455a:	2b40      	cmp	r3, #64	@ 0x40
 800455c:	d83c      	bhi.n	80045d8 <_scanf_float+0xd4>
 800455e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004562:	b2c8      	uxtb	r0, r1
 8004564:	280e      	cmp	r0, #14
 8004566:	d93a      	bls.n	80045de <_scanf_float+0xda>
 8004568:	f1b9 0f00 	cmp.w	r9, #0
 800456c:	d003      	beq.n	8004576 <_scanf_float+0x72>
 800456e:	6823      	ldr	r3, [r4, #0]
 8004570:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004574:	6023      	str	r3, [r4, #0]
 8004576:	f10a 3aff 	add.w	sl, sl, #4294967295
 800457a:	f1ba 0f01 	cmp.w	sl, #1
 800457e:	f200 8117 	bhi.w	80047b0 <_scanf_float+0x2ac>
 8004582:	9b01      	ldr	r3, [sp, #4]
 8004584:	429e      	cmp	r6, r3
 8004586:	f200 8108 	bhi.w	800479a <_scanf_float+0x296>
 800458a:	2001      	movs	r0, #1
 800458c:	b007      	add	sp, #28
 800458e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004592:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004596:	2a0d      	cmp	r2, #13
 8004598:	d8e6      	bhi.n	8004568 <_scanf_float+0x64>
 800459a:	a101      	add	r1, pc, #4	@ (adr r1, 80045a0 <_scanf_float+0x9c>)
 800459c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80045a0:	080046e7 	.word	0x080046e7
 80045a4:	08004569 	.word	0x08004569
 80045a8:	08004569 	.word	0x08004569
 80045ac:	08004569 	.word	0x08004569
 80045b0:	08004747 	.word	0x08004747
 80045b4:	0800471f 	.word	0x0800471f
 80045b8:	08004569 	.word	0x08004569
 80045bc:	08004569 	.word	0x08004569
 80045c0:	080046f5 	.word	0x080046f5
 80045c4:	08004569 	.word	0x08004569
 80045c8:	08004569 	.word	0x08004569
 80045cc:	08004569 	.word	0x08004569
 80045d0:	08004569 	.word	0x08004569
 80045d4:	080046ad 	.word	0x080046ad
 80045d8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80045dc:	e7db      	b.n	8004596 <_scanf_float+0x92>
 80045de:	290e      	cmp	r1, #14
 80045e0:	d8c2      	bhi.n	8004568 <_scanf_float+0x64>
 80045e2:	a001      	add	r0, pc, #4	@ (adr r0, 80045e8 <_scanf_float+0xe4>)
 80045e4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80045e8:	0800469d 	.word	0x0800469d
 80045ec:	08004569 	.word	0x08004569
 80045f0:	0800469d 	.word	0x0800469d
 80045f4:	08004733 	.word	0x08004733
 80045f8:	08004569 	.word	0x08004569
 80045fc:	08004645 	.word	0x08004645
 8004600:	08004683 	.word	0x08004683
 8004604:	08004683 	.word	0x08004683
 8004608:	08004683 	.word	0x08004683
 800460c:	08004683 	.word	0x08004683
 8004610:	08004683 	.word	0x08004683
 8004614:	08004683 	.word	0x08004683
 8004618:	08004683 	.word	0x08004683
 800461c:	08004683 	.word	0x08004683
 8004620:	08004683 	.word	0x08004683
 8004624:	2b6e      	cmp	r3, #110	@ 0x6e
 8004626:	d809      	bhi.n	800463c <_scanf_float+0x138>
 8004628:	2b60      	cmp	r3, #96	@ 0x60
 800462a:	d8b2      	bhi.n	8004592 <_scanf_float+0x8e>
 800462c:	2b54      	cmp	r3, #84	@ 0x54
 800462e:	d07b      	beq.n	8004728 <_scanf_float+0x224>
 8004630:	2b59      	cmp	r3, #89	@ 0x59
 8004632:	d199      	bne.n	8004568 <_scanf_float+0x64>
 8004634:	2d07      	cmp	r5, #7
 8004636:	d197      	bne.n	8004568 <_scanf_float+0x64>
 8004638:	2508      	movs	r5, #8
 800463a:	e02c      	b.n	8004696 <_scanf_float+0x192>
 800463c:	2b74      	cmp	r3, #116	@ 0x74
 800463e:	d073      	beq.n	8004728 <_scanf_float+0x224>
 8004640:	2b79      	cmp	r3, #121	@ 0x79
 8004642:	e7f6      	b.n	8004632 <_scanf_float+0x12e>
 8004644:	6821      	ldr	r1, [r4, #0]
 8004646:	05c8      	lsls	r0, r1, #23
 8004648:	d51b      	bpl.n	8004682 <_scanf_float+0x17e>
 800464a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800464e:	6021      	str	r1, [r4, #0]
 8004650:	f109 0901 	add.w	r9, r9, #1
 8004654:	f1bb 0f00 	cmp.w	fp, #0
 8004658:	d003      	beq.n	8004662 <_scanf_float+0x15e>
 800465a:	3201      	adds	r2, #1
 800465c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004660:	60a2      	str	r2, [r4, #8]
 8004662:	68a3      	ldr	r3, [r4, #8]
 8004664:	3b01      	subs	r3, #1
 8004666:	60a3      	str	r3, [r4, #8]
 8004668:	6923      	ldr	r3, [r4, #16]
 800466a:	3301      	adds	r3, #1
 800466c:	6123      	str	r3, [r4, #16]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	3b01      	subs	r3, #1
 8004672:	2b00      	cmp	r3, #0
 8004674:	607b      	str	r3, [r7, #4]
 8004676:	f340 8087 	ble.w	8004788 <_scanf_float+0x284>
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	3301      	adds	r3, #1
 800467e:	603b      	str	r3, [r7, #0]
 8004680:	e765      	b.n	800454e <_scanf_float+0x4a>
 8004682:	eb1a 0105 	adds.w	r1, sl, r5
 8004686:	f47f af6f 	bne.w	8004568 <_scanf_float+0x64>
 800468a:	6822      	ldr	r2, [r4, #0]
 800468c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004690:	6022      	str	r2, [r4, #0]
 8004692:	460d      	mov	r5, r1
 8004694:	468a      	mov	sl, r1
 8004696:	f806 3b01 	strb.w	r3, [r6], #1
 800469a:	e7e2      	b.n	8004662 <_scanf_float+0x15e>
 800469c:	6822      	ldr	r2, [r4, #0]
 800469e:	0610      	lsls	r0, r2, #24
 80046a0:	f57f af62 	bpl.w	8004568 <_scanf_float+0x64>
 80046a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80046a8:	6022      	str	r2, [r4, #0]
 80046aa:	e7f4      	b.n	8004696 <_scanf_float+0x192>
 80046ac:	f1ba 0f00 	cmp.w	sl, #0
 80046b0:	d10e      	bne.n	80046d0 <_scanf_float+0x1cc>
 80046b2:	f1b9 0f00 	cmp.w	r9, #0
 80046b6:	d10e      	bne.n	80046d6 <_scanf_float+0x1d2>
 80046b8:	6822      	ldr	r2, [r4, #0]
 80046ba:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80046be:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80046c2:	d108      	bne.n	80046d6 <_scanf_float+0x1d2>
 80046c4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80046c8:	6022      	str	r2, [r4, #0]
 80046ca:	f04f 0a01 	mov.w	sl, #1
 80046ce:	e7e2      	b.n	8004696 <_scanf_float+0x192>
 80046d0:	f1ba 0f02 	cmp.w	sl, #2
 80046d4:	d055      	beq.n	8004782 <_scanf_float+0x27e>
 80046d6:	2d01      	cmp	r5, #1
 80046d8:	d002      	beq.n	80046e0 <_scanf_float+0x1dc>
 80046da:	2d04      	cmp	r5, #4
 80046dc:	f47f af44 	bne.w	8004568 <_scanf_float+0x64>
 80046e0:	3501      	adds	r5, #1
 80046e2:	b2ed      	uxtb	r5, r5
 80046e4:	e7d7      	b.n	8004696 <_scanf_float+0x192>
 80046e6:	f1ba 0f01 	cmp.w	sl, #1
 80046ea:	f47f af3d 	bne.w	8004568 <_scanf_float+0x64>
 80046ee:	f04f 0a02 	mov.w	sl, #2
 80046f2:	e7d0      	b.n	8004696 <_scanf_float+0x192>
 80046f4:	b97d      	cbnz	r5, 8004716 <_scanf_float+0x212>
 80046f6:	f1b9 0f00 	cmp.w	r9, #0
 80046fa:	f47f af38 	bne.w	800456e <_scanf_float+0x6a>
 80046fe:	6822      	ldr	r2, [r4, #0]
 8004700:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004704:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004708:	f040 8108 	bne.w	800491c <_scanf_float+0x418>
 800470c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004710:	6022      	str	r2, [r4, #0]
 8004712:	2501      	movs	r5, #1
 8004714:	e7bf      	b.n	8004696 <_scanf_float+0x192>
 8004716:	2d03      	cmp	r5, #3
 8004718:	d0e2      	beq.n	80046e0 <_scanf_float+0x1dc>
 800471a:	2d05      	cmp	r5, #5
 800471c:	e7de      	b.n	80046dc <_scanf_float+0x1d8>
 800471e:	2d02      	cmp	r5, #2
 8004720:	f47f af22 	bne.w	8004568 <_scanf_float+0x64>
 8004724:	2503      	movs	r5, #3
 8004726:	e7b6      	b.n	8004696 <_scanf_float+0x192>
 8004728:	2d06      	cmp	r5, #6
 800472a:	f47f af1d 	bne.w	8004568 <_scanf_float+0x64>
 800472e:	2507      	movs	r5, #7
 8004730:	e7b1      	b.n	8004696 <_scanf_float+0x192>
 8004732:	6822      	ldr	r2, [r4, #0]
 8004734:	0591      	lsls	r1, r2, #22
 8004736:	f57f af17 	bpl.w	8004568 <_scanf_float+0x64>
 800473a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800473e:	6022      	str	r2, [r4, #0]
 8004740:	f8cd 9008 	str.w	r9, [sp, #8]
 8004744:	e7a7      	b.n	8004696 <_scanf_float+0x192>
 8004746:	6822      	ldr	r2, [r4, #0]
 8004748:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800474c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004750:	d006      	beq.n	8004760 <_scanf_float+0x25c>
 8004752:	0550      	lsls	r0, r2, #21
 8004754:	f57f af08 	bpl.w	8004568 <_scanf_float+0x64>
 8004758:	f1b9 0f00 	cmp.w	r9, #0
 800475c:	f000 80de 	beq.w	800491c <_scanf_float+0x418>
 8004760:	0591      	lsls	r1, r2, #22
 8004762:	bf58      	it	pl
 8004764:	9902      	ldrpl	r1, [sp, #8]
 8004766:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800476a:	bf58      	it	pl
 800476c:	eba9 0101 	subpl.w	r1, r9, r1
 8004770:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004774:	bf58      	it	pl
 8004776:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800477a:	6022      	str	r2, [r4, #0]
 800477c:	f04f 0900 	mov.w	r9, #0
 8004780:	e789      	b.n	8004696 <_scanf_float+0x192>
 8004782:	f04f 0a03 	mov.w	sl, #3
 8004786:	e786      	b.n	8004696 <_scanf_float+0x192>
 8004788:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800478c:	4639      	mov	r1, r7
 800478e:	4640      	mov	r0, r8
 8004790:	4798      	blx	r3
 8004792:	2800      	cmp	r0, #0
 8004794:	f43f aedb 	beq.w	800454e <_scanf_float+0x4a>
 8004798:	e6e6      	b.n	8004568 <_scanf_float+0x64>
 800479a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800479e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80047a2:	463a      	mov	r2, r7
 80047a4:	4640      	mov	r0, r8
 80047a6:	4798      	blx	r3
 80047a8:	6923      	ldr	r3, [r4, #16]
 80047aa:	3b01      	subs	r3, #1
 80047ac:	6123      	str	r3, [r4, #16]
 80047ae:	e6e8      	b.n	8004582 <_scanf_float+0x7e>
 80047b0:	1e6b      	subs	r3, r5, #1
 80047b2:	2b06      	cmp	r3, #6
 80047b4:	d824      	bhi.n	8004800 <_scanf_float+0x2fc>
 80047b6:	2d02      	cmp	r5, #2
 80047b8:	d836      	bhi.n	8004828 <_scanf_float+0x324>
 80047ba:	9b01      	ldr	r3, [sp, #4]
 80047bc:	429e      	cmp	r6, r3
 80047be:	f67f aee4 	bls.w	800458a <_scanf_float+0x86>
 80047c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80047c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80047ca:	463a      	mov	r2, r7
 80047cc:	4640      	mov	r0, r8
 80047ce:	4798      	blx	r3
 80047d0:	6923      	ldr	r3, [r4, #16]
 80047d2:	3b01      	subs	r3, #1
 80047d4:	6123      	str	r3, [r4, #16]
 80047d6:	e7f0      	b.n	80047ba <_scanf_float+0x2b6>
 80047d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80047dc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80047e0:	463a      	mov	r2, r7
 80047e2:	4640      	mov	r0, r8
 80047e4:	4798      	blx	r3
 80047e6:	6923      	ldr	r3, [r4, #16]
 80047e8:	3b01      	subs	r3, #1
 80047ea:	6123      	str	r3, [r4, #16]
 80047ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 80047f0:	fa5f fa8a 	uxtb.w	sl, sl
 80047f4:	f1ba 0f02 	cmp.w	sl, #2
 80047f8:	d1ee      	bne.n	80047d8 <_scanf_float+0x2d4>
 80047fa:	3d03      	subs	r5, #3
 80047fc:	b2ed      	uxtb	r5, r5
 80047fe:	1b76      	subs	r6, r6, r5
 8004800:	6823      	ldr	r3, [r4, #0]
 8004802:	05da      	lsls	r2, r3, #23
 8004804:	d530      	bpl.n	8004868 <_scanf_float+0x364>
 8004806:	055b      	lsls	r3, r3, #21
 8004808:	d511      	bpl.n	800482e <_scanf_float+0x32a>
 800480a:	9b01      	ldr	r3, [sp, #4]
 800480c:	429e      	cmp	r6, r3
 800480e:	f67f aebc 	bls.w	800458a <_scanf_float+0x86>
 8004812:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004816:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800481a:	463a      	mov	r2, r7
 800481c:	4640      	mov	r0, r8
 800481e:	4798      	blx	r3
 8004820:	6923      	ldr	r3, [r4, #16]
 8004822:	3b01      	subs	r3, #1
 8004824:	6123      	str	r3, [r4, #16]
 8004826:	e7f0      	b.n	800480a <_scanf_float+0x306>
 8004828:	46aa      	mov	sl, r5
 800482a:	46b3      	mov	fp, r6
 800482c:	e7de      	b.n	80047ec <_scanf_float+0x2e8>
 800482e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004832:	6923      	ldr	r3, [r4, #16]
 8004834:	2965      	cmp	r1, #101	@ 0x65
 8004836:	f103 33ff 	add.w	r3, r3, #4294967295
 800483a:	f106 35ff 	add.w	r5, r6, #4294967295
 800483e:	6123      	str	r3, [r4, #16]
 8004840:	d00c      	beq.n	800485c <_scanf_float+0x358>
 8004842:	2945      	cmp	r1, #69	@ 0x45
 8004844:	d00a      	beq.n	800485c <_scanf_float+0x358>
 8004846:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800484a:	463a      	mov	r2, r7
 800484c:	4640      	mov	r0, r8
 800484e:	4798      	blx	r3
 8004850:	6923      	ldr	r3, [r4, #16]
 8004852:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004856:	3b01      	subs	r3, #1
 8004858:	1eb5      	subs	r5, r6, #2
 800485a:	6123      	str	r3, [r4, #16]
 800485c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004860:	463a      	mov	r2, r7
 8004862:	4640      	mov	r0, r8
 8004864:	4798      	blx	r3
 8004866:	462e      	mov	r6, r5
 8004868:	6822      	ldr	r2, [r4, #0]
 800486a:	f012 0210 	ands.w	r2, r2, #16
 800486e:	d001      	beq.n	8004874 <_scanf_float+0x370>
 8004870:	2000      	movs	r0, #0
 8004872:	e68b      	b.n	800458c <_scanf_float+0x88>
 8004874:	7032      	strb	r2, [r6, #0]
 8004876:	6823      	ldr	r3, [r4, #0]
 8004878:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800487c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004880:	d11c      	bne.n	80048bc <_scanf_float+0x3b8>
 8004882:	9b02      	ldr	r3, [sp, #8]
 8004884:	454b      	cmp	r3, r9
 8004886:	eba3 0209 	sub.w	r2, r3, r9
 800488a:	d123      	bne.n	80048d4 <_scanf_float+0x3d0>
 800488c:	9901      	ldr	r1, [sp, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	4640      	mov	r0, r8
 8004892:	f002 fc2d 	bl	80070f0 <_strtod_r>
 8004896:	9b03      	ldr	r3, [sp, #12]
 8004898:	6821      	ldr	r1, [r4, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f011 0f02 	tst.w	r1, #2
 80048a0:	ec57 6b10 	vmov	r6, r7, d0
 80048a4:	f103 0204 	add.w	r2, r3, #4
 80048a8:	d01f      	beq.n	80048ea <_scanf_float+0x3e6>
 80048aa:	9903      	ldr	r1, [sp, #12]
 80048ac:	600a      	str	r2, [r1, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	e9c3 6700 	strd	r6, r7, [r3]
 80048b4:	68e3      	ldr	r3, [r4, #12]
 80048b6:	3301      	adds	r3, #1
 80048b8:	60e3      	str	r3, [r4, #12]
 80048ba:	e7d9      	b.n	8004870 <_scanf_float+0x36c>
 80048bc:	9b04      	ldr	r3, [sp, #16]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d0e4      	beq.n	800488c <_scanf_float+0x388>
 80048c2:	9905      	ldr	r1, [sp, #20]
 80048c4:	230a      	movs	r3, #10
 80048c6:	3101      	adds	r1, #1
 80048c8:	4640      	mov	r0, r8
 80048ca:	f002 fc91 	bl	80071f0 <_strtol_r>
 80048ce:	9b04      	ldr	r3, [sp, #16]
 80048d0:	9e05      	ldr	r6, [sp, #20]
 80048d2:	1ac2      	subs	r2, r0, r3
 80048d4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80048d8:	429e      	cmp	r6, r3
 80048da:	bf28      	it	cs
 80048dc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80048e0:	4910      	ldr	r1, [pc, #64]	@ (8004924 <_scanf_float+0x420>)
 80048e2:	4630      	mov	r0, r6
 80048e4:	f000 f918 	bl	8004b18 <siprintf>
 80048e8:	e7d0      	b.n	800488c <_scanf_float+0x388>
 80048ea:	f011 0f04 	tst.w	r1, #4
 80048ee:	9903      	ldr	r1, [sp, #12]
 80048f0:	600a      	str	r2, [r1, #0]
 80048f2:	d1dc      	bne.n	80048ae <_scanf_float+0x3aa>
 80048f4:	681d      	ldr	r5, [r3, #0]
 80048f6:	4632      	mov	r2, r6
 80048f8:	463b      	mov	r3, r7
 80048fa:	4630      	mov	r0, r6
 80048fc:	4639      	mov	r1, r7
 80048fe:	f7fc f935 	bl	8000b6c <__aeabi_dcmpun>
 8004902:	b128      	cbz	r0, 8004910 <_scanf_float+0x40c>
 8004904:	4808      	ldr	r0, [pc, #32]	@ (8004928 <_scanf_float+0x424>)
 8004906:	f000 f9eb 	bl	8004ce0 <nanf>
 800490a:	ed85 0a00 	vstr	s0, [r5]
 800490e:	e7d1      	b.n	80048b4 <_scanf_float+0x3b0>
 8004910:	4630      	mov	r0, r6
 8004912:	4639      	mov	r1, r7
 8004914:	f7fc f988 	bl	8000c28 <__aeabi_d2f>
 8004918:	6028      	str	r0, [r5, #0]
 800491a:	e7cb      	b.n	80048b4 <_scanf_float+0x3b0>
 800491c:	f04f 0900 	mov.w	r9, #0
 8004920:	e629      	b.n	8004576 <_scanf_float+0x72>
 8004922:	bf00      	nop
 8004924:	08008400 	.word	0x08008400
 8004928:	08008795 	.word	0x08008795

0800492c <std>:
 800492c:	2300      	movs	r3, #0
 800492e:	b510      	push	{r4, lr}
 8004930:	4604      	mov	r4, r0
 8004932:	e9c0 3300 	strd	r3, r3, [r0]
 8004936:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800493a:	6083      	str	r3, [r0, #8]
 800493c:	8181      	strh	r1, [r0, #12]
 800493e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004940:	81c2      	strh	r2, [r0, #14]
 8004942:	6183      	str	r3, [r0, #24]
 8004944:	4619      	mov	r1, r3
 8004946:	2208      	movs	r2, #8
 8004948:	305c      	adds	r0, #92	@ 0x5c
 800494a:	f000 f948 	bl	8004bde <memset>
 800494e:	4b0d      	ldr	r3, [pc, #52]	@ (8004984 <std+0x58>)
 8004950:	6263      	str	r3, [r4, #36]	@ 0x24
 8004952:	4b0d      	ldr	r3, [pc, #52]	@ (8004988 <std+0x5c>)
 8004954:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004956:	4b0d      	ldr	r3, [pc, #52]	@ (800498c <std+0x60>)
 8004958:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800495a:	4b0d      	ldr	r3, [pc, #52]	@ (8004990 <std+0x64>)
 800495c:	6323      	str	r3, [r4, #48]	@ 0x30
 800495e:	4b0d      	ldr	r3, [pc, #52]	@ (8004994 <std+0x68>)
 8004960:	6224      	str	r4, [r4, #32]
 8004962:	429c      	cmp	r4, r3
 8004964:	d006      	beq.n	8004974 <std+0x48>
 8004966:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800496a:	4294      	cmp	r4, r2
 800496c:	d002      	beq.n	8004974 <std+0x48>
 800496e:	33d0      	adds	r3, #208	@ 0xd0
 8004970:	429c      	cmp	r4, r3
 8004972:	d105      	bne.n	8004980 <std+0x54>
 8004974:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800497c:	f000 b9ac 	b.w	8004cd8 <__retarget_lock_init_recursive>
 8004980:	bd10      	pop	{r4, pc}
 8004982:	bf00      	nop
 8004984:	08004b59 	.word	0x08004b59
 8004988:	08004b7b 	.word	0x08004b7b
 800498c:	08004bb3 	.word	0x08004bb3
 8004990:	08004bd7 	.word	0x08004bd7
 8004994:	200002a8 	.word	0x200002a8

08004998 <stdio_exit_handler>:
 8004998:	4a02      	ldr	r2, [pc, #8]	@ (80049a4 <stdio_exit_handler+0xc>)
 800499a:	4903      	ldr	r1, [pc, #12]	@ (80049a8 <stdio_exit_handler+0x10>)
 800499c:	4803      	ldr	r0, [pc, #12]	@ (80049ac <stdio_exit_handler+0x14>)
 800499e:	f000 b869 	b.w	8004a74 <_fwalk_sglue>
 80049a2:	bf00      	nop
 80049a4:	20000010 	.word	0x20000010
 80049a8:	080075ad 	.word	0x080075ad
 80049ac:	20000020 	.word	0x20000020

080049b0 <cleanup_stdio>:
 80049b0:	6841      	ldr	r1, [r0, #4]
 80049b2:	4b0c      	ldr	r3, [pc, #48]	@ (80049e4 <cleanup_stdio+0x34>)
 80049b4:	4299      	cmp	r1, r3
 80049b6:	b510      	push	{r4, lr}
 80049b8:	4604      	mov	r4, r0
 80049ba:	d001      	beq.n	80049c0 <cleanup_stdio+0x10>
 80049bc:	f002 fdf6 	bl	80075ac <_fflush_r>
 80049c0:	68a1      	ldr	r1, [r4, #8]
 80049c2:	4b09      	ldr	r3, [pc, #36]	@ (80049e8 <cleanup_stdio+0x38>)
 80049c4:	4299      	cmp	r1, r3
 80049c6:	d002      	beq.n	80049ce <cleanup_stdio+0x1e>
 80049c8:	4620      	mov	r0, r4
 80049ca:	f002 fdef 	bl	80075ac <_fflush_r>
 80049ce:	68e1      	ldr	r1, [r4, #12]
 80049d0:	4b06      	ldr	r3, [pc, #24]	@ (80049ec <cleanup_stdio+0x3c>)
 80049d2:	4299      	cmp	r1, r3
 80049d4:	d004      	beq.n	80049e0 <cleanup_stdio+0x30>
 80049d6:	4620      	mov	r0, r4
 80049d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049dc:	f002 bde6 	b.w	80075ac <_fflush_r>
 80049e0:	bd10      	pop	{r4, pc}
 80049e2:	bf00      	nop
 80049e4:	200002a8 	.word	0x200002a8
 80049e8:	20000310 	.word	0x20000310
 80049ec:	20000378 	.word	0x20000378

080049f0 <global_stdio_init.part.0>:
 80049f0:	b510      	push	{r4, lr}
 80049f2:	4b0b      	ldr	r3, [pc, #44]	@ (8004a20 <global_stdio_init.part.0+0x30>)
 80049f4:	4c0b      	ldr	r4, [pc, #44]	@ (8004a24 <global_stdio_init.part.0+0x34>)
 80049f6:	4a0c      	ldr	r2, [pc, #48]	@ (8004a28 <global_stdio_init.part.0+0x38>)
 80049f8:	601a      	str	r2, [r3, #0]
 80049fa:	4620      	mov	r0, r4
 80049fc:	2200      	movs	r2, #0
 80049fe:	2104      	movs	r1, #4
 8004a00:	f7ff ff94 	bl	800492c <std>
 8004a04:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004a08:	2201      	movs	r2, #1
 8004a0a:	2109      	movs	r1, #9
 8004a0c:	f7ff ff8e 	bl	800492c <std>
 8004a10:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004a14:	2202      	movs	r2, #2
 8004a16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a1a:	2112      	movs	r1, #18
 8004a1c:	f7ff bf86 	b.w	800492c <std>
 8004a20:	200003e0 	.word	0x200003e0
 8004a24:	200002a8 	.word	0x200002a8
 8004a28:	08004999 	.word	0x08004999

08004a2c <__sfp_lock_acquire>:
 8004a2c:	4801      	ldr	r0, [pc, #4]	@ (8004a34 <__sfp_lock_acquire+0x8>)
 8004a2e:	f000 b954 	b.w	8004cda <__retarget_lock_acquire_recursive>
 8004a32:	bf00      	nop
 8004a34:	200003e9 	.word	0x200003e9

08004a38 <__sfp_lock_release>:
 8004a38:	4801      	ldr	r0, [pc, #4]	@ (8004a40 <__sfp_lock_release+0x8>)
 8004a3a:	f000 b94f 	b.w	8004cdc <__retarget_lock_release_recursive>
 8004a3e:	bf00      	nop
 8004a40:	200003e9 	.word	0x200003e9

08004a44 <__sinit>:
 8004a44:	b510      	push	{r4, lr}
 8004a46:	4604      	mov	r4, r0
 8004a48:	f7ff fff0 	bl	8004a2c <__sfp_lock_acquire>
 8004a4c:	6a23      	ldr	r3, [r4, #32]
 8004a4e:	b11b      	cbz	r3, 8004a58 <__sinit+0x14>
 8004a50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a54:	f7ff bff0 	b.w	8004a38 <__sfp_lock_release>
 8004a58:	4b04      	ldr	r3, [pc, #16]	@ (8004a6c <__sinit+0x28>)
 8004a5a:	6223      	str	r3, [r4, #32]
 8004a5c:	4b04      	ldr	r3, [pc, #16]	@ (8004a70 <__sinit+0x2c>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d1f5      	bne.n	8004a50 <__sinit+0xc>
 8004a64:	f7ff ffc4 	bl	80049f0 <global_stdio_init.part.0>
 8004a68:	e7f2      	b.n	8004a50 <__sinit+0xc>
 8004a6a:	bf00      	nop
 8004a6c:	080049b1 	.word	0x080049b1
 8004a70:	200003e0 	.word	0x200003e0

08004a74 <_fwalk_sglue>:
 8004a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a78:	4607      	mov	r7, r0
 8004a7a:	4688      	mov	r8, r1
 8004a7c:	4614      	mov	r4, r2
 8004a7e:	2600      	movs	r6, #0
 8004a80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a84:	f1b9 0901 	subs.w	r9, r9, #1
 8004a88:	d505      	bpl.n	8004a96 <_fwalk_sglue+0x22>
 8004a8a:	6824      	ldr	r4, [r4, #0]
 8004a8c:	2c00      	cmp	r4, #0
 8004a8e:	d1f7      	bne.n	8004a80 <_fwalk_sglue+0xc>
 8004a90:	4630      	mov	r0, r6
 8004a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a96:	89ab      	ldrh	r3, [r5, #12]
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d907      	bls.n	8004aac <_fwalk_sglue+0x38>
 8004a9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004aa0:	3301      	adds	r3, #1
 8004aa2:	d003      	beq.n	8004aac <_fwalk_sglue+0x38>
 8004aa4:	4629      	mov	r1, r5
 8004aa6:	4638      	mov	r0, r7
 8004aa8:	47c0      	blx	r8
 8004aaa:	4306      	orrs	r6, r0
 8004aac:	3568      	adds	r5, #104	@ 0x68
 8004aae:	e7e9      	b.n	8004a84 <_fwalk_sglue+0x10>

08004ab0 <sniprintf>:
 8004ab0:	b40c      	push	{r2, r3}
 8004ab2:	b530      	push	{r4, r5, lr}
 8004ab4:	4b17      	ldr	r3, [pc, #92]	@ (8004b14 <sniprintf+0x64>)
 8004ab6:	1e0c      	subs	r4, r1, #0
 8004ab8:	681d      	ldr	r5, [r3, #0]
 8004aba:	b09d      	sub	sp, #116	@ 0x74
 8004abc:	da08      	bge.n	8004ad0 <sniprintf+0x20>
 8004abe:	238b      	movs	r3, #139	@ 0x8b
 8004ac0:	602b      	str	r3, [r5, #0]
 8004ac2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ac6:	b01d      	add	sp, #116	@ 0x74
 8004ac8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004acc:	b002      	add	sp, #8
 8004ace:	4770      	bx	lr
 8004ad0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004ad4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004ad8:	bf14      	ite	ne
 8004ada:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004ade:	4623      	moveq	r3, r4
 8004ae0:	9304      	str	r3, [sp, #16]
 8004ae2:	9307      	str	r3, [sp, #28]
 8004ae4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004ae8:	9002      	str	r0, [sp, #8]
 8004aea:	9006      	str	r0, [sp, #24]
 8004aec:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004af0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004af2:	ab21      	add	r3, sp, #132	@ 0x84
 8004af4:	a902      	add	r1, sp, #8
 8004af6:	4628      	mov	r0, r5
 8004af8:	9301      	str	r3, [sp, #4]
 8004afa:	f002 fbd7 	bl	80072ac <_svfiprintf_r>
 8004afe:	1c43      	adds	r3, r0, #1
 8004b00:	bfbc      	itt	lt
 8004b02:	238b      	movlt	r3, #139	@ 0x8b
 8004b04:	602b      	strlt	r3, [r5, #0]
 8004b06:	2c00      	cmp	r4, #0
 8004b08:	d0dd      	beq.n	8004ac6 <sniprintf+0x16>
 8004b0a:	9b02      	ldr	r3, [sp, #8]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	701a      	strb	r2, [r3, #0]
 8004b10:	e7d9      	b.n	8004ac6 <sniprintf+0x16>
 8004b12:	bf00      	nop
 8004b14:	2000001c 	.word	0x2000001c

08004b18 <siprintf>:
 8004b18:	b40e      	push	{r1, r2, r3}
 8004b1a:	b500      	push	{lr}
 8004b1c:	b09c      	sub	sp, #112	@ 0x70
 8004b1e:	ab1d      	add	r3, sp, #116	@ 0x74
 8004b20:	9002      	str	r0, [sp, #8]
 8004b22:	9006      	str	r0, [sp, #24]
 8004b24:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004b28:	4809      	ldr	r0, [pc, #36]	@ (8004b50 <siprintf+0x38>)
 8004b2a:	9107      	str	r1, [sp, #28]
 8004b2c:	9104      	str	r1, [sp, #16]
 8004b2e:	4909      	ldr	r1, [pc, #36]	@ (8004b54 <siprintf+0x3c>)
 8004b30:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b34:	9105      	str	r1, [sp, #20]
 8004b36:	6800      	ldr	r0, [r0, #0]
 8004b38:	9301      	str	r3, [sp, #4]
 8004b3a:	a902      	add	r1, sp, #8
 8004b3c:	f002 fbb6 	bl	80072ac <_svfiprintf_r>
 8004b40:	9b02      	ldr	r3, [sp, #8]
 8004b42:	2200      	movs	r2, #0
 8004b44:	701a      	strb	r2, [r3, #0]
 8004b46:	b01c      	add	sp, #112	@ 0x70
 8004b48:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b4c:	b003      	add	sp, #12
 8004b4e:	4770      	bx	lr
 8004b50:	2000001c 	.word	0x2000001c
 8004b54:	ffff0208 	.word	0xffff0208

08004b58 <__sread>:
 8004b58:	b510      	push	{r4, lr}
 8004b5a:	460c      	mov	r4, r1
 8004b5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b60:	f000 f86c 	bl	8004c3c <_read_r>
 8004b64:	2800      	cmp	r0, #0
 8004b66:	bfab      	itete	ge
 8004b68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004b6a:	89a3      	ldrhlt	r3, [r4, #12]
 8004b6c:	181b      	addge	r3, r3, r0
 8004b6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004b72:	bfac      	ite	ge
 8004b74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004b76:	81a3      	strhlt	r3, [r4, #12]
 8004b78:	bd10      	pop	{r4, pc}

08004b7a <__swrite>:
 8004b7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b7e:	461f      	mov	r7, r3
 8004b80:	898b      	ldrh	r3, [r1, #12]
 8004b82:	05db      	lsls	r3, r3, #23
 8004b84:	4605      	mov	r5, r0
 8004b86:	460c      	mov	r4, r1
 8004b88:	4616      	mov	r6, r2
 8004b8a:	d505      	bpl.n	8004b98 <__swrite+0x1e>
 8004b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b90:	2302      	movs	r3, #2
 8004b92:	2200      	movs	r2, #0
 8004b94:	f000 f840 	bl	8004c18 <_lseek_r>
 8004b98:	89a3      	ldrh	r3, [r4, #12]
 8004b9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ba2:	81a3      	strh	r3, [r4, #12]
 8004ba4:	4632      	mov	r2, r6
 8004ba6:	463b      	mov	r3, r7
 8004ba8:	4628      	mov	r0, r5
 8004baa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004bae:	f000 b857 	b.w	8004c60 <_write_r>

08004bb2 <__sseek>:
 8004bb2:	b510      	push	{r4, lr}
 8004bb4:	460c      	mov	r4, r1
 8004bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bba:	f000 f82d 	bl	8004c18 <_lseek_r>
 8004bbe:	1c43      	adds	r3, r0, #1
 8004bc0:	89a3      	ldrh	r3, [r4, #12]
 8004bc2:	bf15      	itete	ne
 8004bc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004bc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004bca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004bce:	81a3      	strheq	r3, [r4, #12]
 8004bd0:	bf18      	it	ne
 8004bd2:	81a3      	strhne	r3, [r4, #12]
 8004bd4:	bd10      	pop	{r4, pc}

08004bd6 <__sclose>:
 8004bd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bda:	f000 b80d 	b.w	8004bf8 <_close_r>

08004bde <memset>:
 8004bde:	4402      	add	r2, r0
 8004be0:	4603      	mov	r3, r0
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d100      	bne.n	8004be8 <memset+0xa>
 8004be6:	4770      	bx	lr
 8004be8:	f803 1b01 	strb.w	r1, [r3], #1
 8004bec:	e7f9      	b.n	8004be2 <memset+0x4>
	...

08004bf0 <_localeconv_r>:
 8004bf0:	4800      	ldr	r0, [pc, #0]	@ (8004bf4 <_localeconv_r+0x4>)
 8004bf2:	4770      	bx	lr
 8004bf4:	2000015c 	.word	0x2000015c

08004bf8 <_close_r>:
 8004bf8:	b538      	push	{r3, r4, r5, lr}
 8004bfa:	4d06      	ldr	r5, [pc, #24]	@ (8004c14 <_close_r+0x1c>)
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	4604      	mov	r4, r0
 8004c00:	4608      	mov	r0, r1
 8004c02:	602b      	str	r3, [r5, #0]
 8004c04:	f7fc fe07 	bl	8001816 <_close>
 8004c08:	1c43      	adds	r3, r0, #1
 8004c0a:	d102      	bne.n	8004c12 <_close_r+0x1a>
 8004c0c:	682b      	ldr	r3, [r5, #0]
 8004c0e:	b103      	cbz	r3, 8004c12 <_close_r+0x1a>
 8004c10:	6023      	str	r3, [r4, #0]
 8004c12:	bd38      	pop	{r3, r4, r5, pc}
 8004c14:	200003e4 	.word	0x200003e4

08004c18 <_lseek_r>:
 8004c18:	b538      	push	{r3, r4, r5, lr}
 8004c1a:	4d07      	ldr	r5, [pc, #28]	@ (8004c38 <_lseek_r+0x20>)
 8004c1c:	4604      	mov	r4, r0
 8004c1e:	4608      	mov	r0, r1
 8004c20:	4611      	mov	r1, r2
 8004c22:	2200      	movs	r2, #0
 8004c24:	602a      	str	r2, [r5, #0]
 8004c26:	461a      	mov	r2, r3
 8004c28:	f7fc fe1c 	bl	8001864 <_lseek>
 8004c2c:	1c43      	adds	r3, r0, #1
 8004c2e:	d102      	bne.n	8004c36 <_lseek_r+0x1e>
 8004c30:	682b      	ldr	r3, [r5, #0]
 8004c32:	b103      	cbz	r3, 8004c36 <_lseek_r+0x1e>
 8004c34:	6023      	str	r3, [r4, #0]
 8004c36:	bd38      	pop	{r3, r4, r5, pc}
 8004c38:	200003e4 	.word	0x200003e4

08004c3c <_read_r>:
 8004c3c:	b538      	push	{r3, r4, r5, lr}
 8004c3e:	4d07      	ldr	r5, [pc, #28]	@ (8004c5c <_read_r+0x20>)
 8004c40:	4604      	mov	r4, r0
 8004c42:	4608      	mov	r0, r1
 8004c44:	4611      	mov	r1, r2
 8004c46:	2200      	movs	r2, #0
 8004c48:	602a      	str	r2, [r5, #0]
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	f7fc fdaa 	bl	80017a4 <_read>
 8004c50:	1c43      	adds	r3, r0, #1
 8004c52:	d102      	bne.n	8004c5a <_read_r+0x1e>
 8004c54:	682b      	ldr	r3, [r5, #0]
 8004c56:	b103      	cbz	r3, 8004c5a <_read_r+0x1e>
 8004c58:	6023      	str	r3, [r4, #0]
 8004c5a:	bd38      	pop	{r3, r4, r5, pc}
 8004c5c:	200003e4 	.word	0x200003e4

08004c60 <_write_r>:
 8004c60:	b538      	push	{r3, r4, r5, lr}
 8004c62:	4d07      	ldr	r5, [pc, #28]	@ (8004c80 <_write_r+0x20>)
 8004c64:	4604      	mov	r4, r0
 8004c66:	4608      	mov	r0, r1
 8004c68:	4611      	mov	r1, r2
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	602a      	str	r2, [r5, #0]
 8004c6e:	461a      	mov	r2, r3
 8004c70:	f7fc fdb5 	bl	80017de <_write>
 8004c74:	1c43      	adds	r3, r0, #1
 8004c76:	d102      	bne.n	8004c7e <_write_r+0x1e>
 8004c78:	682b      	ldr	r3, [r5, #0]
 8004c7a:	b103      	cbz	r3, 8004c7e <_write_r+0x1e>
 8004c7c:	6023      	str	r3, [r4, #0]
 8004c7e:	bd38      	pop	{r3, r4, r5, pc}
 8004c80:	200003e4 	.word	0x200003e4

08004c84 <__errno>:
 8004c84:	4b01      	ldr	r3, [pc, #4]	@ (8004c8c <__errno+0x8>)
 8004c86:	6818      	ldr	r0, [r3, #0]
 8004c88:	4770      	bx	lr
 8004c8a:	bf00      	nop
 8004c8c:	2000001c 	.word	0x2000001c

08004c90 <__libc_init_array>:
 8004c90:	b570      	push	{r4, r5, r6, lr}
 8004c92:	4d0d      	ldr	r5, [pc, #52]	@ (8004cc8 <__libc_init_array+0x38>)
 8004c94:	4c0d      	ldr	r4, [pc, #52]	@ (8004ccc <__libc_init_array+0x3c>)
 8004c96:	1b64      	subs	r4, r4, r5
 8004c98:	10a4      	asrs	r4, r4, #2
 8004c9a:	2600      	movs	r6, #0
 8004c9c:	42a6      	cmp	r6, r4
 8004c9e:	d109      	bne.n	8004cb4 <__libc_init_array+0x24>
 8004ca0:	4d0b      	ldr	r5, [pc, #44]	@ (8004cd0 <__libc_init_array+0x40>)
 8004ca2:	4c0c      	ldr	r4, [pc, #48]	@ (8004cd4 <__libc_init_array+0x44>)
 8004ca4:	f003 fb72 	bl	800838c <_init>
 8004ca8:	1b64      	subs	r4, r4, r5
 8004caa:	10a4      	asrs	r4, r4, #2
 8004cac:	2600      	movs	r6, #0
 8004cae:	42a6      	cmp	r6, r4
 8004cb0:	d105      	bne.n	8004cbe <__libc_init_array+0x2e>
 8004cb2:	bd70      	pop	{r4, r5, r6, pc}
 8004cb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cb8:	4798      	blx	r3
 8004cba:	3601      	adds	r6, #1
 8004cbc:	e7ee      	b.n	8004c9c <__libc_init_array+0xc>
 8004cbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cc2:	4798      	blx	r3
 8004cc4:	3601      	adds	r6, #1
 8004cc6:	e7f2      	b.n	8004cae <__libc_init_array+0x1e>
 8004cc8:	08008800 	.word	0x08008800
 8004ccc:	08008800 	.word	0x08008800
 8004cd0:	08008800 	.word	0x08008800
 8004cd4:	08008804 	.word	0x08008804

08004cd8 <__retarget_lock_init_recursive>:
 8004cd8:	4770      	bx	lr

08004cda <__retarget_lock_acquire_recursive>:
 8004cda:	4770      	bx	lr

08004cdc <__retarget_lock_release_recursive>:
 8004cdc:	4770      	bx	lr
	...

08004ce0 <nanf>:
 8004ce0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8004ce8 <nanf+0x8>
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	7fc00000 	.word	0x7fc00000

08004cec <quorem>:
 8004cec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cf0:	6903      	ldr	r3, [r0, #16]
 8004cf2:	690c      	ldr	r4, [r1, #16]
 8004cf4:	42a3      	cmp	r3, r4
 8004cf6:	4607      	mov	r7, r0
 8004cf8:	db7e      	blt.n	8004df8 <quorem+0x10c>
 8004cfa:	3c01      	subs	r4, #1
 8004cfc:	f101 0814 	add.w	r8, r1, #20
 8004d00:	00a3      	lsls	r3, r4, #2
 8004d02:	f100 0514 	add.w	r5, r0, #20
 8004d06:	9300      	str	r3, [sp, #0]
 8004d08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004d0c:	9301      	str	r3, [sp, #4]
 8004d0e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004d12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004d16:	3301      	adds	r3, #1
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004d1e:	fbb2 f6f3 	udiv	r6, r2, r3
 8004d22:	d32e      	bcc.n	8004d82 <quorem+0x96>
 8004d24:	f04f 0a00 	mov.w	sl, #0
 8004d28:	46c4      	mov	ip, r8
 8004d2a:	46ae      	mov	lr, r5
 8004d2c:	46d3      	mov	fp, sl
 8004d2e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004d32:	b298      	uxth	r0, r3
 8004d34:	fb06 a000 	mla	r0, r6, r0, sl
 8004d38:	0c02      	lsrs	r2, r0, #16
 8004d3a:	0c1b      	lsrs	r3, r3, #16
 8004d3c:	fb06 2303 	mla	r3, r6, r3, r2
 8004d40:	f8de 2000 	ldr.w	r2, [lr]
 8004d44:	b280      	uxth	r0, r0
 8004d46:	b292      	uxth	r2, r2
 8004d48:	1a12      	subs	r2, r2, r0
 8004d4a:	445a      	add	r2, fp
 8004d4c:	f8de 0000 	ldr.w	r0, [lr]
 8004d50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004d5a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004d5e:	b292      	uxth	r2, r2
 8004d60:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004d64:	45e1      	cmp	r9, ip
 8004d66:	f84e 2b04 	str.w	r2, [lr], #4
 8004d6a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004d6e:	d2de      	bcs.n	8004d2e <quorem+0x42>
 8004d70:	9b00      	ldr	r3, [sp, #0]
 8004d72:	58eb      	ldr	r3, [r5, r3]
 8004d74:	b92b      	cbnz	r3, 8004d82 <quorem+0x96>
 8004d76:	9b01      	ldr	r3, [sp, #4]
 8004d78:	3b04      	subs	r3, #4
 8004d7a:	429d      	cmp	r5, r3
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	d32f      	bcc.n	8004de0 <quorem+0xf4>
 8004d80:	613c      	str	r4, [r7, #16]
 8004d82:	4638      	mov	r0, r7
 8004d84:	f001 f9c4 	bl	8006110 <__mcmp>
 8004d88:	2800      	cmp	r0, #0
 8004d8a:	db25      	blt.n	8004dd8 <quorem+0xec>
 8004d8c:	4629      	mov	r1, r5
 8004d8e:	2000      	movs	r0, #0
 8004d90:	f858 2b04 	ldr.w	r2, [r8], #4
 8004d94:	f8d1 c000 	ldr.w	ip, [r1]
 8004d98:	fa1f fe82 	uxth.w	lr, r2
 8004d9c:	fa1f f38c 	uxth.w	r3, ip
 8004da0:	eba3 030e 	sub.w	r3, r3, lr
 8004da4:	4403      	add	r3, r0
 8004da6:	0c12      	lsrs	r2, r2, #16
 8004da8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004dac:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004db6:	45c1      	cmp	r9, r8
 8004db8:	f841 3b04 	str.w	r3, [r1], #4
 8004dbc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004dc0:	d2e6      	bcs.n	8004d90 <quorem+0xa4>
 8004dc2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004dc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004dca:	b922      	cbnz	r2, 8004dd6 <quorem+0xea>
 8004dcc:	3b04      	subs	r3, #4
 8004dce:	429d      	cmp	r5, r3
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	d30b      	bcc.n	8004dec <quorem+0x100>
 8004dd4:	613c      	str	r4, [r7, #16]
 8004dd6:	3601      	adds	r6, #1
 8004dd8:	4630      	mov	r0, r6
 8004dda:	b003      	add	sp, #12
 8004ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004de0:	6812      	ldr	r2, [r2, #0]
 8004de2:	3b04      	subs	r3, #4
 8004de4:	2a00      	cmp	r2, #0
 8004de6:	d1cb      	bne.n	8004d80 <quorem+0x94>
 8004de8:	3c01      	subs	r4, #1
 8004dea:	e7c6      	b.n	8004d7a <quorem+0x8e>
 8004dec:	6812      	ldr	r2, [r2, #0]
 8004dee:	3b04      	subs	r3, #4
 8004df0:	2a00      	cmp	r2, #0
 8004df2:	d1ef      	bne.n	8004dd4 <quorem+0xe8>
 8004df4:	3c01      	subs	r4, #1
 8004df6:	e7ea      	b.n	8004dce <quorem+0xe2>
 8004df8:	2000      	movs	r0, #0
 8004dfa:	e7ee      	b.n	8004dda <quorem+0xee>
 8004dfc:	0000      	movs	r0, r0
	...

08004e00 <_dtoa_r>:
 8004e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e04:	69c7      	ldr	r7, [r0, #28]
 8004e06:	b099      	sub	sp, #100	@ 0x64
 8004e08:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004e0c:	ec55 4b10 	vmov	r4, r5, d0
 8004e10:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8004e12:	9109      	str	r1, [sp, #36]	@ 0x24
 8004e14:	4683      	mov	fp, r0
 8004e16:	920e      	str	r2, [sp, #56]	@ 0x38
 8004e18:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004e1a:	b97f      	cbnz	r7, 8004e3c <_dtoa_r+0x3c>
 8004e1c:	2010      	movs	r0, #16
 8004e1e:	f000 fdfd 	bl	8005a1c <malloc>
 8004e22:	4602      	mov	r2, r0
 8004e24:	f8cb 001c 	str.w	r0, [fp, #28]
 8004e28:	b920      	cbnz	r0, 8004e34 <_dtoa_r+0x34>
 8004e2a:	4ba7      	ldr	r3, [pc, #668]	@ (80050c8 <_dtoa_r+0x2c8>)
 8004e2c:	21ef      	movs	r1, #239	@ 0xef
 8004e2e:	48a7      	ldr	r0, [pc, #668]	@ (80050cc <_dtoa_r+0x2cc>)
 8004e30:	f002 fc36 	bl	80076a0 <__assert_func>
 8004e34:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004e38:	6007      	str	r7, [r0, #0]
 8004e3a:	60c7      	str	r7, [r0, #12]
 8004e3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004e40:	6819      	ldr	r1, [r3, #0]
 8004e42:	b159      	cbz	r1, 8004e5c <_dtoa_r+0x5c>
 8004e44:	685a      	ldr	r2, [r3, #4]
 8004e46:	604a      	str	r2, [r1, #4]
 8004e48:	2301      	movs	r3, #1
 8004e4a:	4093      	lsls	r3, r2
 8004e4c:	608b      	str	r3, [r1, #8]
 8004e4e:	4658      	mov	r0, fp
 8004e50:	f000 feda 	bl	8005c08 <_Bfree>
 8004e54:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	601a      	str	r2, [r3, #0]
 8004e5c:	1e2b      	subs	r3, r5, #0
 8004e5e:	bfb9      	ittee	lt
 8004e60:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004e64:	9303      	strlt	r3, [sp, #12]
 8004e66:	2300      	movge	r3, #0
 8004e68:	6033      	strge	r3, [r6, #0]
 8004e6a:	9f03      	ldr	r7, [sp, #12]
 8004e6c:	4b98      	ldr	r3, [pc, #608]	@ (80050d0 <_dtoa_r+0x2d0>)
 8004e6e:	bfbc      	itt	lt
 8004e70:	2201      	movlt	r2, #1
 8004e72:	6032      	strlt	r2, [r6, #0]
 8004e74:	43bb      	bics	r3, r7
 8004e76:	d112      	bne.n	8004e9e <_dtoa_r+0x9e>
 8004e78:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004e7a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004e7e:	6013      	str	r3, [r2, #0]
 8004e80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004e84:	4323      	orrs	r3, r4
 8004e86:	f000 854d 	beq.w	8005924 <_dtoa_r+0xb24>
 8004e8a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004e8c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80050e4 <_dtoa_r+0x2e4>
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 854f 	beq.w	8005934 <_dtoa_r+0xb34>
 8004e96:	f10a 0303 	add.w	r3, sl, #3
 8004e9a:	f000 bd49 	b.w	8005930 <_dtoa_r+0xb30>
 8004e9e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	ec51 0b17 	vmov	r0, r1, d7
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8004eae:	f7fb fe2b 	bl	8000b08 <__aeabi_dcmpeq>
 8004eb2:	4680      	mov	r8, r0
 8004eb4:	b158      	cbz	r0, 8004ece <_dtoa_r+0xce>
 8004eb6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004eb8:	2301      	movs	r3, #1
 8004eba:	6013      	str	r3, [r2, #0]
 8004ebc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004ebe:	b113      	cbz	r3, 8004ec6 <_dtoa_r+0xc6>
 8004ec0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004ec2:	4b84      	ldr	r3, [pc, #528]	@ (80050d4 <_dtoa_r+0x2d4>)
 8004ec4:	6013      	str	r3, [r2, #0]
 8004ec6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80050e8 <_dtoa_r+0x2e8>
 8004eca:	f000 bd33 	b.w	8005934 <_dtoa_r+0xb34>
 8004ece:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8004ed2:	aa16      	add	r2, sp, #88	@ 0x58
 8004ed4:	a917      	add	r1, sp, #92	@ 0x5c
 8004ed6:	4658      	mov	r0, fp
 8004ed8:	f001 fa3a 	bl	8006350 <__d2b>
 8004edc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004ee0:	4681      	mov	r9, r0
 8004ee2:	2e00      	cmp	r6, #0
 8004ee4:	d077      	beq.n	8004fd6 <_dtoa_r+0x1d6>
 8004ee6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ee8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8004eec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ef0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004ef4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004ef8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004efc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004f00:	4619      	mov	r1, r3
 8004f02:	2200      	movs	r2, #0
 8004f04:	4b74      	ldr	r3, [pc, #464]	@ (80050d8 <_dtoa_r+0x2d8>)
 8004f06:	f7fb f9df 	bl	80002c8 <__aeabi_dsub>
 8004f0a:	a369      	add	r3, pc, #420	@ (adr r3, 80050b0 <_dtoa_r+0x2b0>)
 8004f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f10:	f7fb fb92 	bl	8000638 <__aeabi_dmul>
 8004f14:	a368      	add	r3, pc, #416	@ (adr r3, 80050b8 <_dtoa_r+0x2b8>)
 8004f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f1a:	f7fb f9d7 	bl	80002cc <__adddf3>
 8004f1e:	4604      	mov	r4, r0
 8004f20:	4630      	mov	r0, r6
 8004f22:	460d      	mov	r5, r1
 8004f24:	f7fb fb1e 	bl	8000564 <__aeabi_i2d>
 8004f28:	a365      	add	r3, pc, #404	@ (adr r3, 80050c0 <_dtoa_r+0x2c0>)
 8004f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f2e:	f7fb fb83 	bl	8000638 <__aeabi_dmul>
 8004f32:	4602      	mov	r2, r0
 8004f34:	460b      	mov	r3, r1
 8004f36:	4620      	mov	r0, r4
 8004f38:	4629      	mov	r1, r5
 8004f3a:	f7fb f9c7 	bl	80002cc <__adddf3>
 8004f3e:	4604      	mov	r4, r0
 8004f40:	460d      	mov	r5, r1
 8004f42:	f7fb fe29 	bl	8000b98 <__aeabi_d2iz>
 8004f46:	2200      	movs	r2, #0
 8004f48:	4607      	mov	r7, r0
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	4620      	mov	r0, r4
 8004f4e:	4629      	mov	r1, r5
 8004f50:	f7fb fde4 	bl	8000b1c <__aeabi_dcmplt>
 8004f54:	b140      	cbz	r0, 8004f68 <_dtoa_r+0x168>
 8004f56:	4638      	mov	r0, r7
 8004f58:	f7fb fb04 	bl	8000564 <__aeabi_i2d>
 8004f5c:	4622      	mov	r2, r4
 8004f5e:	462b      	mov	r3, r5
 8004f60:	f7fb fdd2 	bl	8000b08 <__aeabi_dcmpeq>
 8004f64:	b900      	cbnz	r0, 8004f68 <_dtoa_r+0x168>
 8004f66:	3f01      	subs	r7, #1
 8004f68:	2f16      	cmp	r7, #22
 8004f6a:	d851      	bhi.n	8005010 <_dtoa_r+0x210>
 8004f6c:	4b5b      	ldr	r3, [pc, #364]	@ (80050dc <_dtoa_r+0x2dc>)
 8004f6e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004f7a:	f7fb fdcf 	bl	8000b1c <__aeabi_dcmplt>
 8004f7e:	2800      	cmp	r0, #0
 8004f80:	d048      	beq.n	8005014 <_dtoa_r+0x214>
 8004f82:	3f01      	subs	r7, #1
 8004f84:	2300      	movs	r3, #0
 8004f86:	9312      	str	r3, [sp, #72]	@ 0x48
 8004f88:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004f8a:	1b9b      	subs	r3, r3, r6
 8004f8c:	1e5a      	subs	r2, r3, #1
 8004f8e:	bf44      	itt	mi
 8004f90:	f1c3 0801 	rsbmi	r8, r3, #1
 8004f94:	2300      	movmi	r3, #0
 8004f96:	9208      	str	r2, [sp, #32]
 8004f98:	bf54      	ite	pl
 8004f9a:	f04f 0800 	movpl.w	r8, #0
 8004f9e:	9308      	strmi	r3, [sp, #32]
 8004fa0:	2f00      	cmp	r7, #0
 8004fa2:	db39      	blt.n	8005018 <_dtoa_r+0x218>
 8004fa4:	9b08      	ldr	r3, [sp, #32]
 8004fa6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8004fa8:	443b      	add	r3, r7
 8004faa:	9308      	str	r3, [sp, #32]
 8004fac:	2300      	movs	r3, #0
 8004fae:	930a      	str	r3, [sp, #40]	@ 0x28
 8004fb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fb2:	2b09      	cmp	r3, #9
 8004fb4:	d864      	bhi.n	8005080 <_dtoa_r+0x280>
 8004fb6:	2b05      	cmp	r3, #5
 8004fb8:	bfc4      	itt	gt
 8004fba:	3b04      	subgt	r3, #4
 8004fbc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8004fbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fc0:	f1a3 0302 	sub.w	r3, r3, #2
 8004fc4:	bfcc      	ite	gt
 8004fc6:	2400      	movgt	r4, #0
 8004fc8:	2401      	movle	r4, #1
 8004fca:	2b03      	cmp	r3, #3
 8004fcc:	d863      	bhi.n	8005096 <_dtoa_r+0x296>
 8004fce:	e8df f003 	tbb	[pc, r3]
 8004fd2:	372a      	.short	0x372a
 8004fd4:	5535      	.short	0x5535
 8004fd6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8004fda:	441e      	add	r6, r3
 8004fdc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004fe0:	2b20      	cmp	r3, #32
 8004fe2:	bfc1      	itttt	gt
 8004fe4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004fe8:	409f      	lslgt	r7, r3
 8004fea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004fee:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004ff2:	bfd6      	itet	le
 8004ff4:	f1c3 0320 	rsble	r3, r3, #32
 8004ff8:	ea47 0003 	orrgt.w	r0, r7, r3
 8004ffc:	fa04 f003 	lslle.w	r0, r4, r3
 8005000:	f7fb faa0 	bl	8000544 <__aeabi_ui2d>
 8005004:	2201      	movs	r2, #1
 8005006:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800500a:	3e01      	subs	r6, #1
 800500c:	9214      	str	r2, [sp, #80]	@ 0x50
 800500e:	e777      	b.n	8004f00 <_dtoa_r+0x100>
 8005010:	2301      	movs	r3, #1
 8005012:	e7b8      	b.n	8004f86 <_dtoa_r+0x186>
 8005014:	9012      	str	r0, [sp, #72]	@ 0x48
 8005016:	e7b7      	b.n	8004f88 <_dtoa_r+0x188>
 8005018:	427b      	negs	r3, r7
 800501a:	930a      	str	r3, [sp, #40]	@ 0x28
 800501c:	2300      	movs	r3, #0
 800501e:	eba8 0807 	sub.w	r8, r8, r7
 8005022:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005024:	e7c4      	b.n	8004fb0 <_dtoa_r+0x1b0>
 8005026:	2300      	movs	r3, #0
 8005028:	930b      	str	r3, [sp, #44]	@ 0x2c
 800502a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800502c:	2b00      	cmp	r3, #0
 800502e:	dc35      	bgt.n	800509c <_dtoa_r+0x29c>
 8005030:	2301      	movs	r3, #1
 8005032:	9300      	str	r3, [sp, #0]
 8005034:	9307      	str	r3, [sp, #28]
 8005036:	461a      	mov	r2, r3
 8005038:	920e      	str	r2, [sp, #56]	@ 0x38
 800503a:	e00b      	b.n	8005054 <_dtoa_r+0x254>
 800503c:	2301      	movs	r3, #1
 800503e:	e7f3      	b.n	8005028 <_dtoa_r+0x228>
 8005040:	2300      	movs	r3, #0
 8005042:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005044:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005046:	18fb      	adds	r3, r7, r3
 8005048:	9300      	str	r3, [sp, #0]
 800504a:	3301      	adds	r3, #1
 800504c:	2b01      	cmp	r3, #1
 800504e:	9307      	str	r3, [sp, #28]
 8005050:	bfb8      	it	lt
 8005052:	2301      	movlt	r3, #1
 8005054:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005058:	2100      	movs	r1, #0
 800505a:	2204      	movs	r2, #4
 800505c:	f102 0514 	add.w	r5, r2, #20
 8005060:	429d      	cmp	r5, r3
 8005062:	d91f      	bls.n	80050a4 <_dtoa_r+0x2a4>
 8005064:	6041      	str	r1, [r0, #4]
 8005066:	4658      	mov	r0, fp
 8005068:	f000 fd8e 	bl	8005b88 <_Balloc>
 800506c:	4682      	mov	sl, r0
 800506e:	2800      	cmp	r0, #0
 8005070:	d13c      	bne.n	80050ec <_dtoa_r+0x2ec>
 8005072:	4b1b      	ldr	r3, [pc, #108]	@ (80050e0 <_dtoa_r+0x2e0>)
 8005074:	4602      	mov	r2, r0
 8005076:	f240 11af 	movw	r1, #431	@ 0x1af
 800507a:	e6d8      	b.n	8004e2e <_dtoa_r+0x2e>
 800507c:	2301      	movs	r3, #1
 800507e:	e7e0      	b.n	8005042 <_dtoa_r+0x242>
 8005080:	2401      	movs	r4, #1
 8005082:	2300      	movs	r3, #0
 8005084:	9309      	str	r3, [sp, #36]	@ 0x24
 8005086:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005088:	f04f 33ff 	mov.w	r3, #4294967295
 800508c:	9300      	str	r3, [sp, #0]
 800508e:	9307      	str	r3, [sp, #28]
 8005090:	2200      	movs	r2, #0
 8005092:	2312      	movs	r3, #18
 8005094:	e7d0      	b.n	8005038 <_dtoa_r+0x238>
 8005096:	2301      	movs	r3, #1
 8005098:	930b      	str	r3, [sp, #44]	@ 0x2c
 800509a:	e7f5      	b.n	8005088 <_dtoa_r+0x288>
 800509c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800509e:	9300      	str	r3, [sp, #0]
 80050a0:	9307      	str	r3, [sp, #28]
 80050a2:	e7d7      	b.n	8005054 <_dtoa_r+0x254>
 80050a4:	3101      	adds	r1, #1
 80050a6:	0052      	lsls	r2, r2, #1
 80050a8:	e7d8      	b.n	800505c <_dtoa_r+0x25c>
 80050aa:	bf00      	nop
 80050ac:	f3af 8000 	nop.w
 80050b0:	636f4361 	.word	0x636f4361
 80050b4:	3fd287a7 	.word	0x3fd287a7
 80050b8:	8b60c8b3 	.word	0x8b60c8b3
 80050bc:	3fc68a28 	.word	0x3fc68a28
 80050c0:	509f79fb 	.word	0x509f79fb
 80050c4:	3fd34413 	.word	0x3fd34413
 80050c8:	08008412 	.word	0x08008412
 80050cc:	08008429 	.word	0x08008429
 80050d0:	7ff00000 	.word	0x7ff00000
 80050d4:	080083dd 	.word	0x080083dd
 80050d8:	3ff80000 	.word	0x3ff80000
 80050dc:	08008520 	.word	0x08008520
 80050e0:	08008481 	.word	0x08008481
 80050e4:	0800840e 	.word	0x0800840e
 80050e8:	080083dc 	.word	0x080083dc
 80050ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80050f0:	6018      	str	r0, [r3, #0]
 80050f2:	9b07      	ldr	r3, [sp, #28]
 80050f4:	2b0e      	cmp	r3, #14
 80050f6:	f200 80a4 	bhi.w	8005242 <_dtoa_r+0x442>
 80050fa:	2c00      	cmp	r4, #0
 80050fc:	f000 80a1 	beq.w	8005242 <_dtoa_r+0x442>
 8005100:	2f00      	cmp	r7, #0
 8005102:	dd33      	ble.n	800516c <_dtoa_r+0x36c>
 8005104:	4bad      	ldr	r3, [pc, #692]	@ (80053bc <_dtoa_r+0x5bc>)
 8005106:	f007 020f 	and.w	r2, r7, #15
 800510a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800510e:	ed93 7b00 	vldr	d7, [r3]
 8005112:	05f8      	lsls	r0, r7, #23
 8005114:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005118:	ea4f 1427 	mov.w	r4, r7, asr #4
 800511c:	d516      	bpl.n	800514c <_dtoa_r+0x34c>
 800511e:	4ba8      	ldr	r3, [pc, #672]	@ (80053c0 <_dtoa_r+0x5c0>)
 8005120:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005124:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005128:	f7fb fbb0 	bl	800088c <__aeabi_ddiv>
 800512c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005130:	f004 040f 	and.w	r4, r4, #15
 8005134:	2603      	movs	r6, #3
 8005136:	4da2      	ldr	r5, [pc, #648]	@ (80053c0 <_dtoa_r+0x5c0>)
 8005138:	b954      	cbnz	r4, 8005150 <_dtoa_r+0x350>
 800513a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800513e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005142:	f7fb fba3 	bl	800088c <__aeabi_ddiv>
 8005146:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800514a:	e028      	b.n	800519e <_dtoa_r+0x39e>
 800514c:	2602      	movs	r6, #2
 800514e:	e7f2      	b.n	8005136 <_dtoa_r+0x336>
 8005150:	07e1      	lsls	r1, r4, #31
 8005152:	d508      	bpl.n	8005166 <_dtoa_r+0x366>
 8005154:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005158:	e9d5 2300 	ldrd	r2, r3, [r5]
 800515c:	f7fb fa6c 	bl	8000638 <__aeabi_dmul>
 8005160:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005164:	3601      	adds	r6, #1
 8005166:	1064      	asrs	r4, r4, #1
 8005168:	3508      	adds	r5, #8
 800516a:	e7e5      	b.n	8005138 <_dtoa_r+0x338>
 800516c:	f000 80d2 	beq.w	8005314 <_dtoa_r+0x514>
 8005170:	427c      	negs	r4, r7
 8005172:	4b92      	ldr	r3, [pc, #584]	@ (80053bc <_dtoa_r+0x5bc>)
 8005174:	4d92      	ldr	r5, [pc, #584]	@ (80053c0 <_dtoa_r+0x5c0>)
 8005176:	f004 020f 	and.w	r2, r4, #15
 800517a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800517e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005182:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005186:	f7fb fa57 	bl	8000638 <__aeabi_dmul>
 800518a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800518e:	1124      	asrs	r4, r4, #4
 8005190:	2300      	movs	r3, #0
 8005192:	2602      	movs	r6, #2
 8005194:	2c00      	cmp	r4, #0
 8005196:	f040 80b2 	bne.w	80052fe <_dtoa_r+0x4fe>
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1d3      	bne.n	8005146 <_dtoa_r+0x346>
 800519e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80051a0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f000 80b7 	beq.w	8005318 <_dtoa_r+0x518>
 80051aa:	4b86      	ldr	r3, [pc, #536]	@ (80053c4 <_dtoa_r+0x5c4>)
 80051ac:	2200      	movs	r2, #0
 80051ae:	4620      	mov	r0, r4
 80051b0:	4629      	mov	r1, r5
 80051b2:	f7fb fcb3 	bl	8000b1c <__aeabi_dcmplt>
 80051b6:	2800      	cmp	r0, #0
 80051b8:	f000 80ae 	beq.w	8005318 <_dtoa_r+0x518>
 80051bc:	9b07      	ldr	r3, [sp, #28]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	f000 80aa 	beq.w	8005318 <_dtoa_r+0x518>
 80051c4:	9b00      	ldr	r3, [sp, #0]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	dd37      	ble.n	800523a <_dtoa_r+0x43a>
 80051ca:	1e7b      	subs	r3, r7, #1
 80051cc:	9304      	str	r3, [sp, #16]
 80051ce:	4620      	mov	r0, r4
 80051d0:	4b7d      	ldr	r3, [pc, #500]	@ (80053c8 <_dtoa_r+0x5c8>)
 80051d2:	2200      	movs	r2, #0
 80051d4:	4629      	mov	r1, r5
 80051d6:	f7fb fa2f 	bl	8000638 <__aeabi_dmul>
 80051da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80051de:	9c00      	ldr	r4, [sp, #0]
 80051e0:	3601      	adds	r6, #1
 80051e2:	4630      	mov	r0, r6
 80051e4:	f7fb f9be 	bl	8000564 <__aeabi_i2d>
 80051e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051ec:	f7fb fa24 	bl	8000638 <__aeabi_dmul>
 80051f0:	4b76      	ldr	r3, [pc, #472]	@ (80053cc <_dtoa_r+0x5cc>)
 80051f2:	2200      	movs	r2, #0
 80051f4:	f7fb f86a 	bl	80002cc <__adddf3>
 80051f8:	4605      	mov	r5, r0
 80051fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80051fe:	2c00      	cmp	r4, #0
 8005200:	f040 808d 	bne.w	800531e <_dtoa_r+0x51e>
 8005204:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005208:	4b71      	ldr	r3, [pc, #452]	@ (80053d0 <_dtoa_r+0x5d0>)
 800520a:	2200      	movs	r2, #0
 800520c:	f7fb f85c 	bl	80002c8 <__aeabi_dsub>
 8005210:	4602      	mov	r2, r0
 8005212:	460b      	mov	r3, r1
 8005214:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005218:	462a      	mov	r2, r5
 800521a:	4633      	mov	r3, r6
 800521c:	f7fb fc9c 	bl	8000b58 <__aeabi_dcmpgt>
 8005220:	2800      	cmp	r0, #0
 8005222:	f040 828b 	bne.w	800573c <_dtoa_r+0x93c>
 8005226:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800522a:	462a      	mov	r2, r5
 800522c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005230:	f7fb fc74 	bl	8000b1c <__aeabi_dcmplt>
 8005234:	2800      	cmp	r0, #0
 8005236:	f040 8128 	bne.w	800548a <_dtoa_r+0x68a>
 800523a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800523e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005242:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005244:	2b00      	cmp	r3, #0
 8005246:	f2c0 815a 	blt.w	80054fe <_dtoa_r+0x6fe>
 800524a:	2f0e      	cmp	r7, #14
 800524c:	f300 8157 	bgt.w	80054fe <_dtoa_r+0x6fe>
 8005250:	4b5a      	ldr	r3, [pc, #360]	@ (80053bc <_dtoa_r+0x5bc>)
 8005252:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005256:	ed93 7b00 	vldr	d7, [r3]
 800525a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800525c:	2b00      	cmp	r3, #0
 800525e:	ed8d 7b00 	vstr	d7, [sp]
 8005262:	da03      	bge.n	800526c <_dtoa_r+0x46c>
 8005264:	9b07      	ldr	r3, [sp, #28]
 8005266:	2b00      	cmp	r3, #0
 8005268:	f340 8101 	ble.w	800546e <_dtoa_r+0x66e>
 800526c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005270:	4656      	mov	r6, sl
 8005272:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005276:	4620      	mov	r0, r4
 8005278:	4629      	mov	r1, r5
 800527a:	f7fb fb07 	bl	800088c <__aeabi_ddiv>
 800527e:	f7fb fc8b 	bl	8000b98 <__aeabi_d2iz>
 8005282:	4680      	mov	r8, r0
 8005284:	f7fb f96e 	bl	8000564 <__aeabi_i2d>
 8005288:	e9dd 2300 	ldrd	r2, r3, [sp]
 800528c:	f7fb f9d4 	bl	8000638 <__aeabi_dmul>
 8005290:	4602      	mov	r2, r0
 8005292:	460b      	mov	r3, r1
 8005294:	4620      	mov	r0, r4
 8005296:	4629      	mov	r1, r5
 8005298:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800529c:	f7fb f814 	bl	80002c8 <__aeabi_dsub>
 80052a0:	f806 4b01 	strb.w	r4, [r6], #1
 80052a4:	9d07      	ldr	r5, [sp, #28]
 80052a6:	eba6 040a 	sub.w	r4, r6, sl
 80052aa:	42a5      	cmp	r5, r4
 80052ac:	4602      	mov	r2, r0
 80052ae:	460b      	mov	r3, r1
 80052b0:	f040 8117 	bne.w	80054e2 <_dtoa_r+0x6e2>
 80052b4:	f7fb f80a 	bl	80002cc <__adddf3>
 80052b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80052bc:	4604      	mov	r4, r0
 80052be:	460d      	mov	r5, r1
 80052c0:	f7fb fc4a 	bl	8000b58 <__aeabi_dcmpgt>
 80052c4:	2800      	cmp	r0, #0
 80052c6:	f040 80f9 	bne.w	80054bc <_dtoa_r+0x6bc>
 80052ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80052ce:	4620      	mov	r0, r4
 80052d0:	4629      	mov	r1, r5
 80052d2:	f7fb fc19 	bl	8000b08 <__aeabi_dcmpeq>
 80052d6:	b118      	cbz	r0, 80052e0 <_dtoa_r+0x4e0>
 80052d8:	f018 0f01 	tst.w	r8, #1
 80052dc:	f040 80ee 	bne.w	80054bc <_dtoa_r+0x6bc>
 80052e0:	4649      	mov	r1, r9
 80052e2:	4658      	mov	r0, fp
 80052e4:	f000 fc90 	bl	8005c08 <_Bfree>
 80052e8:	2300      	movs	r3, #0
 80052ea:	7033      	strb	r3, [r6, #0]
 80052ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80052ee:	3701      	adds	r7, #1
 80052f0:	601f      	str	r7, [r3, #0]
 80052f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	f000 831d 	beq.w	8005934 <_dtoa_r+0xb34>
 80052fa:	601e      	str	r6, [r3, #0]
 80052fc:	e31a      	b.n	8005934 <_dtoa_r+0xb34>
 80052fe:	07e2      	lsls	r2, r4, #31
 8005300:	d505      	bpl.n	800530e <_dtoa_r+0x50e>
 8005302:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005306:	f7fb f997 	bl	8000638 <__aeabi_dmul>
 800530a:	3601      	adds	r6, #1
 800530c:	2301      	movs	r3, #1
 800530e:	1064      	asrs	r4, r4, #1
 8005310:	3508      	adds	r5, #8
 8005312:	e73f      	b.n	8005194 <_dtoa_r+0x394>
 8005314:	2602      	movs	r6, #2
 8005316:	e742      	b.n	800519e <_dtoa_r+0x39e>
 8005318:	9c07      	ldr	r4, [sp, #28]
 800531a:	9704      	str	r7, [sp, #16]
 800531c:	e761      	b.n	80051e2 <_dtoa_r+0x3e2>
 800531e:	4b27      	ldr	r3, [pc, #156]	@ (80053bc <_dtoa_r+0x5bc>)
 8005320:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005322:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005326:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800532a:	4454      	add	r4, sl
 800532c:	2900      	cmp	r1, #0
 800532e:	d053      	beq.n	80053d8 <_dtoa_r+0x5d8>
 8005330:	4928      	ldr	r1, [pc, #160]	@ (80053d4 <_dtoa_r+0x5d4>)
 8005332:	2000      	movs	r0, #0
 8005334:	f7fb faaa 	bl	800088c <__aeabi_ddiv>
 8005338:	4633      	mov	r3, r6
 800533a:	462a      	mov	r2, r5
 800533c:	f7fa ffc4 	bl	80002c8 <__aeabi_dsub>
 8005340:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005344:	4656      	mov	r6, sl
 8005346:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800534a:	f7fb fc25 	bl	8000b98 <__aeabi_d2iz>
 800534e:	4605      	mov	r5, r0
 8005350:	f7fb f908 	bl	8000564 <__aeabi_i2d>
 8005354:	4602      	mov	r2, r0
 8005356:	460b      	mov	r3, r1
 8005358:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800535c:	f7fa ffb4 	bl	80002c8 <__aeabi_dsub>
 8005360:	3530      	adds	r5, #48	@ 0x30
 8005362:	4602      	mov	r2, r0
 8005364:	460b      	mov	r3, r1
 8005366:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800536a:	f806 5b01 	strb.w	r5, [r6], #1
 800536e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005372:	f7fb fbd3 	bl	8000b1c <__aeabi_dcmplt>
 8005376:	2800      	cmp	r0, #0
 8005378:	d171      	bne.n	800545e <_dtoa_r+0x65e>
 800537a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800537e:	4911      	ldr	r1, [pc, #68]	@ (80053c4 <_dtoa_r+0x5c4>)
 8005380:	2000      	movs	r0, #0
 8005382:	f7fa ffa1 	bl	80002c8 <__aeabi_dsub>
 8005386:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800538a:	f7fb fbc7 	bl	8000b1c <__aeabi_dcmplt>
 800538e:	2800      	cmp	r0, #0
 8005390:	f040 8095 	bne.w	80054be <_dtoa_r+0x6be>
 8005394:	42a6      	cmp	r6, r4
 8005396:	f43f af50 	beq.w	800523a <_dtoa_r+0x43a>
 800539a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800539e:	4b0a      	ldr	r3, [pc, #40]	@ (80053c8 <_dtoa_r+0x5c8>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	f7fb f949 	bl	8000638 <__aeabi_dmul>
 80053a6:	4b08      	ldr	r3, [pc, #32]	@ (80053c8 <_dtoa_r+0x5c8>)
 80053a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80053ac:	2200      	movs	r2, #0
 80053ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053b2:	f7fb f941 	bl	8000638 <__aeabi_dmul>
 80053b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053ba:	e7c4      	b.n	8005346 <_dtoa_r+0x546>
 80053bc:	08008520 	.word	0x08008520
 80053c0:	080084f8 	.word	0x080084f8
 80053c4:	3ff00000 	.word	0x3ff00000
 80053c8:	40240000 	.word	0x40240000
 80053cc:	401c0000 	.word	0x401c0000
 80053d0:	40140000 	.word	0x40140000
 80053d4:	3fe00000 	.word	0x3fe00000
 80053d8:	4631      	mov	r1, r6
 80053da:	4628      	mov	r0, r5
 80053dc:	f7fb f92c 	bl	8000638 <__aeabi_dmul>
 80053e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80053e4:	9415      	str	r4, [sp, #84]	@ 0x54
 80053e6:	4656      	mov	r6, sl
 80053e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053ec:	f7fb fbd4 	bl	8000b98 <__aeabi_d2iz>
 80053f0:	4605      	mov	r5, r0
 80053f2:	f7fb f8b7 	bl	8000564 <__aeabi_i2d>
 80053f6:	4602      	mov	r2, r0
 80053f8:	460b      	mov	r3, r1
 80053fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053fe:	f7fa ff63 	bl	80002c8 <__aeabi_dsub>
 8005402:	3530      	adds	r5, #48	@ 0x30
 8005404:	f806 5b01 	strb.w	r5, [r6], #1
 8005408:	4602      	mov	r2, r0
 800540a:	460b      	mov	r3, r1
 800540c:	42a6      	cmp	r6, r4
 800540e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005412:	f04f 0200 	mov.w	r2, #0
 8005416:	d124      	bne.n	8005462 <_dtoa_r+0x662>
 8005418:	4bac      	ldr	r3, [pc, #688]	@ (80056cc <_dtoa_r+0x8cc>)
 800541a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800541e:	f7fa ff55 	bl	80002cc <__adddf3>
 8005422:	4602      	mov	r2, r0
 8005424:	460b      	mov	r3, r1
 8005426:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800542a:	f7fb fb95 	bl	8000b58 <__aeabi_dcmpgt>
 800542e:	2800      	cmp	r0, #0
 8005430:	d145      	bne.n	80054be <_dtoa_r+0x6be>
 8005432:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005436:	49a5      	ldr	r1, [pc, #660]	@ (80056cc <_dtoa_r+0x8cc>)
 8005438:	2000      	movs	r0, #0
 800543a:	f7fa ff45 	bl	80002c8 <__aeabi_dsub>
 800543e:	4602      	mov	r2, r0
 8005440:	460b      	mov	r3, r1
 8005442:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005446:	f7fb fb69 	bl	8000b1c <__aeabi_dcmplt>
 800544a:	2800      	cmp	r0, #0
 800544c:	f43f aef5 	beq.w	800523a <_dtoa_r+0x43a>
 8005450:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005452:	1e73      	subs	r3, r6, #1
 8005454:	9315      	str	r3, [sp, #84]	@ 0x54
 8005456:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800545a:	2b30      	cmp	r3, #48	@ 0x30
 800545c:	d0f8      	beq.n	8005450 <_dtoa_r+0x650>
 800545e:	9f04      	ldr	r7, [sp, #16]
 8005460:	e73e      	b.n	80052e0 <_dtoa_r+0x4e0>
 8005462:	4b9b      	ldr	r3, [pc, #620]	@ (80056d0 <_dtoa_r+0x8d0>)
 8005464:	f7fb f8e8 	bl	8000638 <__aeabi_dmul>
 8005468:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800546c:	e7bc      	b.n	80053e8 <_dtoa_r+0x5e8>
 800546e:	d10c      	bne.n	800548a <_dtoa_r+0x68a>
 8005470:	4b98      	ldr	r3, [pc, #608]	@ (80056d4 <_dtoa_r+0x8d4>)
 8005472:	2200      	movs	r2, #0
 8005474:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005478:	f7fb f8de 	bl	8000638 <__aeabi_dmul>
 800547c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005480:	f7fb fb60 	bl	8000b44 <__aeabi_dcmpge>
 8005484:	2800      	cmp	r0, #0
 8005486:	f000 8157 	beq.w	8005738 <_dtoa_r+0x938>
 800548a:	2400      	movs	r4, #0
 800548c:	4625      	mov	r5, r4
 800548e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005490:	43db      	mvns	r3, r3
 8005492:	9304      	str	r3, [sp, #16]
 8005494:	4656      	mov	r6, sl
 8005496:	2700      	movs	r7, #0
 8005498:	4621      	mov	r1, r4
 800549a:	4658      	mov	r0, fp
 800549c:	f000 fbb4 	bl	8005c08 <_Bfree>
 80054a0:	2d00      	cmp	r5, #0
 80054a2:	d0dc      	beq.n	800545e <_dtoa_r+0x65e>
 80054a4:	b12f      	cbz	r7, 80054b2 <_dtoa_r+0x6b2>
 80054a6:	42af      	cmp	r7, r5
 80054a8:	d003      	beq.n	80054b2 <_dtoa_r+0x6b2>
 80054aa:	4639      	mov	r1, r7
 80054ac:	4658      	mov	r0, fp
 80054ae:	f000 fbab 	bl	8005c08 <_Bfree>
 80054b2:	4629      	mov	r1, r5
 80054b4:	4658      	mov	r0, fp
 80054b6:	f000 fba7 	bl	8005c08 <_Bfree>
 80054ba:	e7d0      	b.n	800545e <_dtoa_r+0x65e>
 80054bc:	9704      	str	r7, [sp, #16]
 80054be:	4633      	mov	r3, r6
 80054c0:	461e      	mov	r6, r3
 80054c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80054c6:	2a39      	cmp	r2, #57	@ 0x39
 80054c8:	d107      	bne.n	80054da <_dtoa_r+0x6da>
 80054ca:	459a      	cmp	sl, r3
 80054cc:	d1f8      	bne.n	80054c0 <_dtoa_r+0x6c0>
 80054ce:	9a04      	ldr	r2, [sp, #16]
 80054d0:	3201      	adds	r2, #1
 80054d2:	9204      	str	r2, [sp, #16]
 80054d4:	2230      	movs	r2, #48	@ 0x30
 80054d6:	f88a 2000 	strb.w	r2, [sl]
 80054da:	781a      	ldrb	r2, [r3, #0]
 80054dc:	3201      	adds	r2, #1
 80054de:	701a      	strb	r2, [r3, #0]
 80054e0:	e7bd      	b.n	800545e <_dtoa_r+0x65e>
 80054e2:	4b7b      	ldr	r3, [pc, #492]	@ (80056d0 <_dtoa_r+0x8d0>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	f7fb f8a7 	bl	8000638 <__aeabi_dmul>
 80054ea:	2200      	movs	r2, #0
 80054ec:	2300      	movs	r3, #0
 80054ee:	4604      	mov	r4, r0
 80054f0:	460d      	mov	r5, r1
 80054f2:	f7fb fb09 	bl	8000b08 <__aeabi_dcmpeq>
 80054f6:	2800      	cmp	r0, #0
 80054f8:	f43f aebb 	beq.w	8005272 <_dtoa_r+0x472>
 80054fc:	e6f0      	b.n	80052e0 <_dtoa_r+0x4e0>
 80054fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005500:	2a00      	cmp	r2, #0
 8005502:	f000 80db 	beq.w	80056bc <_dtoa_r+0x8bc>
 8005506:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005508:	2a01      	cmp	r2, #1
 800550a:	f300 80bf 	bgt.w	800568c <_dtoa_r+0x88c>
 800550e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005510:	2a00      	cmp	r2, #0
 8005512:	f000 80b7 	beq.w	8005684 <_dtoa_r+0x884>
 8005516:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800551a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800551c:	4646      	mov	r6, r8
 800551e:	9a08      	ldr	r2, [sp, #32]
 8005520:	2101      	movs	r1, #1
 8005522:	441a      	add	r2, r3
 8005524:	4658      	mov	r0, fp
 8005526:	4498      	add	r8, r3
 8005528:	9208      	str	r2, [sp, #32]
 800552a:	f000 fc6b 	bl	8005e04 <__i2b>
 800552e:	4605      	mov	r5, r0
 8005530:	b15e      	cbz	r6, 800554a <_dtoa_r+0x74a>
 8005532:	9b08      	ldr	r3, [sp, #32]
 8005534:	2b00      	cmp	r3, #0
 8005536:	dd08      	ble.n	800554a <_dtoa_r+0x74a>
 8005538:	42b3      	cmp	r3, r6
 800553a:	9a08      	ldr	r2, [sp, #32]
 800553c:	bfa8      	it	ge
 800553e:	4633      	movge	r3, r6
 8005540:	eba8 0803 	sub.w	r8, r8, r3
 8005544:	1af6      	subs	r6, r6, r3
 8005546:	1ad3      	subs	r3, r2, r3
 8005548:	9308      	str	r3, [sp, #32]
 800554a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800554c:	b1f3      	cbz	r3, 800558c <_dtoa_r+0x78c>
 800554e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005550:	2b00      	cmp	r3, #0
 8005552:	f000 80b7 	beq.w	80056c4 <_dtoa_r+0x8c4>
 8005556:	b18c      	cbz	r4, 800557c <_dtoa_r+0x77c>
 8005558:	4629      	mov	r1, r5
 800555a:	4622      	mov	r2, r4
 800555c:	4658      	mov	r0, fp
 800555e:	f000 fd11 	bl	8005f84 <__pow5mult>
 8005562:	464a      	mov	r2, r9
 8005564:	4601      	mov	r1, r0
 8005566:	4605      	mov	r5, r0
 8005568:	4658      	mov	r0, fp
 800556a:	f000 fc61 	bl	8005e30 <__multiply>
 800556e:	4649      	mov	r1, r9
 8005570:	9004      	str	r0, [sp, #16]
 8005572:	4658      	mov	r0, fp
 8005574:	f000 fb48 	bl	8005c08 <_Bfree>
 8005578:	9b04      	ldr	r3, [sp, #16]
 800557a:	4699      	mov	r9, r3
 800557c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800557e:	1b1a      	subs	r2, r3, r4
 8005580:	d004      	beq.n	800558c <_dtoa_r+0x78c>
 8005582:	4649      	mov	r1, r9
 8005584:	4658      	mov	r0, fp
 8005586:	f000 fcfd 	bl	8005f84 <__pow5mult>
 800558a:	4681      	mov	r9, r0
 800558c:	2101      	movs	r1, #1
 800558e:	4658      	mov	r0, fp
 8005590:	f000 fc38 	bl	8005e04 <__i2b>
 8005594:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005596:	4604      	mov	r4, r0
 8005598:	2b00      	cmp	r3, #0
 800559a:	f000 81cf 	beq.w	800593c <_dtoa_r+0xb3c>
 800559e:	461a      	mov	r2, r3
 80055a0:	4601      	mov	r1, r0
 80055a2:	4658      	mov	r0, fp
 80055a4:	f000 fcee 	bl	8005f84 <__pow5mult>
 80055a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055aa:	2b01      	cmp	r3, #1
 80055ac:	4604      	mov	r4, r0
 80055ae:	f300 8095 	bgt.w	80056dc <_dtoa_r+0x8dc>
 80055b2:	9b02      	ldr	r3, [sp, #8]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	f040 8087 	bne.w	80056c8 <_dtoa_r+0x8c8>
 80055ba:	9b03      	ldr	r3, [sp, #12]
 80055bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	f040 8089 	bne.w	80056d8 <_dtoa_r+0x8d8>
 80055c6:	9b03      	ldr	r3, [sp, #12]
 80055c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80055cc:	0d1b      	lsrs	r3, r3, #20
 80055ce:	051b      	lsls	r3, r3, #20
 80055d0:	b12b      	cbz	r3, 80055de <_dtoa_r+0x7de>
 80055d2:	9b08      	ldr	r3, [sp, #32]
 80055d4:	3301      	adds	r3, #1
 80055d6:	9308      	str	r3, [sp, #32]
 80055d8:	f108 0801 	add.w	r8, r8, #1
 80055dc:	2301      	movs	r3, #1
 80055de:	930a      	str	r3, [sp, #40]	@ 0x28
 80055e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	f000 81b0 	beq.w	8005948 <_dtoa_r+0xb48>
 80055e8:	6923      	ldr	r3, [r4, #16]
 80055ea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80055ee:	6918      	ldr	r0, [r3, #16]
 80055f0:	f000 fbbc 	bl	8005d6c <__hi0bits>
 80055f4:	f1c0 0020 	rsb	r0, r0, #32
 80055f8:	9b08      	ldr	r3, [sp, #32]
 80055fa:	4418      	add	r0, r3
 80055fc:	f010 001f 	ands.w	r0, r0, #31
 8005600:	d077      	beq.n	80056f2 <_dtoa_r+0x8f2>
 8005602:	f1c0 0320 	rsb	r3, r0, #32
 8005606:	2b04      	cmp	r3, #4
 8005608:	dd6b      	ble.n	80056e2 <_dtoa_r+0x8e2>
 800560a:	9b08      	ldr	r3, [sp, #32]
 800560c:	f1c0 001c 	rsb	r0, r0, #28
 8005610:	4403      	add	r3, r0
 8005612:	4480      	add	r8, r0
 8005614:	4406      	add	r6, r0
 8005616:	9308      	str	r3, [sp, #32]
 8005618:	f1b8 0f00 	cmp.w	r8, #0
 800561c:	dd05      	ble.n	800562a <_dtoa_r+0x82a>
 800561e:	4649      	mov	r1, r9
 8005620:	4642      	mov	r2, r8
 8005622:	4658      	mov	r0, fp
 8005624:	f000 fd08 	bl	8006038 <__lshift>
 8005628:	4681      	mov	r9, r0
 800562a:	9b08      	ldr	r3, [sp, #32]
 800562c:	2b00      	cmp	r3, #0
 800562e:	dd05      	ble.n	800563c <_dtoa_r+0x83c>
 8005630:	4621      	mov	r1, r4
 8005632:	461a      	mov	r2, r3
 8005634:	4658      	mov	r0, fp
 8005636:	f000 fcff 	bl	8006038 <__lshift>
 800563a:	4604      	mov	r4, r0
 800563c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800563e:	2b00      	cmp	r3, #0
 8005640:	d059      	beq.n	80056f6 <_dtoa_r+0x8f6>
 8005642:	4621      	mov	r1, r4
 8005644:	4648      	mov	r0, r9
 8005646:	f000 fd63 	bl	8006110 <__mcmp>
 800564a:	2800      	cmp	r0, #0
 800564c:	da53      	bge.n	80056f6 <_dtoa_r+0x8f6>
 800564e:	1e7b      	subs	r3, r7, #1
 8005650:	9304      	str	r3, [sp, #16]
 8005652:	4649      	mov	r1, r9
 8005654:	2300      	movs	r3, #0
 8005656:	220a      	movs	r2, #10
 8005658:	4658      	mov	r0, fp
 800565a:	f000 faf7 	bl	8005c4c <__multadd>
 800565e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005660:	4681      	mov	r9, r0
 8005662:	2b00      	cmp	r3, #0
 8005664:	f000 8172 	beq.w	800594c <_dtoa_r+0xb4c>
 8005668:	2300      	movs	r3, #0
 800566a:	4629      	mov	r1, r5
 800566c:	220a      	movs	r2, #10
 800566e:	4658      	mov	r0, fp
 8005670:	f000 faec 	bl	8005c4c <__multadd>
 8005674:	9b00      	ldr	r3, [sp, #0]
 8005676:	2b00      	cmp	r3, #0
 8005678:	4605      	mov	r5, r0
 800567a:	dc67      	bgt.n	800574c <_dtoa_r+0x94c>
 800567c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800567e:	2b02      	cmp	r3, #2
 8005680:	dc41      	bgt.n	8005706 <_dtoa_r+0x906>
 8005682:	e063      	b.n	800574c <_dtoa_r+0x94c>
 8005684:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005686:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800568a:	e746      	b.n	800551a <_dtoa_r+0x71a>
 800568c:	9b07      	ldr	r3, [sp, #28]
 800568e:	1e5c      	subs	r4, r3, #1
 8005690:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005692:	42a3      	cmp	r3, r4
 8005694:	bfbf      	itttt	lt
 8005696:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005698:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800569a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800569c:	1ae3      	sublt	r3, r4, r3
 800569e:	bfb4      	ite	lt
 80056a0:	18d2      	addlt	r2, r2, r3
 80056a2:	1b1c      	subge	r4, r3, r4
 80056a4:	9b07      	ldr	r3, [sp, #28]
 80056a6:	bfbc      	itt	lt
 80056a8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80056aa:	2400      	movlt	r4, #0
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	bfb5      	itete	lt
 80056b0:	eba8 0603 	sublt.w	r6, r8, r3
 80056b4:	9b07      	ldrge	r3, [sp, #28]
 80056b6:	2300      	movlt	r3, #0
 80056b8:	4646      	movge	r6, r8
 80056ba:	e730      	b.n	800551e <_dtoa_r+0x71e>
 80056bc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80056be:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80056c0:	4646      	mov	r6, r8
 80056c2:	e735      	b.n	8005530 <_dtoa_r+0x730>
 80056c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80056c6:	e75c      	b.n	8005582 <_dtoa_r+0x782>
 80056c8:	2300      	movs	r3, #0
 80056ca:	e788      	b.n	80055de <_dtoa_r+0x7de>
 80056cc:	3fe00000 	.word	0x3fe00000
 80056d0:	40240000 	.word	0x40240000
 80056d4:	40140000 	.word	0x40140000
 80056d8:	9b02      	ldr	r3, [sp, #8]
 80056da:	e780      	b.n	80055de <_dtoa_r+0x7de>
 80056dc:	2300      	movs	r3, #0
 80056de:	930a      	str	r3, [sp, #40]	@ 0x28
 80056e0:	e782      	b.n	80055e8 <_dtoa_r+0x7e8>
 80056e2:	d099      	beq.n	8005618 <_dtoa_r+0x818>
 80056e4:	9a08      	ldr	r2, [sp, #32]
 80056e6:	331c      	adds	r3, #28
 80056e8:	441a      	add	r2, r3
 80056ea:	4498      	add	r8, r3
 80056ec:	441e      	add	r6, r3
 80056ee:	9208      	str	r2, [sp, #32]
 80056f0:	e792      	b.n	8005618 <_dtoa_r+0x818>
 80056f2:	4603      	mov	r3, r0
 80056f4:	e7f6      	b.n	80056e4 <_dtoa_r+0x8e4>
 80056f6:	9b07      	ldr	r3, [sp, #28]
 80056f8:	9704      	str	r7, [sp, #16]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	dc20      	bgt.n	8005740 <_dtoa_r+0x940>
 80056fe:	9300      	str	r3, [sp, #0]
 8005700:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005702:	2b02      	cmp	r3, #2
 8005704:	dd1e      	ble.n	8005744 <_dtoa_r+0x944>
 8005706:	9b00      	ldr	r3, [sp, #0]
 8005708:	2b00      	cmp	r3, #0
 800570a:	f47f aec0 	bne.w	800548e <_dtoa_r+0x68e>
 800570e:	4621      	mov	r1, r4
 8005710:	2205      	movs	r2, #5
 8005712:	4658      	mov	r0, fp
 8005714:	f000 fa9a 	bl	8005c4c <__multadd>
 8005718:	4601      	mov	r1, r0
 800571a:	4604      	mov	r4, r0
 800571c:	4648      	mov	r0, r9
 800571e:	f000 fcf7 	bl	8006110 <__mcmp>
 8005722:	2800      	cmp	r0, #0
 8005724:	f77f aeb3 	ble.w	800548e <_dtoa_r+0x68e>
 8005728:	4656      	mov	r6, sl
 800572a:	2331      	movs	r3, #49	@ 0x31
 800572c:	f806 3b01 	strb.w	r3, [r6], #1
 8005730:	9b04      	ldr	r3, [sp, #16]
 8005732:	3301      	adds	r3, #1
 8005734:	9304      	str	r3, [sp, #16]
 8005736:	e6ae      	b.n	8005496 <_dtoa_r+0x696>
 8005738:	9c07      	ldr	r4, [sp, #28]
 800573a:	9704      	str	r7, [sp, #16]
 800573c:	4625      	mov	r5, r4
 800573e:	e7f3      	b.n	8005728 <_dtoa_r+0x928>
 8005740:	9b07      	ldr	r3, [sp, #28]
 8005742:	9300      	str	r3, [sp, #0]
 8005744:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 8104 	beq.w	8005954 <_dtoa_r+0xb54>
 800574c:	2e00      	cmp	r6, #0
 800574e:	dd05      	ble.n	800575c <_dtoa_r+0x95c>
 8005750:	4629      	mov	r1, r5
 8005752:	4632      	mov	r2, r6
 8005754:	4658      	mov	r0, fp
 8005756:	f000 fc6f 	bl	8006038 <__lshift>
 800575a:	4605      	mov	r5, r0
 800575c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800575e:	2b00      	cmp	r3, #0
 8005760:	d05a      	beq.n	8005818 <_dtoa_r+0xa18>
 8005762:	6869      	ldr	r1, [r5, #4]
 8005764:	4658      	mov	r0, fp
 8005766:	f000 fa0f 	bl	8005b88 <_Balloc>
 800576a:	4606      	mov	r6, r0
 800576c:	b928      	cbnz	r0, 800577a <_dtoa_r+0x97a>
 800576e:	4b84      	ldr	r3, [pc, #528]	@ (8005980 <_dtoa_r+0xb80>)
 8005770:	4602      	mov	r2, r0
 8005772:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005776:	f7ff bb5a 	b.w	8004e2e <_dtoa_r+0x2e>
 800577a:	692a      	ldr	r2, [r5, #16]
 800577c:	3202      	adds	r2, #2
 800577e:	0092      	lsls	r2, r2, #2
 8005780:	f105 010c 	add.w	r1, r5, #12
 8005784:	300c      	adds	r0, #12
 8005786:	f001 ff75 	bl	8007674 <memcpy>
 800578a:	2201      	movs	r2, #1
 800578c:	4631      	mov	r1, r6
 800578e:	4658      	mov	r0, fp
 8005790:	f000 fc52 	bl	8006038 <__lshift>
 8005794:	f10a 0301 	add.w	r3, sl, #1
 8005798:	9307      	str	r3, [sp, #28]
 800579a:	9b00      	ldr	r3, [sp, #0]
 800579c:	4453      	add	r3, sl
 800579e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057a0:	9b02      	ldr	r3, [sp, #8]
 80057a2:	f003 0301 	and.w	r3, r3, #1
 80057a6:	462f      	mov	r7, r5
 80057a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80057aa:	4605      	mov	r5, r0
 80057ac:	9b07      	ldr	r3, [sp, #28]
 80057ae:	4621      	mov	r1, r4
 80057b0:	3b01      	subs	r3, #1
 80057b2:	4648      	mov	r0, r9
 80057b4:	9300      	str	r3, [sp, #0]
 80057b6:	f7ff fa99 	bl	8004cec <quorem>
 80057ba:	4639      	mov	r1, r7
 80057bc:	9002      	str	r0, [sp, #8]
 80057be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80057c2:	4648      	mov	r0, r9
 80057c4:	f000 fca4 	bl	8006110 <__mcmp>
 80057c8:	462a      	mov	r2, r5
 80057ca:	9008      	str	r0, [sp, #32]
 80057cc:	4621      	mov	r1, r4
 80057ce:	4658      	mov	r0, fp
 80057d0:	f000 fcba 	bl	8006148 <__mdiff>
 80057d4:	68c2      	ldr	r2, [r0, #12]
 80057d6:	4606      	mov	r6, r0
 80057d8:	bb02      	cbnz	r2, 800581c <_dtoa_r+0xa1c>
 80057da:	4601      	mov	r1, r0
 80057dc:	4648      	mov	r0, r9
 80057de:	f000 fc97 	bl	8006110 <__mcmp>
 80057e2:	4602      	mov	r2, r0
 80057e4:	4631      	mov	r1, r6
 80057e6:	4658      	mov	r0, fp
 80057e8:	920e      	str	r2, [sp, #56]	@ 0x38
 80057ea:	f000 fa0d 	bl	8005c08 <_Bfree>
 80057ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80057f2:	9e07      	ldr	r6, [sp, #28]
 80057f4:	ea43 0102 	orr.w	r1, r3, r2
 80057f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80057fa:	4319      	orrs	r1, r3
 80057fc:	d110      	bne.n	8005820 <_dtoa_r+0xa20>
 80057fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005802:	d029      	beq.n	8005858 <_dtoa_r+0xa58>
 8005804:	9b08      	ldr	r3, [sp, #32]
 8005806:	2b00      	cmp	r3, #0
 8005808:	dd02      	ble.n	8005810 <_dtoa_r+0xa10>
 800580a:	9b02      	ldr	r3, [sp, #8]
 800580c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005810:	9b00      	ldr	r3, [sp, #0]
 8005812:	f883 8000 	strb.w	r8, [r3]
 8005816:	e63f      	b.n	8005498 <_dtoa_r+0x698>
 8005818:	4628      	mov	r0, r5
 800581a:	e7bb      	b.n	8005794 <_dtoa_r+0x994>
 800581c:	2201      	movs	r2, #1
 800581e:	e7e1      	b.n	80057e4 <_dtoa_r+0x9e4>
 8005820:	9b08      	ldr	r3, [sp, #32]
 8005822:	2b00      	cmp	r3, #0
 8005824:	db04      	blt.n	8005830 <_dtoa_r+0xa30>
 8005826:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005828:	430b      	orrs	r3, r1
 800582a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800582c:	430b      	orrs	r3, r1
 800582e:	d120      	bne.n	8005872 <_dtoa_r+0xa72>
 8005830:	2a00      	cmp	r2, #0
 8005832:	dded      	ble.n	8005810 <_dtoa_r+0xa10>
 8005834:	4649      	mov	r1, r9
 8005836:	2201      	movs	r2, #1
 8005838:	4658      	mov	r0, fp
 800583a:	f000 fbfd 	bl	8006038 <__lshift>
 800583e:	4621      	mov	r1, r4
 8005840:	4681      	mov	r9, r0
 8005842:	f000 fc65 	bl	8006110 <__mcmp>
 8005846:	2800      	cmp	r0, #0
 8005848:	dc03      	bgt.n	8005852 <_dtoa_r+0xa52>
 800584a:	d1e1      	bne.n	8005810 <_dtoa_r+0xa10>
 800584c:	f018 0f01 	tst.w	r8, #1
 8005850:	d0de      	beq.n	8005810 <_dtoa_r+0xa10>
 8005852:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005856:	d1d8      	bne.n	800580a <_dtoa_r+0xa0a>
 8005858:	9a00      	ldr	r2, [sp, #0]
 800585a:	2339      	movs	r3, #57	@ 0x39
 800585c:	7013      	strb	r3, [r2, #0]
 800585e:	4633      	mov	r3, r6
 8005860:	461e      	mov	r6, r3
 8005862:	3b01      	subs	r3, #1
 8005864:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005868:	2a39      	cmp	r2, #57	@ 0x39
 800586a:	d052      	beq.n	8005912 <_dtoa_r+0xb12>
 800586c:	3201      	adds	r2, #1
 800586e:	701a      	strb	r2, [r3, #0]
 8005870:	e612      	b.n	8005498 <_dtoa_r+0x698>
 8005872:	2a00      	cmp	r2, #0
 8005874:	dd07      	ble.n	8005886 <_dtoa_r+0xa86>
 8005876:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800587a:	d0ed      	beq.n	8005858 <_dtoa_r+0xa58>
 800587c:	9a00      	ldr	r2, [sp, #0]
 800587e:	f108 0301 	add.w	r3, r8, #1
 8005882:	7013      	strb	r3, [r2, #0]
 8005884:	e608      	b.n	8005498 <_dtoa_r+0x698>
 8005886:	9b07      	ldr	r3, [sp, #28]
 8005888:	9a07      	ldr	r2, [sp, #28]
 800588a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800588e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005890:	4293      	cmp	r3, r2
 8005892:	d028      	beq.n	80058e6 <_dtoa_r+0xae6>
 8005894:	4649      	mov	r1, r9
 8005896:	2300      	movs	r3, #0
 8005898:	220a      	movs	r2, #10
 800589a:	4658      	mov	r0, fp
 800589c:	f000 f9d6 	bl	8005c4c <__multadd>
 80058a0:	42af      	cmp	r7, r5
 80058a2:	4681      	mov	r9, r0
 80058a4:	f04f 0300 	mov.w	r3, #0
 80058a8:	f04f 020a 	mov.w	r2, #10
 80058ac:	4639      	mov	r1, r7
 80058ae:	4658      	mov	r0, fp
 80058b0:	d107      	bne.n	80058c2 <_dtoa_r+0xac2>
 80058b2:	f000 f9cb 	bl	8005c4c <__multadd>
 80058b6:	4607      	mov	r7, r0
 80058b8:	4605      	mov	r5, r0
 80058ba:	9b07      	ldr	r3, [sp, #28]
 80058bc:	3301      	adds	r3, #1
 80058be:	9307      	str	r3, [sp, #28]
 80058c0:	e774      	b.n	80057ac <_dtoa_r+0x9ac>
 80058c2:	f000 f9c3 	bl	8005c4c <__multadd>
 80058c6:	4629      	mov	r1, r5
 80058c8:	4607      	mov	r7, r0
 80058ca:	2300      	movs	r3, #0
 80058cc:	220a      	movs	r2, #10
 80058ce:	4658      	mov	r0, fp
 80058d0:	f000 f9bc 	bl	8005c4c <__multadd>
 80058d4:	4605      	mov	r5, r0
 80058d6:	e7f0      	b.n	80058ba <_dtoa_r+0xaba>
 80058d8:	9b00      	ldr	r3, [sp, #0]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	bfcc      	ite	gt
 80058de:	461e      	movgt	r6, r3
 80058e0:	2601      	movle	r6, #1
 80058e2:	4456      	add	r6, sl
 80058e4:	2700      	movs	r7, #0
 80058e6:	4649      	mov	r1, r9
 80058e8:	2201      	movs	r2, #1
 80058ea:	4658      	mov	r0, fp
 80058ec:	f000 fba4 	bl	8006038 <__lshift>
 80058f0:	4621      	mov	r1, r4
 80058f2:	4681      	mov	r9, r0
 80058f4:	f000 fc0c 	bl	8006110 <__mcmp>
 80058f8:	2800      	cmp	r0, #0
 80058fa:	dcb0      	bgt.n	800585e <_dtoa_r+0xa5e>
 80058fc:	d102      	bne.n	8005904 <_dtoa_r+0xb04>
 80058fe:	f018 0f01 	tst.w	r8, #1
 8005902:	d1ac      	bne.n	800585e <_dtoa_r+0xa5e>
 8005904:	4633      	mov	r3, r6
 8005906:	461e      	mov	r6, r3
 8005908:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800590c:	2a30      	cmp	r2, #48	@ 0x30
 800590e:	d0fa      	beq.n	8005906 <_dtoa_r+0xb06>
 8005910:	e5c2      	b.n	8005498 <_dtoa_r+0x698>
 8005912:	459a      	cmp	sl, r3
 8005914:	d1a4      	bne.n	8005860 <_dtoa_r+0xa60>
 8005916:	9b04      	ldr	r3, [sp, #16]
 8005918:	3301      	adds	r3, #1
 800591a:	9304      	str	r3, [sp, #16]
 800591c:	2331      	movs	r3, #49	@ 0x31
 800591e:	f88a 3000 	strb.w	r3, [sl]
 8005922:	e5b9      	b.n	8005498 <_dtoa_r+0x698>
 8005924:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005926:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005984 <_dtoa_r+0xb84>
 800592a:	b11b      	cbz	r3, 8005934 <_dtoa_r+0xb34>
 800592c:	f10a 0308 	add.w	r3, sl, #8
 8005930:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005932:	6013      	str	r3, [r2, #0]
 8005934:	4650      	mov	r0, sl
 8005936:	b019      	add	sp, #100	@ 0x64
 8005938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800593c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800593e:	2b01      	cmp	r3, #1
 8005940:	f77f ae37 	ble.w	80055b2 <_dtoa_r+0x7b2>
 8005944:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005946:	930a      	str	r3, [sp, #40]	@ 0x28
 8005948:	2001      	movs	r0, #1
 800594a:	e655      	b.n	80055f8 <_dtoa_r+0x7f8>
 800594c:	9b00      	ldr	r3, [sp, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	f77f aed6 	ble.w	8005700 <_dtoa_r+0x900>
 8005954:	4656      	mov	r6, sl
 8005956:	4621      	mov	r1, r4
 8005958:	4648      	mov	r0, r9
 800595a:	f7ff f9c7 	bl	8004cec <quorem>
 800595e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005962:	f806 8b01 	strb.w	r8, [r6], #1
 8005966:	9b00      	ldr	r3, [sp, #0]
 8005968:	eba6 020a 	sub.w	r2, r6, sl
 800596c:	4293      	cmp	r3, r2
 800596e:	ddb3      	ble.n	80058d8 <_dtoa_r+0xad8>
 8005970:	4649      	mov	r1, r9
 8005972:	2300      	movs	r3, #0
 8005974:	220a      	movs	r2, #10
 8005976:	4658      	mov	r0, fp
 8005978:	f000 f968 	bl	8005c4c <__multadd>
 800597c:	4681      	mov	r9, r0
 800597e:	e7ea      	b.n	8005956 <_dtoa_r+0xb56>
 8005980:	08008481 	.word	0x08008481
 8005984:	08008405 	.word	0x08008405

08005988 <_free_r>:
 8005988:	b538      	push	{r3, r4, r5, lr}
 800598a:	4605      	mov	r5, r0
 800598c:	2900      	cmp	r1, #0
 800598e:	d041      	beq.n	8005a14 <_free_r+0x8c>
 8005990:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005994:	1f0c      	subs	r4, r1, #4
 8005996:	2b00      	cmp	r3, #0
 8005998:	bfb8      	it	lt
 800599a:	18e4      	addlt	r4, r4, r3
 800599c:	f000 f8e8 	bl	8005b70 <__malloc_lock>
 80059a0:	4a1d      	ldr	r2, [pc, #116]	@ (8005a18 <_free_r+0x90>)
 80059a2:	6813      	ldr	r3, [r2, #0]
 80059a4:	b933      	cbnz	r3, 80059b4 <_free_r+0x2c>
 80059a6:	6063      	str	r3, [r4, #4]
 80059a8:	6014      	str	r4, [r2, #0]
 80059aa:	4628      	mov	r0, r5
 80059ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80059b0:	f000 b8e4 	b.w	8005b7c <__malloc_unlock>
 80059b4:	42a3      	cmp	r3, r4
 80059b6:	d908      	bls.n	80059ca <_free_r+0x42>
 80059b8:	6820      	ldr	r0, [r4, #0]
 80059ba:	1821      	adds	r1, r4, r0
 80059bc:	428b      	cmp	r3, r1
 80059be:	bf01      	itttt	eq
 80059c0:	6819      	ldreq	r1, [r3, #0]
 80059c2:	685b      	ldreq	r3, [r3, #4]
 80059c4:	1809      	addeq	r1, r1, r0
 80059c6:	6021      	streq	r1, [r4, #0]
 80059c8:	e7ed      	b.n	80059a6 <_free_r+0x1e>
 80059ca:	461a      	mov	r2, r3
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	b10b      	cbz	r3, 80059d4 <_free_r+0x4c>
 80059d0:	42a3      	cmp	r3, r4
 80059d2:	d9fa      	bls.n	80059ca <_free_r+0x42>
 80059d4:	6811      	ldr	r1, [r2, #0]
 80059d6:	1850      	adds	r0, r2, r1
 80059d8:	42a0      	cmp	r0, r4
 80059da:	d10b      	bne.n	80059f4 <_free_r+0x6c>
 80059dc:	6820      	ldr	r0, [r4, #0]
 80059de:	4401      	add	r1, r0
 80059e0:	1850      	adds	r0, r2, r1
 80059e2:	4283      	cmp	r3, r0
 80059e4:	6011      	str	r1, [r2, #0]
 80059e6:	d1e0      	bne.n	80059aa <_free_r+0x22>
 80059e8:	6818      	ldr	r0, [r3, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	6053      	str	r3, [r2, #4]
 80059ee:	4408      	add	r0, r1
 80059f0:	6010      	str	r0, [r2, #0]
 80059f2:	e7da      	b.n	80059aa <_free_r+0x22>
 80059f4:	d902      	bls.n	80059fc <_free_r+0x74>
 80059f6:	230c      	movs	r3, #12
 80059f8:	602b      	str	r3, [r5, #0]
 80059fa:	e7d6      	b.n	80059aa <_free_r+0x22>
 80059fc:	6820      	ldr	r0, [r4, #0]
 80059fe:	1821      	adds	r1, r4, r0
 8005a00:	428b      	cmp	r3, r1
 8005a02:	bf04      	itt	eq
 8005a04:	6819      	ldreq	r1, [r3, #0]
 8005a06:	685b      	ldreq	r3, [r3, #4]
 8005a08:	6063      	str	r3, [r4, #4]
 8005a0a:	bf04      	itt	eq
 8005a0c:	1809      	addeq	r1, r1, r0
 8005a0e:	6021      	streq	r1, [r4, #0]
 8005a10:	6054      	str	r4, [r2, #4]
 8005a12:	e7ca      	b.n	80059aa <_free_r+0x22>
 8005a14:	bd38      	pop	{r3, r4, r5, pc}
 8005a16:	bf00      	nop
 8005a18:	200003f0 	.word	0x200003f0

08005a1c <malloc>:
 8005a1c:	4b02      	ldr	r3, [pc, #8]	@ (8005a28 <malloc+0xc>)
 8005a1e:	4601      	mov	r1, r0
 8005a20:	6818      	ldr	r0, [r3, #0]
 8005a22:	f000 b825 	b.w	8005a70 <_malloc_r>
 8005a26:	bf00      	nop
 8005a28:	2000001c 	.word	0x2000001c

08005a2c <sbrk_aligned>:
 8005a2c:	b570      	push	{r4, r5, r6, lr}
 8005a2e:	4e0f      	ldr	r6, [pc, #60]	@ (8005a6c <sbrk_aligned+0x40>)
 8005a30:	460c      	mov	r4, r1
 8005a32:	6831      	ldr	r1, [r6, #0]
 8005a34:	4605      	mov	r5, r0
 8005a36:	b911      	cbnz	r1, 8005a3e <sbrk_aligned+0x12>
 8005a38:	f001 fe0c 	bl	8007654 <_sbrk_r>
 8005a3c:	6030      	str	r0, [r6, #0]
 8005a3e:	4621      	mov	r1, r4
 8005a40:	4628      	mov	r0, r5
 8005a42:	f001 fe07 	bl	8007654 <_sbrk_r>
 8005a46:	1c43      	adds	r3, r0, #1
 8005a48:	d103      	bne.n	8005a52 <sbrk_aligned+0x26>
 8005a4a:	f04f 34ff 	mov.w	r4, #4294967295
 8005a4e:	4620      	mov	r0, r4
 8005a50:	bd70      	pop	{r4, r5, r6, pc}
 8005a52:	1cc4      	adds	r4, r0, #3
 8005a54:	f024 0403 	bic.w	r4, r4, #3
 8005a58:	42a0      	cmp	r0, r4
 8005a5a:	d0f8      	beq.n	8005a4e <sbrk_aligned+0x22>
 8005a5c:	1a21      	subs	r1, r4, r0
 8005a5e:	4628      	mov	r0, r5
 8005a60:	f001 fdf8 	bl	8007654 <_sbrk_r>
 8005a64:	3001      	adds	r0, #1
 8005a66:	d1f2      	bne.n	8005a4e <sbrk_aligned+0x22>
 8005a68:	e7ef      	b.n	8005a4a <sbrk_aligned+0x1e>
 8005a6a:	bf00      	nop
 8005a6c:	200003ec 	.word	0x200003ec

08005a70 <_malloc_r>:
 8005a70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a74:	1ccd      	adds	r5, r1, #3
 8005a76:	f025 0503 	bic.w	r5, r5, #3
 8005a7a:	3508      	adds	r5, #8
 8005a7c:	2d0c      	cmp	r5, #12
 8005a7e:	bf38      	it	cc
 8005a80:	250c      	movcc	r5, #12
 8005a82:	2d00      	cmp	r5, #0
 8005a84:	4606      	mov	r6, r0
 8005a86:	db01      	blt.n	8005a8c <_malloc_r+0x1c>
 8005a88:	42a9      	cmp	r1, r5
 8005a8a:	d904      	bls.n	8005a96 <_malloc_r+0x26>
 8005a8c:	230c      	movs	r3, #12
 8005a8e:	6033      	str	r3, [r6, #0]
 8005a90:	2000      	movs	r0, #0
 8005a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005b6c <_malloc_r+0xfc>
 8005a9a:	f000 f869 	bl	8005b70 <__malloc_lock>
 8005a9e:	f8d8 3000 	ldr.w	r3, [r8]
 8005aa2:	461c      	mov	r4, r3
 8005aa4:	bb44      	cbnz	r4, 8005af8 <_malloc_r+0x88>
 8005aa6:	4629      	mov	r1, r5
 8005aa8:	4630      	mov	r0, r6
 8005aaa:	f7ff ffbf 	bl	8005a2c <sbrk_aligned>
 8005aae:	1c43      	adds	r3, r0, #1
 8005ab0:	4604      	mov	r4, r0
 8005ab2:	d158      	bne.n	8005b66 <_malloc_r+0xf6>
 8005ab4:	f8d8 4000 	ldr.w	r4, [r8]
 8005ab8:	4627      	mov	r7, r4
 8005aba:	2f00      	cmp	r7, #0
 8005abc:	d143      	bne.n	8005b46 <_malloc_r+0xd6>
 8005abe:	2c00      	cmp	r4, #0
 8005ac0:	d04b      	beq.n	8005b5a <_malloc_r+0xea>
 8005ac2:	6823      	ldr	r3, [r4, #0]
 8005ac4:	4639      	mov	r1, r7
 8005ac6:	4630      	mov	r0, r6
 8005ac8:	eb04 0903 	add.w	r9, r4, r3
 8005acc:	f001 fdc2 	bl	8007654 <_sbrk_r>
 8005ad0:	4581      	cmp	r9, r0
 8005ad2:	d142      	bne.n	8005b5a <_malloc_r+0xea>
 8005ad4:	6821      	ldr	r1, [r4, #0]
 8005ad6:	1a6d      	subs	r5, r5, r1
 8005ad8:	4629      	mov	r1, r5
 8005ada:	4630      	mov	r0, r6
 8005adc:	f7ff ffa6 	bl	8005a2c <sbrk_aligned>
 8005ae0:	3001      	adds	r0, #1
 8005ae2:	d03a      	beq.n	8005b5a <_malloc_r+0xea>
 8005ae4:	6823      	ldr	r3, [r4, #0]
 8005ae6:	442b      	add	r3, r5
 8005ae8:	6023      	str	r3, [r4, #0]
 8005aea:	f8d8 3000 	ldr.w	r3, [r8]
 8005aee:	685a      	ldr	r2, [r3, #4]
 8005af0:	bb62      	cbnz	r2, 8005b4c <_malloc_r+0xdc>
 8005af2:	f8c8 7000 	str.w	r7, [r8]
 8005af6:	e00f      	b.n	8005b18 <_malloc_r+0xa8>
 8005af8:	6822      	ldr	r2, [r4, #0]
 8005afa:	1b52      	subs	r2, r2, r5
 8005afc:	d420      	bmi.n	8005b40 <_malloc_r+0xd0>
 8005afe:	2a0b      	cmp	r2, #11
 8005b00:	d917      	bls.n	8005b32 <_malloc_r+0xc2>
 8005b02:	1961      	adds	r1, r4, r5
 8005b04:	42a3      	cmp	r3, r4
 8005b06:	6025      	str	r5, [r4, #0]
 8005b08:	bf18      	it	ne
 8005b0a:	6059      	strne	r1, [r3, #4]
 8005b0c:	6863      	ldr	r3, [r4, #4]
 8005b0e:	bf08      	it	eq
 8005b10:	f8c8 1000 	streq.w	r1, [r8]
 8005b14:	5162      	str	r2, [r4, r5]
 8005b16:	604b      	str	r3, [r1, #4]
 8005b18:	4630      	mov	r0, r6
 8005b1a:	f000 f82f 	bl	8005b7c <__malloc_unlock>
 8005b1e:	f104 000b 	add.w	r0, r4, #11
 8005b22:	1d23      	adds	r3, r4, #4
 8005b24:	f020 0007 	bic.w	r0, r0, #7
 8005b28:	1ac2      	subs	r2, r0, r3
 8005b2a:	bf1c      	itt	ne
 8005b2c:	1a1b      	subne	r3, r3, r0
 8005b2e:	50a3      	strne	r3, [r4, r2]
 8005b30:	e7af      	b.n	8005a92 <_malloc_r+0x22>
 8005b32:	6862      	ldr	r2, [r4, #4]
 8005b34:	42a3      	cmp	r3, r4
 8005b36:	bf0c      	ite	eq
 8005b38:	f8c8 2000 	streq.w	r2, [r8]
 8005b3c:	605a      	strne	r2, [r3, #4]
 8005b3e:	e7eb      	b.n	8005b18 <_malloc_r+0xa8>
 8005b40:	4623      	mov	r3, r4
 8005b42:	6864      	ldr	r4, [r4, #4]
 8005b44:	e7ae      	b.n	8005aa4 <_malloc_r+0x34>
 8005b46:	463c      	mov	r4, r7
 8005b48:	687f      	ldr	r7, [r7, #4]
 8005b4a:	e7b6      	b.n	8005aba <_malloc_r+0x4a>
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	42a3      	cmp	r3, r4
 8005b52:	d1fb      	bne.n	8005b4c <_malloc_r+0xdc>
 8005b54:	2300      	movs	r3, #0
 8005b56:	6053      	str	r3, [r2, #4]
 8005b58:	e7de      	b.n	8005b18 <_malloc_r+0xa8>
 8005b5a:	230c      	movs	r3, #12
 8005b5c:	6033      	str	r3, [r6, #0]
 8005b5e:	4630      	mov	r0, r6
 8005b60:	f000 f80c 	bl	8005b7c <__malloc_unlock>
 8005b64:	e794      	b.n	8005a90 <_malloc_r+0x20>
 8005b66:	6005      	str	r5, [r0, #0]
 8005b68:	e7d6      	b.n	8005b18 <_malloc_r+0xa8>
 8005b6a:	bf00      	nop
 8005b6c:	200003f0 	.word	0x200003f0

08005b70 <__malloc_lock>:
 8005b70:	4801      	ldr	r0, [pc, #4]	@ (8005b78 <__malloc_lock+0x8>)
 8005b72:	f7ff b8b2 	b.w	8004cda <__retarget_lock_acquire_recursive>
 8005b76:	bf00      	nop
 8005b78:	200003e8 	.word	0x200003e8

08005b7c <__malloc_unlock>:
 8005b7c:	4801      	ldr	r0, [pc, #4]	@ (8005b84 <__malloc_unlock+0x8>)
 8005b7e:	f7ff b8ad 	b.w	8004cdc <__retarget_lock_release_recursive>
 8005b82:	bf00      	nop
 8005b84:	200003e8 	.word	0x200003e8

08005b88 <_Balloc>:
 8005b88:	b570      	push	{r4, r5, r6, lr}
 8005b8a:	69c6      	ldr	r6, [r0, #28]
 8005b8c:	4604      	mov	r4, r0
 8005b8e:	460d      	mov	r5, r1
 8005b90:	b976      	cbnz	r6, 8005bb0 <_Balloc+0x28>
 8005b92:	2010      	movs	r0, #16
 8005b94:	f7ff ff42 	bl	8005a1c <malloc>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	61e0      	str	r0, [r4, #28]
 8005b9c:	b920      	cbnz	r0, 8005ba8 <_Balloc+0x20>
 8005b9e:	4b18      	ldr	r3, [pc, #96]	@ (8005c00 <_Balloc+0x78>)
 8005ba0:	4818      	ldr	r0, [pc, #96]	@ (8005c04 <_Balloc+0x7c>)
 8005ba2:	216b      	movs	r1, #107	@ 0x6b
 8005ba4:	f001 fd7c 	bl	80076a0 <__assert_func>
 8005ba8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005bac:	6006      	str	r6, [r0, #0]
 8005bae:	60c6      	str	r6, [r0, #12]
 8005bb0:	69e6      	ldr	r6, [r4, #28]
 8005bb2:	68f3      	ldr	r3, [r6, #12]
 8005bb4:	b183      	cbz	r3, 8005bd8 <_Balloc+0x50>
 8005bb6:	69e3      	ldr	r3, [r4, #28]
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005bbe:	b9b8      	cbnz	r0, 8005bf0 <_Balloc+0x68>
 8005bc0:	2101      	movs	r1, #1
 8005bc2:	fa01 f605 	lsl.w	r6, r1, r5
 8005bc6:	1d72      	adds	r2, r6, #5
 8005bc8:	0092      	lsls	r2, r2, #2
 8005bca:	4620      	mov	r0, r4
 8005bcc:	f001 fd86 	bl	80076dc <_calloc_r>
 8005bd0:	b160      	cbz	r0, 8005bec <_Balloc+0x64>
 8005bd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005bd6:	e00e      	b.n	8005bf6 <_Balloc+0x6e>
 8005bd8:	2221      	movs	r2, #33	@ 0x21
 8005bda:	2104      	movs	r1, #4
 8005bdc:	4620      	mov	r0, r4
 8005bde:	f001 fd7d 	bl	80076dc <_calloc_r>
 8005be2:	69e3      	ldr	r3, [r4, #28]
 8005be4:	60f0      	str	r0, [r6, #12]
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d1e4      	bne.n	8005bb6 <_Balloc+0x2e>
 8005bec:	2000      	movs	r0, #0
 8005bee:	bd70      	pop	{r4, r5, r6, pc}
 8005bf0:	6802      	ldr	r2, [r0, #0]
 8005bf2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005bfc:	e7f7      	b.n	8005bee <_Balloc+0x66>
 8005bfe:	bf00      	nop
 8005c00:	08008412 	.word	0x08008412
 8005c04:	08008492 	.word	0x08008492

08005c08 <_Bfree>:
 8005c08:	b570      	push	{r4, r5, r6, lr}
 8005c0a:	69c6      	ldr	r6, [r0, #28]
 8005c0c:	4605      	mov	r5, r0
 8005c0e:	460c      	mov	r4, r1
 8005c10:	b976      	cbnz	r6, 8005c30 <_Bfree+0x28>
 8005c12:	2010      	movs	r0, #16
 8005c14:	f7ff ff02 	bl	8005a1c <malloc>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	61e8      	str	r0, [r5, #28]
 8005c1c:	b920      	cbnz	r0, 8005c28 <_Bfree+0x20>
 8005c1e:	4b09      	ldr	r3, [pc, #36]	@ (8005c44 <_Bfree+0x3c>)
 8005c20:	4809      	ldr	r0, [pc, #36]	@ (8005c48 <_Bfree+0x40>)
 8005c22:	218f      	movs	r1, #143	@ 0x8f
 8005c24:	f001 fd3c 	bl	80076a0 <__assert_func>
 8005c28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005c2c:	6006      	str	r6, [r0, #0]
 8005c2e:	60c6      	str	r6, [r0, #12]
 8005c30:	b13c      	cbz	r4, 8005c42 <_Bfree+0x3a>
 8005c32:	69eb      	ldr	r3, [r5, #28]
 8005c34:	6862      	ldr	r2, [r4, #4]
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005c3c:	6021      	str	r1, [r4, #0]
 8005c3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005c42:	bd70      	pop	{r4, r5, r6, pc}
 8005c44:	08008412 	.word	0x08008412
 8005c48:	08008492 	.word	0x08008492

08005c4c <__multadd>:
 8005c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c50:	690d      	ldr	r5, [r1, #16]
 8005c52:	4607      	mov	r7, r0
 8005c54:	460c      	mov	r4, r1
 8005c56:	461e      	mov	r6, r3
 8005c58:	f101 0c14 	add.w	ip, r1, #20
 8005c5c:	2000      	movs	r0, #0
 8005c5e:	f8dc 3000 	ldr.w	r3, [ip]
 8005c62:	b299      	uxth	r1, r3
 8005c64:	fb02 6101 	mla	r1, r2, r1, r6
 8005c68:	0c1e      	lsrs	r6, r3, #16
 8005c6a:	0c0b      	lsrs	r3, r1, #16
 8005c6c:	fb02 3306 	mla	r3, r2, r6, r3
 8005c70:	b289      	uxth	r1, r1
 8005c72:	3001      	adds	r0, #1
 8005c74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005c78:	4285      	cmp	r5, r0
 8005c7a:	f84c 1b04 	str.w	r1, [ip], #4
 8005c7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005c82:	dcec      	bgt.n	8005c5e <__multadd+0x12>
 8005c84:	b30e      	cbz	r6, 8005cca <__multadd+0x7e>
 8005c86:	68a3      	ldr	r3, [r4, #8]
 8005c88:	42ab      	cmp	r3, r5
 8005c8a:	dc19      	bgt.n	8005cc0 <__multadd+0x74>
 8005c8c:	6861      	ldr	r1, [r4, #4]
 8005c8e:	4638      	mov	r0, r7
 8005c90:	3101      	adds	r1, #1
 8005c92:	f7ff ff79 	bl	8005b88 <_Balloc>
 8005c96:	4680      	mov	r8, r0
 8005c98:	b928      	cbnz	r0, 8005ca6 <__multadd+0x5a>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8005cd0 <__multadd+0x84>)
 8005c9e:	480d      	ldr	r0, [pc, #52]	@ (8005cd4 <__multadd+0x88>)
 8005ca0:	21ba      	movs	r1, #186	@ 0xba
 8005ca2:	f001 fcfd 	bl	80076a0 <__assert_func>
 8005ca6:	6922      	ldr	r2, [r4, #16]
 8005ca8:	3202      	adds	r2, #2
 8005caa:	f104 010c 	add.w	r1, r4, #12
 8005cae:	0092      	lsls	r2, r2, #2
 8005cb0:	300c      	adds	r0, #12
 8005cb2:	f001 fcdf 	bl	8007674 <memcpy>
 8005cb6:	4621      	mov	r1, r4
 8005cb8:	4638      	mov	r0, r7
 8005cba:	f7ff ffa5 	bl	8005c08 <_Bfree>
 8005cbe:	4644      	mov	r4, r8
 8005cc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005cc4:	3501      	adds	r5, #1
 8005cc6:	615e      	str	r6, [r3, #20]
 8005cc8:	6125      	str	r5, [r4, #16]
 8005cca:	4620      	mov	r0, r4
 8005ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cd0:	08008481 	.word	0x08008481
 8005cd4:	08008492 	.word	0x08008492

08005cd8 <__s2b>:
 8005cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cdc:	460c      	mov	r4, r1
 8005cde:	4615      	mov	r5, r2
 8005ce0:	461f      	mov	r7, r3
 8005ce2:	2209      	movs	r2, #9
 8005ce4:	3308      	adds	r3, #8
 8005ce6:	4606      	mov	r6, r0
 8005ce8:	fb93 f3f2 	sdiv	r3, r3, r2
 8005cec:	2100      	movs	r1, #0
 8005cee:	2201      	movs	r2, #1
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	db09      	blt.n	8005d08 <__s2b+0x30>
 8005cf4:	4630      	mov	r0, r6
 8005cf6:	f7ff ff47 	bl	8005b88 <_Balloc>
 8005cfa:	b940      	cbnz	r0, 8005d0e <__s2b+0x36>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	4b19      	ldr	r3, [pc, #100]	@ (8005d64 <__s2b+0x8c>)
 8005d00:	4819      	ldr	r0, [pc, #100]	@ (8005d68 <__s2b+0x90>)
 8005d02:	21d3      	movs	r1, #211	@ 0xd3
 8005d04:	f001 fccc 	bl	80076a0 <__assert_func>
 8005d08:	0052      	lsls	r2, r2, #1
 8005d0a:	3101      	adds	r1, #1
 8005d0c:	e7f0      	b.n	8005cf0 <__s2b+0x18>
 8005d0e:	9b08      	ldr	r3, [sp, #32]
 8005d10:	6143      	str	r3, [r0, #20]
 8005d12:	2d09      	cmp	r5, #9
 8005d14:	f04f 0301 	mov.w	r3, #1
 8005d18:	6103      	str	r3, [r0, #16]
 8005d1a:	dd16      	ble.n	8005d4a <__s2b+0x72>
 8005d1c:	f104 0909 	add.w	r9, r4, #9
 8005d20:	46c8      	mov	r8, r9
 8005d22:	442c      	add	r4, r5
 8005d24:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005d28:	4601      	mov	r1, r0
 8005d2a:	3b30      	subs	r3, #48	@ 0x30
 8005d2c:	220a      	movs	r2, #10
 8005d2e:	4630      	mov	r0, r6
 8005d30:	f7ff ff8c 	bl	8005c4c <__multadd>
 8005d34:	45a0      	cmp	r8, r4
 8005d36:	d1f5      	bne.n	8005d24 <__s2b+0x4c>
 8005d38:	f1a5 0408 	sub.w	r4, r5, #8
 8005d3c:	444c      	add	r4, r9
 8005d3e:	1b2d      	subs	r5, r5, r4
 8005d40:	1963      	adds	r3, r4, r5
 8005d42:	42bb      	cmp	r3, r7
 8005d44:	db04      	blt.n	8005d50 <__s2b+0x78>
 8005d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d4a:	340a      	adds	r4, #10
 8005d4c:	2509      	movs	r5, #9
 8005d4e:	e7f6      	b.n	8005d3e <__s2b+0x66>
 8005d50:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005d54:	4601      	mov	r1, r0
 8005d56:	3b30      	subs	r3, #48	@ 0x30
 8005d58:	220a      	movs	r2, #10
 8005d5a:	4630      	mov	r0, r6
 8005d5c:	f7ff ff76 	bl	8005c4c <__multadd>
 8005d60:	e7ee      	b.n	8005d40 <__s2b+0x68>
 8005d62:	bf00      	nop
 8005d64:	08008481 	.word	0x08008481
 8005d68:	08008492 	.word	0x08008492

08005d6c <__hi0bits>:
 8005d6c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005d70:	4603      	mov	r3, r0
 8005d72:	bf36      	itet	cc
 8005d74:	0403      	lslcc	r3, r0, #16
 8005d76:	2000      	movcs	r0, #0
 8005d78:	2010      	movcc	r0, #16
 8005d7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d7e:	bf3c      	itt	cc
 8005d80:	021b      	lslcc	r3, r3, #8
 8005d82:	3008      	addcc	r0, #8
 8005d84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d88:	bf3c      	itt	cc
 8005d8a:	011b      	lslcc	r3, r3, #4
 8005d8c:	3004      	addcc	r0, #4
 8005d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d92:	bf3c      	itt	cc
 8005d94:	009b      	lslcc	r3, r3, #2
 8005d96:	3002      	addcc	r0, #2
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	db05      	blt.n	8005da8 <__hi0bits+0x3c>
 8005d9c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005da0:	f100 0001 	add.w	r0, r0, #1
 8005da4:	bf08      	it	eq
 8005da6:	2020      	moveq	r0, #32
 8005da8:	4770      	bx	lr

08005daa <__lo0bits>:
 8005daa:	6803      	ldr	r3, [r0, #0]
 8005dac:	4602      	mov	r2, r0
 8005dae:	f013 0007 	ands.w	r0, r3, #7
 8005db2:	d00b      	beq.n	8005dcc <__lo0bits+0x22>
 8005db4:	07d9      	lsls	r1, r3, #31
 8005db6:	d421      	bmi.n	8005dfc <__lo0bits+0x52>
 8005db8:	0798      	lsls	r0, r3, #30
 8005dba:	bf49      	itett	mi
 8005dbc:	085b      	lsrmi	r3, r3, #1
 8005dbe:	089b      	lsrpl	r3, r3, #2
 8005dc0:	2001      	movmi	r0, #1
 8005dc2:	6013      	strmi	r3, [r2, #0]
 8005dc4:	bf5c      	itt	pl
 8005dc6:	6013      	strpl	r3, [r2, #0]
 8005dc8:	2002      	movpl	r0, #2
 8005dca:	4770      	bx	lr
 8005dcc:	b299      	uxth	r1, r3
 8005dce:	b909      	cbnz	r1, 8005dd4 <__lo0bits+0x2a>
 8005dd0:	0c1b      	lsrs	r3, r3, #16
 8005dd2:	2010      	movs	r0, #16
 8005dd4:	b2d9      	uxtb	r1, r3
 8005dd6:	b909      	cbnz	r1, 8005ddc <__lo0bits+0x32>
 8005dd8:	3008      	adds	r0, #8
 8005dda:	0a1b      	lsrs	r3, r3, #8
 8005ddc:	0719      	lsls	r1, r3, #28
 8005dde:	bf04      	itt	eq
 8005de0:	091b      	lsreq	r3, r3, #4
 8005de2:	3004      	addeq	r0, #4
 8005de4:	0799      	lsls	r1, r3, #30
 8005de6:	bf04      	itt	eq
 8005de8:	089b      	lsreq	r3, r3, #2
 8005dea:	3002      	addeq	r0, #2
 8005dec:	07d9      	lsls	r1, r3, #31
 8005dee:	d403      	bmi.n	8005df8 <__lo0bits+0x4e>
 8005df0:	085b      	lsrs	r3, r3, #1
 8005df2:	f100 0001 	add.w	r0, r0, #1
 8005df6:	d003      	beq.n	8005e00 <__lo0bits+0x56>
 8005df8:	6013      	str	r3, [r2, #0]
 8005dfa:	4770      	bx	lr
 8005dfc:	2000      	movs	r0, #0
 8005dfe:	4770      	bx	lr
 8005e00:	2020      	movs	r0, #32
 8005e02:	4770      	bx	lr

08005e04 <__i2b>:
 8005e04:	b510      	push	{r4, lr}
 8005e06:	460c      	mov	r4, r1
 8005e08:	2101      	movs	r1, #1
 8005e0a:	f7ff febd 	bl	8005b88 <_Balloc>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	b928      	cbnz	r0, 8005e1e <__i2b+0x1a>
 8005e12:	4b05      	ldr	r3, [pc, #20]	@ (8005e28 <__i2b+0x24>)
 8005e14:	4805      	ldr	r0, [pc, #20]	@ (8005e2c <__i2b+0x28>)
 8005e16:	f240 1145 	movw	r1, #325	@ 0x145
 8005e1a:	f001 fc41 	bl	80076a0 <__assert_func>
 8005e1e:	2301      	movs	r3, #1
 8005e20:	6144      	str	r4, [r0, #20]
 8005e22:	6103      	str	r3, [r0, #16]
 8005e24:	bd10      	pop	{r4, pc}
 8005e26:	bf00      	nop
 8005e28:	08008481 	.word	0x08008481
 8005e2c:	08008492 	.word	0x08008492

08005e30 <__multiply>:
 8005e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e34:	4614      	mov	r4, r2
 8005e36:	690a      	ldr	r2, [r1, #16]
 8005e38:	6923      	ldr	r3, [r4, #16]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	bfa8      	it	ge
 8005e3e:	4623      	movge	r3, r4
 8005e40:	460f      	mov	r7, r1
 8005e42:	bfa4      	itt	ge
 8005e44:	460c      	movge	r4, r1
 8005e46:	461f      	movge	r7, r3
 8005e48:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005e4c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005e50:	68a3      	ldr	r3, [r4, #8]
 8005e52:	6861      	ldr	r1, [r4, #4]
 8005e54:	eb0a 0609 	add.w	r6, sl, r9
 8005e58:	42b3      	cmp	r3, r6
 8005e5a:	b085      	sub	sp, #20
 8005e5c:	bfb8      	it	lt
 8005e5e:	3101      	addlt	r1, #1
 8005e60:	f7ff fe92 	bl	8005b88 <_Balloc>
 8005e64:	b930      	cbnz	r0, 8005e74 <__multiply+0x44>
 8005e66:	4602      	mov	r2, r0
 8005e68:	4b44      	ldr	r3, [pc, #272]	@ (8005f7c <__multiply+0x14c>)
 8005e6a:	4845      	ldr	r0, [pc, #276]	@ (8005f80 <__multiply+0x150>)
 8005e6c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005e70:	f001 fc16 	bl	80076a0 <__assert_func>
 8005e74:	f100 0514 	add.w	r5, r0, #20
 8005e78:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005e7c:	462b      	mov	r3, r5
 8005e7e:	2200      	movs	r2, #0
 8005e80:	4543      	cmp	r3, r8
 8005e82:	d321      	bcc.n	8005ec8 <__multiply+0x98>
 8005e84:	f107 0114 	add.w	r1, r7, #20
 8005e88:	f104 0214 	add.w	r2, r4, #20
 8005e8c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005e90:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005e94:	9302      	str	r3, [sp, #8]
 8005e96:	1b13      	subs	r3, r2, r4
 8005e98:	3b15      	subs	r3, #21
 8005e9a:	f023 0303 	bic.w	r3, r3, #3
 8005e9e:	3304      	adds	r3, #4
 8005ea0:	f104 0715 	add.w	r7, r4, #21
 8005ea4:	42ba      	cmp	r2, r7
 8005ea6:	bf38      	it	cc
 8005ea8:	2304      	movcc	r3, #4
 8005eaa:	9301      	str	r3, [sp, #4]
 8005eac:	9b02      	ldr	r3, [sp, #8]
 8005eae:	9103      	str	r1, [sp, #12]
 8005eb0:	428b      	cmp	r3, r1
 8005eb2:	d80c      	bhi.n	8005ece <__multiply+0x9e>
 8005eb4:	2e00      	cmp	r6, #0
 8005eb6:	dd03      	ble.n	8005ec0 <__multiply+0x90>
 8005eb8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d05b      	beq.n	8005f78 <__multiply+0x148>
 8005ec0:	6106      	str	r6, [r0, #16]
 8005ec2:	b005      	add	sp, #20
 8005ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec8:	f843 2b04 	str.w	r2, [r3], #4
 8005ecc:	e7d8      	b.n	8005e80 <__multiply+0x50>
 8005ece:	f8b1 a000 	ldrh.w	sl, [r1]
 8005ed2:	f1ba 0f00 	cmp.w	sl, #0
 8005ed6:	d024      	beq.n	8005f22 <__multiply+0xf2>
 8005ed8:	f104 0e14 	add.w	lr, r4, #20
 8005edc:	46a9      	mov	r9, r5
 8005ede:	f04f 0c00 	mov.w	ip, #0
 8005ee2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005ee6:	f8d9 3000 	ldr.w	r3, [r9]
 8005eea:	fa1f fb87 	uxth.w	fp, r7
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	fb0a 330b 	mla	r3, sl, fp, r3
 8005ef4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8005ef8:	f8d9 7000 	ldr.w	r7, [r9]
 8005efc:	4463      	add	r3, ip
 8005efe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005f02:	fb0a c70b 	mla	r7, sl, fp, ip
 8005f06:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005f10:	4572      	cmp	r2, lr
 8005f12:	f849 3b04 	str.w	r3, [r9], #4
 8005f16:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005f1a:	d8e2      	bhi.n	8005ee2 <__multiply+0xb2>
 8005f1c:	9b01      	ldr	r3, [sp, #4]
 8005f1e:	f845 c003 	str.w	ip, [r5, r3]
 8005f22:	9b03      	ldr	r3, [sp, #12]
 8005f24:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005f28:	3104      	adds	r1, #4
 8005f2a:	f1b9 0f00 	cmp.w	r9, #0
 8005f2e:	d021      	beq.n	8005f74 <__multiply+0x144>
 8005f30:	682b      	ldr	r3, [r5, #0]
 8005f32:	f104 0c14 	add.w	ip, r4, #20
 8005f36:	46ae      	mov	lr, r5
 8005f38:	f04f 0a00 	mov.w	sl, #0
 8005f3c:	f8bc b000 	ldrh.w	fp, [ip]
 8005f40:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005f44:	fb09 770b 	mla	r7, r9, fp, r7
 8005f48:	4457      	add	r7, sl
 8005f4a:	b29b      	uxth	r3, r3
 8005f4c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005f50:	f84e 3b04 	str.w	r3, [lr], #4
 8005f54:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005f58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f5c:	f8be 3000 	ldrh.w	r3, [lr]
 8005f60:	fb09 330a 	mla	r3, r9, sl, r3
 8005f64:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005f68:	4562      	cmp	r2, ip
 8005f6a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f6e:	d8e5      	bhi.n	8005f3c <__multiply+0x10c>
 8005f70:	9f01      	ldr	r7, [sp, #4]
 8005f72:	51eb      	str	r3, [r5, r7]
 8005f74:	3504      	adds	r5, #4
 8005f76:	e799      	b.n	8005eac <__multiply+0x7c>
 8005f78:	3e01      	subs	r6, #1
 8005f7a:	e79b      	b.n	8005eb4 <__multiply+0x84>
 8005f7c:	08008481 	.word	0x08008481
 8005f80:	08008492 	.word	0x08008492

08005f84 <__pow5mult>:
 8005f84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f88:	4615      	mov	r5, r2
 8005f8a:	f012 0203 	ands.w	r2, r2, #3
 8005f8e:	4607      	mov	r7, r0
 8005f90:	460e      	mov	r6, r1
 8005f92:	d007      	beq.n	8005fa4 <__pow5mult+0x20>
 8005f94:	4c25      	ldr	r4, [pc, #148]	@ (800602c <__pow5mult+0xa8>)
 8005f96:	3a01      	subs	r2, #1
 8005f98:	2300      	movs	r3, #0
 8005f9a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005f9e:	f7ff fe55 	bl	8005c4c <__multadd>
 8005fa2:	4606      	mov	r6, r0
 8005fa4:	10ad      	asrs	r5, r5, #2
 8005fa6:	d03d      	beq.n	8006024 <__pow5mult+0xa0>
 8005fa8:	69fc      	ldr	r4, [r7, #28]
 8005faa:	b97c      	cbnz	r4, 8005fcc <__pow5mult+0x48>
 8005fac:	2010      	movs	r0, #16
 8005fae:	f7ff fd35 	bl	8005a1c <malloc>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	61f8      	str	r0, [r7, #28]
 8005fb6:	b928      	cbnz	r0, 8005fc4 <__pow5mult+0x40>
 8005fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8006030 <__pow5mult+0xac>)
 8005fba:	481e      	ldr	r0, [pc, #120]	@ (8006034 <__pow5mult+0xb0>)
 8005fbc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005fc0:	f001 fb6e 	bl	80076a0 <__assert_func>
 8005fc4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005fc8:	6004      	str	r4, [r0, #0]
 8005fca:	60c4      	str	r4, [r0, #12]
 8005fcc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005fd0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005fd4:	b94c      	cbnz	r4, 8005fea <__pow5mult+0x66>
 8005fd6:	f240 2171 	movw	r1, #625	@ 0x271
 8005fda:	4638      	mov	r0, r7
 8005fdc:	f7ff ff12 	bl	8005e04 <__i2b>
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	f8c8 0008 	str.w	r0, [r8, #8]
 8005fe6:	4604      	mov	r4, r0
 8005fe8:	6003      	str	r3, [r0, #0]
 8005fea:	f04f 0900 	mov.w	r9, #0
 8005fee:	07eb      	lsls	r3, r5, #31
 8005ff0:	d50a      	bpl.n	8006008 <__pow5mult+0x84>
 8005ff2:	4631      	mov	r1, r6
 8005ff4:	4622      	mov	r2, r4
 8005ff6:	4638      	mov	r0, r7
 8005ff8:	f7ff ff1a 	bl	8005e30 <__multiply>
 8005ffc:	4631      	mov	r1, r6
 8005ffe:	4680      	mov	r8, r0
 8006000:	4638      	mov	r0, r7
 8006002:	f7ff fe01 	bl	8005c08 <_Bfree>
 8006006:	4646      	mov	r6, r8
 8006008:	106d      	asrs	r5, r5, #1
 800600a:	d00b      	beq.n	8006024 <__pow5mult+0xa0>
 800600c:	6820      	ldr	r0, [r4, #0]
 800600e:	b938      	cbnz	r0, 8006020 <__pow5mult+0x9c>
 8006010:	4622      	mov	r2, r4
 8006012:	4621      	mov	r1, r4
 8006014:	4638      	mov	r0, r7
 8006016:	f7ff ff0b 	bl	8005e30 <__multiply>
 800601a:	6020      	str	r0, [r4, #0]
 800601c:	f8c0 9000 	str.w	r9, [r0]
 8006020:	4604      	mov	r4, r0
 8006022:	e7e4      	b.n	8005fee <__pow5mult+0x6a>
 8006024:	4630      	mov	r0, r6
 8006026:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800602a:	bf00      	nop
 800602c:	080084ec 	.word	0x080084ec
 8006030:	08008412 	.word	0x08008412
 8006034:	08008492 	.word	0x08008492

08006038 <__lshift>:
 8006038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800603c:	460c      	mov	r4, r1
 800603e:	6849      	ldr	r1, [r1, #4]
 8006040:	6923      	ldr	r3, [r4, #16]
 8006042:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006046:	68a3      	ldr	r3, [r4, #8]
 8006048:	4607      	mov	r7, r0
 800604a:	4691      	mov	r9, r2
 800604c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006050:	f108 0601 	add.w	r6, r8, #1
 8006054:	42b3      	cmp	r3, r6
 8006056:	db0b      	blt.n	8006070 <__lshift+0x38>
 8006058:	4638      	mov	r0, r7
 800605a:	f7ff fd95 	bl	8005b88 <_Balloc>
 800605e:	4605      	mov	r5, r0
 8006060:	b948      	cbnz	r0, 8006076 <__lshift+0x3e>
 8006062:	4602      	mov	r2, r0
 8006064:	4b28      	ldr	r3, [pc, #160]	@ (8006108 <__lshift+0xd0>)
 8006066:	4829      	ldr	r0, [pc, #164]	@ (800610c <__lshift+0xd4>)
 8006068:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800606c:	f001 fb18 	bl	80076a0 <__assert_func>
 8006070:	3101      	adds	r1, #1
 8006072:	005b      	lsls	r3, r3, #1
 8006074:	e7ee      	b.n	8006054 <__lshift+0x1c>
 8006076:	2300      	movs	r3, #0
 8006078:	f100 0114 	add.w	r1, r0, #20
 800607c:	f100 0210 	add.w	r2, r0, #16
 8006080:	4618      	mov	r0, r3
 8006082:	4553      	cmp	r3, sl
 8006084:	db33      	blt.n	80060ee <__lshift+0xb6>
 8006086:	6920      	ldr	r0, [r4, #16]
 8006088:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800608c:	f104 0314 	add.w	r3, r4, #20
 8006090:	f019 091f 	ands.w	r9, r9, #31
 8006094:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006098:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800609c:	d02b      	beq.n	80060f6 <__lshift+0xbe>
 800609e:	f1c9 0e20 	rsb	lr, r9, #32
 80060a2:	468a      	mov	sl, r1
 80060a4:	2200      	movs	r2, #0
 80060a6:	6818      	ldr	r0, [r3, #0]
 80060a8:	fa00 f009 	lsl.w	r0, r0, r9
 80060ac:	4310      	orrs	r0, r2
 80060ae:	f84a 0b04 	str.w	r0, [sl], #4
 80060b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80060b6:	459c      	cmp	ip, r3
 80060b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80060bc:	d8f3      	bhi.n	80060a6 <__lshift+0x6e>
 80060be:	ebac 0304 	sub.w	r3, ip, r4
 80060c2:	3b15      	subs	r3, #21
 80060c4:	f023 0303 	bic.w	r3, r3, #3
 80060c8:	3304      	adds	r3, #4
 80060ca:	f104 0015 	add.w	r0, r4, #21
 80060ce:	4584      	cmp	ip, r0
 80060d0:	bf38      	it	cc
 80060d2:	2304      	movcc	r3, #4
 80060d4:	50ca      	str	r2, [r1, r3]
 80060d6:	b10a      	cbz	r2, 80060dc <__lshift+0xa4>
 80060d8:	f108 0602 	add.w	r6, r8, #2
 80060dc:	3e01      	subs	r6, #1
 80060de:	4638      	mov	r0, r7
 80060e0:	612e      	str	r6, [r5, #16]
 80060e2:	4621      	mov	r1, r4
 80060e4:	f7ff fd90 	bl	8005c08 <_Bfree>
 80060e8:	4628      	mov	r0, r5
 80060ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80060f2:	3301      	adds	r3, #1
 80060f4:	e7c5      	b.n	8006082 <__lshift+0x4a>
 80060f6:	3904      	subs	r1, #4
 80060f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80060fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8006100:	459c      	cmp	ip, r3
 8006102:	d8f9      	bhi.n	80060f8 <__lshift+0xc0>
 8006104:	e7ea      	b.n	80060dc <__lshift+0xa4>
 8006106:	bf00      	nop
 8006108:	08008481 	.word	0x08008481
 800610c:	08008492 	.word	0x08008492

08006110 <__mcmp>:
 8006110:	690a      	ldr	r2, [r1, #16]
 8006112:	4603      	mov	r3, r0
 8006114:	6900      	ldr	r0, [r0, #16]
 8006116:	1a80      	subs	r0, r0, r2
 8006118:	b530      	push	{r4, r5, lr}
 800611a:	d10e      	bne.n	800613a <__mcmp+0x2a>
 800611c:	3314      	adds	r3, #20
 800611e:	3114      	adds	r1, #20
 8006120:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006124:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006128:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800612c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006130:	4295      	cmp	r5, r2
 8006132:	d003      	beq.n	800613c <__mcmp+0x2c>
 8006134:	d205      	bcs.n	8006142 <__mcmp+0x32>
 8006136:	f04f 30ff 	mov.w	r0, #4294967295
 800613a:	bd30      	pop	{r4, r5, pc}
 800613c:	42a3      	cmp	r3, r4
 800613e:	d3f3      	bcc.n	8006128 <__mcmp+0x18>
 8006140:	e7fb      	b.n	800613a <__mcmp+0x2a>
 8006142:	2001      	movs	r0, #1
 8006144:	e7f9      	b.n	800613a <__mcmp+0x2a>
	...

08006148 <__mdiff>:
 8006148:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800614c:	4689      	mov	r9, r1
 800614e:	4606      	mov	r6, r0
 8006150:	4611      	mov	r1, r2
 8006152:	4648      	mov	r0, r9
 8006154:	4614      	mov	r4, r2
 8006156:	f7ff ffdb 	bl	8006110 <__mcmp>
 800615a:	1e05      	subs	r5, r0, #0
 800615c:	d112      	bne.n	8006184 <__mdiff+0x3c>
 800615e:	4629      	mov	r1, r5
 8006160:	4630      	mov	r0, r6
 8006162:	f7ff fd11 	bl	8005b88 <_Balloc>
 8006166:	4602      	mov	r2, r0
 8006168:	b928      	cbnz	r0, 8006176 <__mdiff+0x2e>
 800616a:	4b3f      	ldr	r3, [pc, #252]	@ (8006268 <__mdiff+0x120>)
 800616c:	f240 2137 	movw	r1, #567	@ 0x237
 8006170:	483e      	ldr	r0, [pc, #248]	@ (800626c <__mdiff+0x124>)
 8006172:	f001 fa95 	bl	80076a0 <__assert_func>
 8006176:	2301      	movs	r3, #1
 8006178:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800617c:	4610      	mov	r0, r2
 800617e:	b003      	add	sp, #12
 8006180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006184:	bfbc      	itt	lt
 8006186:	464b      	movlt	r3, r9
 8006188:	46a1      	movlt	r9, r4
 800618a:	4630      	mov	r0, r6
 800618c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006190:	bfba      	itte	lt
 8006192:	461c      	movlt	r4, r3
 8006194:	2501      	movlt	r5, #1
 8006196:	2500      	movge	r5, #0
 8006198:	f7ff fcf6 	bl	8005b88 <_Balloc>
 800619c:	4602      	mov	r2, r0
 800619e:	b918      	cbnz	r0, 80061a8 <__mdiff+0x60>
 80061a0:	4b31      	ldr	r3, [pc, #196]	@ (8006268 <__mdiff+0x120>)
 80061a2:	f240 2145 	movw	r1, #581	@ 0x245
 80061a6:	e7e3      	b.n	8006170 <__mdiff+0x28>
 80061a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80061ac:	6926      	ldr	r6, [r4, #16]
 80061ae:	60c5      	str	r5, [r0, #12]
 80061b0:	f109 0310 	add.w	r3, r9, #16
 80061b4:	f109 0514 	add.w	r5, r9, #20
 80061b8:	f104 0e14 	add.w	lr, r4, #20
 80061bc:	f100 0b14 	add.w	fp, r0, #20
 80061c0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80061c4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80061c8:	9301      	str	r3, [sp, #4]
 80061ca:	46d9      	mov	r9, fp
 80061cc:	f04f 0c00 	mov.w	ip, #0
 80061d0:	9b01      	ldr	r3, [sp, #4]
 80061d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80061d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80061da:	9301      	str	r3, [sp, #4]
 80061dc:	fa1f f38a 	uxth.w	r3, sl
 80061e0:	4619      	mov	r1, r3
 80061e2:	b283      	uxth	r3, r0
 80061e4:	1acb      	subs	r3, r1, r3
 80061e6:	0c00      	lsrs	r0, r0, #16
 80061e8:	4463      	add	r3, ip
 80061ea:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80061ee:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80061f8:	4576      	cmp	r6, lr
 80061fa:	f849 3b04 	str.w	r3, [r9], #4
 80061fe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006202:	d8e5      	bhi.n	80061d0 <__mdiff+0x88>
 8006204:	1b33      	subs	r3, r6, r4
 8006206:	3b15      	subs	r3, #21
 8006208:	f023 0303 	bic.w	r3, r3, #3
 800620c:	3415      	adds	r4, #21
 800620e:	3304      	adds	r3, #4
 8006210:	42a6      	cmp	r6, r4
 8006212:	bf38      	it	cc
 8006214:	2304      	movcc	r3, #4
 8006216:	441d      	add	r5, r3
 8006218:	445b      	add	r3, fp
 800621a:	461e      	mov	r6, r3
 800621c:	462c      	mov	r4, r5
 800621e:	4544      	cmp	r4, r8
 8006220:	d30e      	bcc.n	8006240 <__mdiff+0xf8>
 8006222:	f108 0103 	add.w	r1, r8, #3
 8006226:	1b49      	subs	r1, r1, r5
 8006228:	f021 0103 	bic.w	r1, r1, #3
 800622c:	3d03      	subs	r5, #3
 800622e:	45a8      	cmp	r8, r5
 8006230:	bf38      	it	cc
 8006232:	2100      	movcc	r1, #0
 8006234:	440b      	add	r3, r1
 8006236:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800623a:	b191      	cbz	r1, 8006262 <__mdiff+0x11a>
 800623c:	6117      	str	r7, [r2, #16]
 800623e:	e79d      	b.n	800617c <__mdiff+0x34>
 8006240:	f854 1b04 	ldr.w	r1, [r4], #4
 8006244:	46e6      	mov	lr, ip
 8006246:	0c08      	lsrs	r0, r1, #16
 8006248:	fa1c fc81 	uxtah	ip, ip, r1
 800624c:	4471      	add	r1, lr
 800624e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006252:	b289      	uxth	r1, r1
 8006254:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006258:	f846 1b04 	str.w	r1, [r6], #4
 800625c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006260:	e7dd      	b.n	800621e <__mdiff+0xd6>
 8006262:	3f01      	subs	r7, #1
 8006264:	e7e7      	b.n	8006236 <__mdiff+0xee>
 8006266:	bf00      	nop
 8006268:	08008481 	.word	0x08008481
 800626c:	08008492 	.word	0x08008492

08006270 <__ulp>:
 8006270:	b082      	sub	sp, #8
 8006272:	ed8d 0b00 	vstr	d0, [sp]
 8006276:	9a01      	ldr	r2, [sp, #4]
 8006278:	4b0f      	ldr	r3, [pc, #60]	@ (80062b8 <__ulp+0x48>)
 800627a:	4013      	ands	r3, r2
 800627c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006280:	2b00      	cmp	r3, #0
 8006282:	dc08      	bgt.n	8006296 <__ulp+0x26>
 8006284:	425b      	negs	r3, r3
 8006286:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800628a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800628e:	da04      	bge.n	800629a <__ulp+0x2a>
 8006290:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006294:	4113      	asrs	r3, r2
 8006296:	2200      	movs	r2, #0
 8006298:	e008      	b.n	80062ac <__ulp+0x3c>
 800629a:	f1a2 0314 	sub.w	r3, r2, #20
 800629e:	2b1e      	cmp	r3, #30
 80062a0:	bfda      	itte	le
 80062a2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80062a6:	40da      	lsrle	r2, r3
 80062a8:	2201      	movgt	r2, #1
 80062aa:	2300      	movs	r3, #0
 80062ac:	4619      	mov	r1, r3
 80062ae:	4610      	mov	r0, r2
 80062b0:	ec41 0b10 	vmov	d0, r0, r1
 80062b4:	b002      	add	sp, #8
 80062b6:	4770      	bx	lr
 80062b8:	7ff00000 	.word	0x7ff00000

080062bc <__b2d>:
 80062bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062c0:	6906      	ldr	r6, [r0, #16]
 80062c2:	f100 0814 	add.w	r8, r0, #20
 80062c6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80062ca:	1f37      	subs	r7, r6, #4
 80062cc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80062d0:	4610      	mov	r0, r2
 80062d2:	f7ff fd4b 	bl	8005d6c <__hi0bits>
 80062d6:	f1c0 0320 	rsb	r3, r0, #32
 80062da:	280a      	cmp	r0, #10
 80062dc:	600b      	str	r3, [r1, #0]
 80062de:	491b      	ldr	r1, [pc, #108]	@ (800634c <__b2d+0x90>)
 80062e0:	dc15      	bgt.n	800630e <__b2d+0x52>
 80062e2:	f1c0 0c0b 	rsb	ip, r0, #11
 80062e6:	fa22 f30c 	lsr.w	r3, r2, ip
 80062ea:	45b8      	cmp	r8, r7
 80062ec:	ea43 0501 	orr.w	r5, r3, r1
 80062f0:	bf34      	ite	cc
 80062f2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80062f6:	2300      	movcs	r3, #0
 80062f8:	3015      	adds	r0, #21
 80062fa:	fa02 f000 	lsl.w	r0, r2, r0
 80062fe:	fa23 f30c 	lsr.w	r3, r3, ip
 8006302:	4303      	orrs	r3, r0
 8006304:	461c      	mov	r4, r3
 8006306:	ec45 4b10 	vmov	d0, r4, r5
 800630a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800630e:	45b8      	cmp	r8, r7
 8006310:	bf3a      	itte	cc
 8006312:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006316:	f1a6 0708 	subcc.w	r7, r6, #8
 800631a:	2300      	movcs	r3, #0
 800631c:	380b      	subs	r0, #11
 800631e:	d012      	beq.n	8006346 <__b2d+0x8a>
 8006320:	f1c0 0120 	rsb	r1, r0, #32
 8006324:	fa23 f401 	lsr.w	r4, r3, r1
 8006328:	4082      	lsls	r2, r0
 800632a:	4322      	orrs	r2, r4
 800632c:	4547      	cmp	r7, r8
 800632e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8006332:	bf8c      	ite	hi
 8006334:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006338:	2200      	movls	r2, #0
 800633a:	4083      	lsls	r3, r0
 800633c:	40ca      	lsrs	r2, r1
 800633e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8006342:	4313      	orrs	r3, r2
 8006344:	e7de      	b.n	8006304 <__b2d+0x48>
 8006346:	ea42 0501 	orr.w	r5, r2, r1
 800634a:	e7db      	b.n	8006304 <__b2d+0x48>
 800634c:	3ff00000 	.word	0x3ff00000

08006350 <__d2b>:
 8006350:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006354:	460f      	mov	r7, r1
 8006356:	2101      	movs	r1, #1
 8006358:	ec59 8b10 	vmov	r8, r9, d0
 800635c:	4616      	mov	r6, r2
 800635e:	f7ff fc13 	bl	8005b88 <_Balloc>
 8006362:	4604      	mov	r4, r0
 8006364:	b930      	cbnz	r0, 8006374 <__d2b+0x24>
 8006366:	4602      	mov	r2, r0
 8006368:	4b23      	ldr	r3, [pc, #140]	@ (80063f8 <__d2b+0xa8>)
 800636a:	4824      	ldr	r0, [pc, #144]	@ (80063fc <__d2b+0xac>)
 800636c:	f240 310f 	movw	r1, #783	@ 0x30f
 8006370:	f001 f996 	bl	80076a0 <__assert_func>
 8006374:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006378:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800637c:	b10d      	cbz	r5, 8006382 <__d2b+0x32>
 800637e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006382:	9301      	str	r3, [sp, #4]
 8006384:	f1b8 0300 	subs.w	r3, r8, #0
 8006388:	d023      	beq.n	80063d2 <__d2b+0x82>
 800638a:	4668      	mov	r0, sp
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	f7ff fd0c 	bl	8005daa <__lo0bits>
 8006392:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006396:	b1d0      	cbz	r0, 80063ce <__d2b+0x7e>
 8006398:	f1c0 0320 	rsb	r3, r0, #32
 800639c:	fa02 f303 	lsl.w	r3, r2, r3
 80063a0:	430b      	orrs	r3, r1
 80063a2:	40c2      	lsrs	r2, r0
 80063a4:	6163      	str	r3, [r4, #20]
 80063a6:	9201      	str	r2, [sp, #4]
 80063a8:	9b01      	ldr	r3, [sp, #4]
 80063aa:	61a3      	str	r3, [r4, #24]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	bf0c      	ite	eq
 80063b0:	2201      	moveq	r2, #1
 80063b2:	2202      	movne	r2, #2
 80063b4:	6122      	str	r2, [r4, #16]
 80063b6:	b1a5      	cbz	r5, 80063e2 <__d2b+0x92>
 80063b8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80063bc:	4405      	add	r5, r0
 80063be:	603d      	str	r5, [r7, #0]
 80063c0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80063c4:	6030      	str	r0, [r6, #0]
 80063c6:	4620      	mov	r0, r4
 80063c8:	b003      	add	sp, #12
 80063ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80063ce:	6161      	str	r1, [r4, #20]
 80063d0:	e7ea      	b.n	80063a8 <__d2b+0x58>
 80063d2:	a801      	add	r0, sp, #4
 80063d4:	f7ff fce9 	bl	8005daa <__lo0bits>
 80063d8:	9b01      	ldr	r3, [sp, #4]
 80063da:	6163      	str	r3, [r4, #20]
 80063dc:	3020      	adds	r0, #32
 80063de:	2201      	movs	r2, #1
 80063e0:	e7e8      	b.n	80063b4 <__d2b+0x64>
 80063e2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80063e6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80063ea:	6038      	str	r0, [r7, #0]
 80063ec:	6918      	ldr	r0, [r3, #16]
 80063ee:	f7ff fcbd 	bl	8005d6c <__hi0bits>
 80063f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80063f6:	e7e5      	b.n	80063c4 <__d2b+0x74>
 80063f8:	08008481 	.word	0x08008481
 80063fc:	08008492 	.word	0x08008492

08006400 <__ratio>:
 8006400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006404:	b085      	sub	sp, #20
 8006406:	e9cd 1000 	strd	r1, r0, [sp]
 800640a:	a902      	add	r1, sp, #8
 800640c:	f7ff ff56 	bl	80062bc <__b2d>
 8006410:	9800      	ldr	r0, [sp, #0]
 8006412:	a903      	add	r1, sp, #12
 8006414:	ec55 4b10 	vmov	r4, r5, d0
 8006418:	f7ff ff50 	bl	80062bc <__b2d>
 800641c:	9b01      	ldr	r3, [sp, #4]
 800641e:	6919      	ldr	r1, [r3, #16]
 8006420:	9b00      	ldr	r3, [sp, #0]
 8006422:	691b      	ldr	r3, [r3, #16]
 8006424:	1ac9      	subs	r1, r1, r3
 8006426:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800642a:	1a9b      	subs	r3, r3, r2
 800642c:	ec5b ab10 	vmov	sl, fp, d0
 8006430:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006434:	2b00      	cmp	r3, #0
 8006436:	bfce      	itee	gt
 8006438:	462a      	movgt	r2, r5
 800643a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800643e:	465a      	movle	r2, fp
 8006440:	462f      	mov	r7, r5
 8006442:	46d9      	mov	r9, fp
 8006444:	bfcc      	ite	gt
 8006446:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800644a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800644e:	464b      	mov	r3, r9
 8006450:	4652      	mov	r2, sl
 8006452:	4620      	mov	r0, r4
 8006454:	4639      	mov	r1, r7
 8006456:	f7fa fa19 	bl	800088c <__aeabi_ddiv>
 800645a:	ec41 0b10 	vmov	d0, r0, r1
 800645e:	b005      	add	sp, #20
 8006460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006464 <__copybits>:
 8006464:	3901      	subs	r1, #1
 8006466:	b570      	push	{r4, r5, r6, lr}
 8006468:	1149      	asrs	r1, r1, #5
 800646a:	6914      	ldr	r4, [r2, #16]
 800646c:	3101      	adds	r1, #1
 800646e:	f102 0314 	add.w	r3, r2, #20
 8006472:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006476:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800647a:	1f05      	subs	r5, r0, #4
 800647c:	42a3      	cmp	r3, r4
 800647e:	d30c      	bcc.n	800649a <__copybits+0x36>
 8006480:	1aa3      	subs	r3, r4, r2
 8006482:	3b11      	subs	r3, #17
 8006484:	f023 0303 	bic.w	r3, r3, #3
 8006488:	3211      	adds	r2, #17
 800648a:	42a2      	cmp	r2, r4
 800648c:	bf88      	it	hi
 800648e:	2300      	movhi	r3, #0
 8006490:	4418      	add	r0, r3
 8006492:	2300      	movs	r3, #0
 8006494:	4288      	cmp	r0, r1
 8006496:	d305      	bcc.n	80064a4 <__copybits+0x40>
 8006498:	bd70      	pop	{r4, r5, r6, pc}
 800649a:	f853 6b04 	ldr.w	r6, [r3], #4
 800649e:	f845 6f04 	str.w	r6, [r5, #4]!
 80064a2:	e7eb      	b.n	800647c <__copybits+0x18>
 80064a4:	f840 3b04 	str.w	r3, [r0], #4
 80064a8:	e7f4      	b.n	8006494 <__copybits+0x30>

080064aa <__any_on>:
 80064aa:	f100 0214 	add.w	r2, r0, #20
 80064ae:	6900      	ldr	r0, [r0, #16]
 80064b0:	114b      	asrs	r3, r1, #5
 80064b2:	4298      	cmp	r0, r3
 80064b4:	b510      	push	{r4, lr}
 80064b6:	db11      	blt.n	80064dc <__any_on+0x32>
 80064b8:	dd0a      	ble.n	80064d0 <__any_on+0x26>
 80064ba:	f011 011f 	ands.w	r1, r1, #31
 80064be:	d007      	beq.n	80064d0 <__any_on+0x26>
 80064c0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80064c4:	fa24 f001 	lsr.w	r0, r4, r1
 80064c8:	fa00 f101 	lsl.w	r1, r0, r1
 80064cc:	428c      	cmp	r4, r1
 80064ce:	d10b      	bne.n	80064e8 <__any_on+0x3e>
 80064d0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d803      	bhi.n	80064e0 <__any_on+0x36>
 80064d8:	2000      	movs	r0, #0
 80064da:	bd10      	pop	{r4, pc}
 80064dc:	4603      	mov	r3, r0
 80064de:	e7f7      	b.n	80064d0 <__any_on+0x26>
 80064e0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80064e4:	2900      	cmp	r1, #0
 80064e6:	d0f5      	beq.n	80064d4 <__any_on+0x2a>
 80064e8:	2001      	movs	r0, #1
 80064ea:	e7f6      	b.n	80064da <__any_on+0x30>

080064ec <sulp>:
 80064ec:	b570      	push	{r4, r5, r6, lr}
 80064ee:	4604      	mov	r4, r0
 80064f0:	460d      	mov	r5, r1
 80064f2:	ec45 4b10 	vmov	d0, r4, r5
 80064f6:	4616      	mov	r6, r2
 80064f8:	f7ff feba 	bl	8006270 <__ulp>
 80064fc:	ec51 0b10 	vmov	r0, r1, d0
 8006500:	b17e      	cbz	r6, 8006522 <sulp+0x36>
 8006502:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006506:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800650a:	2b00      	cmp	r3, #0
 800650c:	dd09      	ble.n	8006522 <sulp+0x36>
 800650e:	051b      	lsls	r3, r3, #20
 8006510:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006514:	2400      	movs	r4, #0
 8006516:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800651a:	4622      	mov	r2, r4
 800651c:	462b      	mov	r3, r5
 800651e:	f7fa f88b 	bl	8000638 <__aeabi_dmul>
 8006522:	ec41 0b10 	vmov	d0, r0, r1
 8006526:	bd70      	pop	{r4, r5, r6, pc}

08006528 <_strtod_l>:
 8006528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800652c:	b09f      	sub	sp, #124	@ 0x7c
 800652e:	460c      	mov	r4, r1
 8006530:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006532:	2200      	movs	r2, #0
 8006534:	921a      	str	r2, [sp, #104]	@ 0x68
 8006536:	9005      	str	r0, [sp, #20]
 8006538:	f04f 0a00 	mov.w	sl, #0
 800653c:	f04f 0b00 	mov.w	fp, #0
 8006540:	460a      	mov	r2, r1
 8006542:	9219      	str	r2, [sp, #100]	@ 0x64
 8006544:	7811      	ldrb	r1, [r2, #0]
 8006546:	292b      	cmp	r1, #43	@ 0x2b
 8006548:	d04a      	beq.n	80065e0 <_strtod_l+0xb8>
 800654a:	d838      	bhi.n	80065be <_strtod_l+0x96>
 800654c:	290d      	cmp	r1, #13
 800654e:	d832      	bhi.n	80065b6 <_strtod_l+0x8e>
 8006550:	2908      	cmp	r1, #8
 8006552:	d832      	bhi.n	80065ba <_strtod_l+0x92>
 8006554:	2900      	cmp	r1, #0
 8006556:	d03b      	beq.n	80065d0 <_strtod_l+0xa8>
 8006558:	2200      	movs	r2, #0
 800655a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800655c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800655e:	782a      	ldrb	r2, [r5, #0]
 8006560:	2a30      	cmp	r2, #48	@ 0x30
 8006562:	f040 80b3 	bne.w	80066cc <_strtod_l+0x1a4>
 8006566:	786a      	ldrb	r2, [r5, #1]
 8006568:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800656c:	2a58      	cmp	r2, #88	@ 0x58
 800656e:	d16e      	bne.n	800664e <_strtod_l+0x126>
 8006570:	9302      	str	r3, [sp, #8]
 8006572:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006574:	9301      	str	r3, [sp, #4]
 8006576:	ab1a      	add	r3, sp, #104	@ 0x68
 8006578:	9300      	str	r3, [sp, #0]
 800657a:	4a8e      	ldr	r2, [pc, #568]	@ (80067b4 <_strtod_l+0x28c>)
 800657c:	9805      	ldr	r0, [sp, #20]
 800657e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006580:	a919      	add	r1, sp, #100	@ 0x64
 8006582:	f001 f927 	bl	80077d4 <__gethex>
 8006586:	f010 060f 	ands.w	r6, r0, #15
 800658a:	4604      	mov	r4, r0
 800658c:	d005      	beq.n	800659a <_strtod_l+0x72>
 800658e:	2e06      	cmp	r6, #6
 8006590:	d128      	bne.n	80065e4 <_strtod_l+0xbc>
 8006592:	3501      	adds	r5, #1
 8006594:	2300      	movs	r3, #0
 8006596:	9519      	str	r5, [sp, #100]	@ 0x64
 8006598:	930b      	str	r3, [sp, #44]	@ 0x2c
 800659a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800659c:	2b00      	cmp	r3, #0
 800659e:	f040 858e 	bne.w	80070be <_strtod_l+0xb96>
 80065a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065a4:	b1cb      	cbz	r3, 80065da <_strtod_l+0xb2>
 80065a6:	4652      	mov	r2, sl
 80065a8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80065ac:	ec43 2b10 	vmov	d0, r2, r3
 80065b0:	b01f      	add	sp, #124	@ 0x7c
 80065b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065b6:	2920      	cmp	r1, #32
 80065b8:	d1ce      	bne.n	8006558 <_strtod_l+0x30>
 80065ba:	3201      	adds	r2, #1
 80065bc:	e7c1      	b.n	8006542 <_strtod_l+0x1a>
 80065be:	292d      	cmp	r1, #45	@ 0x2d
 80065c0:	d1ca      	bne.n	8006558 <_strtod_l+0x30>
 80065c2:	2101      	movs	r1, #1
 80065c4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80065c6:	1c51      	adds	r1, r2, #1
 80065c8:	9119      	str	r1, [sp, #100]	@ 0x64
 80065ca:	7852      	ldrb	r2, [r2, #1]
 80065cc:	2a00      	cmp	r2, #0
 80065ce:	d1c5      	bne.n	800655c <_strtod_l+0x34>
 80065d0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80065d2:	9419      	str	r4, [sp, #100]	@ 0x64
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f040 8570 	bne.w	80070ba <_strtod_l+0xb92>
 80065da:	4652      	mov	r2, sl
 80065dc:	465b      	mov	r3, fp
 80065de:	e7e5      	b.n	80065ac <_strtod_l+0x84>
 80065e0:	2100      	movs	r1, #0
 80065e2:	e7ef      	b.n	80065c4 <_strtod_l+0x9c>
 80065e4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80065e6:	b13a      	cbz	r2, 80065f8 <_strtod_l+0xd0>
 80065e8:	2135      	movs	r1, #53	@ 0x35
 80065ea:	a81c      	add	r0, sp, #112	@ 0x70
 80065ec:	f7ff ff3a 	bl	8006464 <__copybits>
 80065f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80065f2:	9805      	ldr	r0, [sp, #20]
 80065f4:	f7ff fb08 	bl	8005c08 <_Bfree>
 80065f8:	3e01      	subs	r6, #1
 80065fa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80065fc:	2e04      	cmp	r6, #4
 80065fe:	d806      	bhi.n	800660e <_strtod_l+0xe6>
 8006600:	e8df f006 	tbb	[pc, r6]
 8006604:	201d0314 	.word	0x201d0314
 8006608:	14          	.byte	0x14
 8006609:	00          	.byte	0x00
 800660a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800660e:	05e1      	lsls	r1, r4, #23
 8006610:	bf48      	it	mi
 8006612:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006616:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800661a:	0d1b      	lsrs	r3, r3, #20
 800661c:	051b      	lsls	r3, r3, #20
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1bb      	bne.n	800659a <_strtod_l+0x72>
 8006622:	f7fe fb2f 	bl	8004c84 <__errno>
 8006626:	2322      	movs	r3, #34	@ 0x22
 8006628:	6003      	str	r3, [r0, #0]
 800662a:	e7b6      	b.n	800659a <_strtod_l+0x72>
 800662c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006630:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006634:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006638:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800663c:	e7e7      	b.n	800660e <_strtod_l+0xe6>
 800663e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80067bc <_strtod_l+0x294>
 8006642:	e7e4      	b.n	800660e <_strtod_l+0xe6>
 8006644:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006648:	f04f 3aff 	mov.w	sl, #4294967295
 800664c:	e7df      	b.n	800660e <_strtod_l+0xe6>
 800664e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006650:	1c5a      	adds	r2, r3, #1
 8006652:	9219      	str	r2, [sp, #100]	@ 0x64
 8006654:	785b      	ldrb	r3, [r3, #1]
 8006656:	2b30      	cmp	r3, #48	@ 0x30
 8006658:	d0f9      	beq.n	800664e <_strtod_l+0x126>
 800665a:	2b00      	cmp	r3, #0
 800665c:	d09d      	beq.n	800659a <_strtod_l+0x72>
 800665e:	2301      	movs	r3, #1
 8006660:	9309      	str	r3, [sp, #36]	@ 0x24
 8006662:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006664:	930c      	str	r3, [sp, #48]	@ 0x30
 8006666:	2300      	movs	r3, #0
 8006668:	9308      	str	r3, [sp, #32]
 800666a:	930a      	str	r3, [sp, #40]	@ 0x28
 800666c:	461f      	mov	r7, r3
 800666e:	220a      	movs	r2, #10
 8006670:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006672:	7805      	ldrb	r5, [r0, #0]
 8006674:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006678:	b2d9      	uxtb	r1, r3
 800667a:	2909      	cmp	r1, #9
 800667c:	d928      	bls.n	80066d0 <_strtod_l+0x1a8>
 800667e:	494e      	ldr	r1, [pc, #312]	@ (80067b8 <_strtod_l+0x290>)
 8006680:	2201      	movs	r2, #1
 8006682:	f000 ffd5 	bl	8007630 <strncmp>
 8006686:	2800      	cmp	r0, #0
 8006688:	d032      	beq.n	80066f0 <_strtod_l+0x1c8>
 800668a:	2000      	movs	r0, #0
 800668c:	462a      	mov	r2, r5
 800668e:	4681      	mov	r9, r0
 8006690:	463d      	mov	r5, r7
 8006692:	4603      	mov	r3, r0
 8006694:	2a65      	cmp	r2, #101	@ 0x65
 8006696:	d001      	beq.n	800669c <_strtod_l+0x174>
 8006698:	2a45      	cmp	r2, #69	@ 0x45
 800669a:	d114      	bne.n	80066c6 <_strtod_l+0x19e>
 800669c:	b91d      	cbnz	r5, 80066a6 <_strtod_l+0x17e>
 800669e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80066a0:	4302      	orrs	r2, r0
 80066a2:	d095      	beq.n	80065d0 <_strtod_l+0xa8>
 80066a4:	2500      	movs	r5, #0
 80066a6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80066a8:	1c62      	adds	r2, r4, #1
 80066aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80066ac:	7862      	ldrb	r2, [r4, #1]
 80066ae:	2a2b      	cmp	r2, #43	@ 0x2b
 80066b0:	d077      	beq.n	80067a2 <_strtod_l+0x27a>
 80066b2:	2a2d      	cmp	r2, #45	@ 0x2d
 80066b4:	d07b      	beq.n	80067ae <_strtod_l+0x286>
 80066b6:	f04f 0c00 	mov.w	ip, #0
 80066ba:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80066be:	2909      	cmp	r1, #9
 80066c0:	f240 8082 	bls.w	80067c8 <_strtod_l+0x2a0>
 80066c4:	9419      	str	r4, [sp, #100]	@ 0x64
 80066c6:	f04f 0800 	mov.w	r8, #0
 80066ca:	e0a2      	b.n	8006812 <_strtod_l+0x2ea>
 80066cc:	2300      	movs	r3, #0
 80066ce:	e7c7      	b.n	8006660 <_strtod_l+0x138>
 80066d0:	2f08      	cmp	r7, #8
 80066d2:	bfd5      	itete	le
 80066d4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80066d6:	9908      	ldrgt	r1, [sp, #32]
 80066d8:	fb02 3301 	mlale	r3, r2, r1, r3
 80066dc:	fb02 3301 	mlagt	r3, r2, r1, r3
 80066e0:	f100 0001 	add.w	r0, r0, #1
 80066e4:	bfd4      	ite	le
 80066e6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80066e8:	9308      	strgt	r3, [sp, #32]
 80066ea:	3701      	adds	r7, #1
 80066ec:	9019      	str	r0, [sp, #100]	@ 0x64
 80066ee:	e7bf      	b.n	8006670 <_strtod_l+0x148>
 80066f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80066f2:	1c5a      	adds	r2, r3, #1
 80066f4:	9219      	str	r2, [sp, #100]	@ 0x64
 80066f6:	785a      	ldrb	r2, [r3, #1]
 80066f8:	b37f      	cbz	r7, 800675a <_strtod_l+0x232>
 80066fa:	4681      	mov	r9, r0
 80066fc:	463d      	mov	r5, r7
 80066fe:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006702:	2b09      	cmp	r3, #9
 8006704:	d912      	bls.n	800672c <_strtod_l+0x204>
 8006706:	2301      	movs	r3, #1
 8006708:	e7c4      	b.n	8006694 <_strtod_l+0x16c>
 800670a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800670c:	1c5a      	adds	r2, r3, #1
 800670e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006710:	785a      	ldrb	r2, [r3, #1]
 8006712:	3001      	adds	r0, #1
 8006714:	2a30      	cmp	r2, #48	@ 0x30
 8006716:	d0f8      	beq.n	800670a <_strtod_l+0x1e2>
 8006718:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800671c:	2b08      	cmp	r3, #8
 800671e:	f200 84d3 	bhi.w	80070c8 <_strtod_l+0xba0>
 8006722:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006724:	930c      	str	r3, [sp, #48]	@ 0x30
 8006726:	4681      	mov	r9, r0
 8006728:	2000      	movs	r0, #0
 800672a:	4605      	mov	r5, r0
 800672c:	3a30      	subs	r2, #48	@ 0x30
 800672e:	f100 0301 	add.w	r3, r0, #1
 8006732:	d02a      	beq.n	800678a <_strtod_l+0x262>
 8006734:	4499      	add	r9, r3
 8006736:	eb00 0c05 	add.w	ip, r0, r5
 800673a:	462b      	mov	r3, r5
 800673c:	210a      	movs	r1, #10
 800673e:	4563      	cmp	r3, ip
 8006740:	d10d      	bne.n	800675e <_strtod_l+0x236>
 8006742:	1c69      	adds	r1, r5, #1
 8006744:	4401      	add	r1, r0
 8006746:	4428      	add	r0, r5
 8006748:	2808      	cmp	r0, #8
 800674a:	dc16      	bgt.n	800677a <_strtod_l+0x252>
 800674c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800674e:	230a      	movs	r3, #10
 8006750:	fb03 2300 	mla	r3, r3, r0, r2
 8006754:	930a      	str	r3, [sp, #40]	@ 0x28
 8006756:	2300      	movs	r3, #0
 8006758:	e018      	b.n	800678c <_strtod_l+0x264>
 800675a:	4638      	mov	r0, r7
 800675c:	e7da      	b.n	8006714 <_strtod_l+0x1ec>
 800675e:	2b08      	cmp	r3, #8
 8006760:	f103 0301 	add.w	r3, r3, #1
 8006764:	dc03      	bgt.n	800676e <_strtod_l+0x246>
 8006766:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006768:	434e      	muls	r6, r1
 800676a:	960a      	str	r6, [sp, #40]	@ 0x28
 800676c:	e7e7      	b.n	800673e <_strtod_l+0x216>
 800676e:	2b10      	cmp	r3, #16
 8006770:	bfde      	ittt	le
 8006772:	9e08      	ldrle	r6, [sp, #32]
 8006774:	434e      	mulle	r6, r1
 8006776:	9608      	strle	r6, [sp, #32]
 8006778:	e7e1      	b.n	800673e <_strtod_l+0x216>
 800677a:	280f      	cmp	r0, #15
 800677c:	dceb      	bgt.n	8006756 <_strtod_l+0x22e>
 800677e:	9808      	ldr	r0, [sp, #32]
 8006780:	230a      	movs	r3, #10
 8006782:	fb03 2300 	mla	r3, r3, r0, r2
 8006786:	9308      	str	r3, [sp, #32]
 8006788:	e7e5      	b.n	8006756 <_strtod_l+0x22e>
 800678a:	4629      	mov	r1, r5
 800678c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800678e:	1c50      	adds	r0, r2, #1
 8006790:	9019      	str	r0, [sp, #100]	@ 0x64
 8006792:	7852      	ldrb	r2, [r2, #1]
 8006794:	4618      	mov	r0, r3
 8006796:	460d      	mov	r5, r1
 8006798:	e7b1      	b.n	80066fe <_strtod_l+0x1d6>
 800679a:	f04f 0900 	mov.w	r9, #0
 800679e:	2301      	movs	r3, #1
 80067a0:	e77d      	b.n	800669e <_strtod_l+0x176>
 80067a2:	f04f 0c00 	mov.w	ip, #0
 80067a6:	1ca2      	adds	r2, r4, #2
 80067a8:	9219      	str	r2, [sp, #100]	@ 0x64
 80067aa:	78a2      	ldrb	r2, [r4, #2]
 80067ac:	e785      	b.n	80066ba <_strtod_l+0x192>
 80067ae:	f04f 0c01 	mov.w	ip, #1
 80067b2:	e7f8      	b.n	80067a6 <_strtod_l+0x27e>
 80067b4:	08008600 	.word	0x08008600
 80067b8:	080085e8 	.word	0x080085e8
 80067bc:	7ff00000 	.word	0x7ff00000
 80067c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80067c2:	1c51      	adds	r1, r2, #1
 80067c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80067c6:	7852      	ldrb	r2, [r2, #1]
 80067c8:	2a30      	cmp	r2, #48	@ 0x30
 80067ca:	d0f9      	beq.n	80067c0 <_strtod_l+0x298>
 80067cc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80067d0:	2908      	cmp	r1, #8
 80067d2:	f63f af78 	bhi.w	80066c6 <_strtod_l+0x19e>
 80067d6:	3a30      	subs	r2, #48	@ 0x30
 80067d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80067da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80067dc:	920f      	str	r2, [sp, #60]	@ 0x3c
 80067de:	f04f 080a 	mov.w	r8, #10
 80067e2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80067e4:	1c56      	adds	r6, r2, #1
 80067e6:	9619      	str	r6, [sp, #100]	@ 0x64
 80067e8:	7852      	ldrb	r2, [r2, #1]
 80067ea:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80067ee:	f1be 0f09 	cmp.w	lr, #9
 80067f2:	d939      	bls.n	8006868 <_strtod_l+0x340>
 80067f4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80067f6:	1a76      	subs	r6, r6, r1
 80067f8:	2e08      	cmp	r6, #8
 80067fa:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80067fe:	dc03      	bgt.n	8006808 <_strtod_l+0x2e0>
 8006800:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006802:	4588      	cmp	r8, r1
 8006804:	bfa8      	it	ge
 8006806:	4688      	movge	r8, r1
 8006808:	f1bc 0f00 	cmp.w	ip, #0
 800680c:	d001      	beq.n	8006812 <_strtod_l+0x2ea>
 800680e:	f1c8 0800 	rsb	r8, r8, #0
 8006812:	2d00      	cmp	r5, #0
 8006814:	d14e      	bne.n	80068b4 <_strtod_l+0x38c>
 8006816:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006818:	4308      	orrs	r0, r1
 800681a:	f47f aebe 	bne.w	800659a <_strtod_l+0x72>
 800681e:	2b00      	cmp	r3, #0
 8006820:	f47f aed6 	bne.w	80065d0 <_strtod_l+0xa8>
 8006824:	2a69      	cmp	r2, #105	@ 0x69
 8006826:	d028      	beq.n	800687a <_strtod_l+0x352>
 8006828:	dc25      	bgt.n	8006876 <_strtod_l+0x34e>
 800682a:	2a49      	cmp	r2, #73	@ 0x49
 800682c:	d025      	beq.n	800687a <_strtod_l+0x352>
 800682e:	2a4e      	cmp	r2, #78	@ 0x4e
 8006830:	f47f aece 	bne.w	80065d0 <_strtod_l+0xa8>
 8006834:	499b      	ldr	r1, [pc, #620]	@ (8006aa4 <_strtod_l+0x57c>)
 8006836:	a819      	add	r0, sp, #100	@ 0x64
 8006838:	f001 f9ee 	bl	8007c18 <__match>
 800683c:	2800      	cmp	r0, #0
 800683e:	f43f aec7 	beq.w	80065d0 <_strtod_l+0xa8>
 8006842:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006844:	781b      	ldrb	r3, [r3, #0]
 8006846:	2b28      	cmp	r3, #40	@ 0x28
 8006848:	d12e      	bne.n	80068a8 <_strtod_l+0x380>
 800684a:	4997      	ldr	r1, [pc, #604]	@ (8006aa8 <_strtod_l+0x580>)
 800684c:	aa1c      	add	r2, sp, #112	@ 0x70
 800684e:	a819      	add	r0, sp, #100	@ 0x64
 8006850:	f001 f9f6 	bl	8007c40 <__hexnan>
 8006854:	2805      	cmp	r0, #5
 8006856:	d127      	bne.n	80068a8 <_strtod_l+0x380>
 8006858:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800685a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800685e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006862:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006866:	e698      	b.n	800659a <_strtod_l+0x72>
 8006868:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800686a:	fb08 2101 	mla	r1, r8, r1, r2
 800686e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006872:	920e      	str	r2, [sp, #56]	@ 0x38
 8006874:	e7b5      	b.n	80067e2 <_strtod_l+0x2ba>
 8006876:	2a6e      	cmp	r2, #110	@ 0x6e
 8006878:	e7da      	b.n	8006830 <_strtod_l+0x308>
 800687a:	498c      	ldr	r1, [pc, #560]	@ (8006aac <_strtod_l+0x584>)
 800687c:	a819      	add	r0, sp, #100	@ 0x64
 800687e:	f001 f9cb 	bl	8007c18 <__match>
 8006882:	2800      	cmp	r0, #0
 8006884:	f43f aea4 	beq.w	80065d0 <_strtod_l+0xa8>
 8006888:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800688a:	4989      	ldr	r1, [pc, #548]	@ (8006ab0 <_strtod_l+0x588>)
 800688c:	3b01      	subs	r3, #1
 800688e:	a819      	add	r0, sp, #100	@ 0x64
 8006890:	9319      	str	r3, [sp, #100]	@ 0x64
 8006892:	f001 f9c1 	bl	8007c18 <__match>
 8006896:	b910      	cbnz	r0, 800689e <_strtod_l+0x376>
 8006898:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800689a:	3301      	adds	r3, #1
 800689c:	9319      	str	r3, [sp, #100]	@ 0x64
 800689e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8006ac0 <_strtod_l+0x598>
 80068a2:	f04f 0a00 	mov.w	sl, #0
 80068a6:	e678      	b.n	800659a <_strtod_l+0x72>
 80068a8:	4882      	ldr	r0, [pc, #520]	@ (8006ab4 <_strtod_l+0x58c>)
 80068aa:	f000 fef1 	bl	8007690 <nan>
 80068ae:	ec5b ab10 	vmov	sl, fp, d0
 80068b2:	e672      	b.n	800659a <_strtod_l+0x72>
 80068b4:	eba8 0309 	sub.w	r3, r8, r9
 80068b8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80068ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80068bc:	2f00      	cmp	r7, #0
 80068be:	bf08      	it	eq
 80068c0:	462f      	moveq	r7, r5
 80068c2:	2d10      	cmp	r5, #16
 80068c4:	462c      	mov	r4, r5
 80068c6:	bfa8      	it	ge
 80068c8:	2410      	movge	r4, #16
 80068ca:	f7f9 fe3b 	bl	8000544 <__aeabi_ui2d>
 80068ce:	2d09      	cmp	r5, #9
 80068d0:	4682      	mov	sl, r0
 80068d2:	468b      	mov	fp, r1
 80068d4:	dc13      	bgt.n	80068fe <_strtod_l+0x3d6>
 80068d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068d8:	2b00      	cmp	r3, #0
 80068da:	f43f ae5e 	beq.w	800659a <_strtod_l+0x72>
 80068de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068e0:	dd78      	ble.n	80069d4 <_strtod_l+0x4ac>
 80068e2:	2b16      	cmp	r3, #22
 80068e4:	dc5f      	bgt.n	80069a6 <_strtod_l+0x47e>
 80068e6:	4974      	ldr	r1, [pc, #464]	@ (8006ab8 <_strtod_l+0x590>)
 80068e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80068ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068f0:	4652      	mov	r2, sl
 80068f2:	465b      	mov	r3, fp
 80068f4:	f7f9 fea0 	bl	8000638 <__aeabi_dmul>
 80068f8:	4682      	mov	sl, r0
 80068fa:	468b      	mov	fp, r1
 80068fc:	e64d      	b.n	800659a <_strtod_l+0x72>
 80068fe:	4b6e      	ldr	r3, [pc, #440]	@ (8006ab8 <_strtod_l+0x590>)
 8006900:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006904:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006908:	f7f9 fe96 	bl	8000638 <__aeabi_dmul>
 800690c:	4682      	mov	sl, r0
 800690e:	9808      	ldr	r0, [sp, #32]
 8006910:	468b      	mov	fp, r1
 8006912:	f7f9 fe17 	bl	8000544 <__aeabi_ui2d>
 8006916:	4602      	mov	r2, r0
 8006918:	460b      	mov	r3, r1
 800691a:	4650      	mov	r0, sl
 800691c:	4659      	mov	r1, fp
 800691e:	f7f9 fcd5 	bl	80002cc <__adddf3>
 8006922:	2d0f      	cmp	r5, #15
 8006924:	4682      	mov	sl, r0
 8006926:	468b      	mov	fp, r1
 8006928:	ddd5      	ble.n	80068d6 <_strtod_l+0x3ae>
 800692a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800692c:	1b2c      	subs	r4, r5, r4
 800692e:	441c      	add	r4, r3
 8006930:	2c00      	cmp	r4, #0
 8006932:	f340 8096 	ble.w	8006a62 <_strtod_l+0x53a>
 8006936:	f014 030f 	ands.w	r3, r4, #15
 800693a:	d00a      	beq.n	8006952 <_strtod_l+0x42a>
 800693c:	495e      	ldr	r1, [pc, #376]	@ (8006ab8 <_strtod_l+0x590>)
 800693e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006942:	4652      	mov	r2, sl
 8006944:	465b      	mov	r3, fp
 8006946:	e9d1 0100 	ldrd	r0, r1, [r1]
 800694a:	f7f9 fe75 	bl	8000638 <__aeabi_dmul>
 800694e:	4682      	mov	sl, r0
 8006950:	468b      	mov	fp, r1
 8006952:	f034 040f 	bics.w	r4, r4, #15
 8006956:	d073      	beq.n	8006a40 <_strtod_l+0x518>
 8006958:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800695c:	dd48      	ble.n	80069f0 <_strtod_l+0x4c8>
 800695e:	2400      	movs	r4, #0
 8006960:	46a0      	mov	r8, r4
 8006962:	940a      	str	r4, [sp, #40]	@ 0x28
 8006964:	46a1      	mov	r9, r4
 8006966:	9a05      	ldr	r2, [sp, #20]
 8006968:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8006ac0 <_strtod_l+0x598>
 800696c:	2322      	movs	r3, #34	@ 0x22
 800696e:	6013      	str	r3, [r2, #0]
 8006970:	f04f 0a00 	mov.w	sl, #0
 8006974:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006976:	2b00      	cmp	r3, #0
 8006978:	f43f ae0f 	beq.w	800659a <_strtod_l+0x72>
 800697c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800697e:	9805      	ldr	r0, [sp, #20]
 8006980:	f7ff f942 	bl	8005c08 <_Bfree>
 8006984:	9805      	ldr	r0, [sp, #20]
 8006986:	4649      	mov	r1, r9
 8006988:	f7ff f93e 	bl	8005c08 <_Bfree>
 800698c:	9805      	ldr	r0, [sp, #20]
 800698e:	4641      	mov	r1, r8
 8006990:	f7ff f93a 	bl	8005c08 <_Bfree>
 8006994:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006996:	9805      	ldr	r0, [sp, #20]
 8006998:	f7ff f936 	bl	8005c08 <_Bfree>
 800699c:	9805      	ldr	r0, [sp, #20]
 800699e:	4621      	mov	r1, r4
 80069a0:	f7ff f932 	bl	8005c08 <_Bfree>
 80069a4:	e5f9      	b.n	800659a <_strtod_l+0x72>
 80069a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069a8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80069ac:	4293      	cmp	r3, r2
 80069ae:	dbbc      	blt.n	800692a <_strtod_l+0x402>
 80069b0:	4c41      	ldr	r4, [pc, #260]	@ (8006ab8 <_strtod_l+0x590>)
 80069b2:	f1c5 050f 	rsb	r5, r5, #15
 80069b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80069ba:	4652      	mov	r2, sl
 80069bc:	465b      	mov	r3, fp
 80069be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80069c2:	f7f9 fe39 	bl	8000638 <__aeabi_dmul>
 80069c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069c8:	1b5d      	subs	r5, r3, r5
 80069ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80069ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 80069d2:	e78f      	b.n	80068f4 <_strtod_l+0x3cc>
 80069d4:	3316      	adds	r3, #22
 80069d6:	dba8      	blt.n	800692a <_strtod_l+0x402>
 80069d8:	4b37      	ldr	r3, [pc, #220]	@ (8006ab8 <_strtod_l+0x590>)
 80069da:	eba9 0808 	sub.w	r8, r9, r8
 80069de:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80069e2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80069e6:	4650      	mov	r0, sl
 80069e8:	4659      	mov	r1, fp
 80069ea:	f7f9 ff4f 	bl	800088c <__aeabi_ddiv>
 80069ee:	e783      	b.n	80068f8 <_strtod_l+0x3d0>
 80069f0:	4b32      	ldr	r3, [pc, #200]	@ (8006abc <_strtod_l+0x594>)
 80069f2:	9308      	str	r3, [sp, #32]
 80069f4:	2300      	movs	r3, #0
 80069f6:	1124      	asrs	r4, r4, #4
 80069f8:	4650      	mov	r0, sl
 80069fa:	4659      	mov	r1, fp
 80069fc:	461e      	mov	r6, r3
 80069fe:	2c01      	cmp	r4, #1
 8006a00:	dc21      	bgt.n	8006a46 <_strtod_l+0x51e>
 8006a02:	b10b      	cbz	r3, 8006a08 <_strtod_l+0x4e0>
 8006a04:	4682      	mov	sl, r0
 8006a06:	468b      	mov	fp, r1
 8006a08:	492c      	ldr	r1, [pc, #176]	@ (8006abc <_strtod_l+0x594>)
 8006a0a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006a0e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006a12:	4652      	mov	r2, sl
 8006a14:	465b      	mov	r3, fp
 8006a16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a1a:	f7f9 fe0d 	bl	8000638 <__aeabi_dmul>
 8006a1e:	4b28      	ldr	r3, [pc, #160]	@ (8006ac0 <_strtod_l+0x598>)
 8006a20:	460a      	mov	r2, r1
 8006a22:	400b      	ands	r3, r1
 8006a24:	4927      	ldr	r1, [pc, #156]	@ (8006ac4 <_strtod_l+0x59c>)
 8006a26:	428b      	cmp	r3, r1
 8006a28:	4682      	mov	sl, r0
 8006a2a:	d898      	bhi.n	800695e <_strtod_l+0x436>
 8006a2c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006a30:	428b      	cmp	r3, r1
 8006a32:	bf86      	itte	hi
 8006a34:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8006ac8 <_strtod_l+0x5a0>
 8006a38:	f04f 3aff 	movhi.w	sl, #4294967295
 8006a3c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006a40:	2300      	movs	r3, #0
 8006a42:	9308      	str	r3, [sp, #32]
 8006a44:	e07a      	b.n	8006b3c <_strtod_l+0x614>
 8006a46:	07e2      	lsls	r2, r4, #31
 8006a48:	d505      	bpl.n	8006a56 <_strtod_l+0x52e>
 8006a4a:	9b08      	ldr	r3, [sp, #32]
 8006a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a50:	f7f9 fdf2 	bl	8000638 <__aeabi_dmul>
 8006a54:	2301      	movs	r3, #1
 8006a56:	9a08      	ldr	r2, [sp, #32]
 8006a58:	3208      	adds	r2, #8
 8006a5a:	3601      	adds	r6, #1
 8006a5c:	1064      	asrs	r4, r4, #1
 8006a5e:	9208      	str	r2, [sp, #32]
 8006a60:	e7cd      	b.n	80069fe <_strtod_l+0x4d6>
 8006a62:	d0ed      	beq.n	8006a40 <_strtod_l+0x518>
 8006a64:	4264      	negs	r4, r4
 8006a66:	f014 020f 	ands.w	r2, r4, #15
 8006a6a:	d00a      	beq.n	8006a82 <_strtod_l+0x55a>
 8006a6c:	4b12      	ldr	r3, [pc, #72]	@ (8006ab8 <_strtod_l+0x590>)
 8006a6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a72:	4650      	mov	r0, sl
 8006a74:	4659      	mov	r1, fp
 8006a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a7a:	f7f9 ff07 	bl	800088c <__aeabi_ddiv>
 8006a7e:	4682      	mov	sl, r0
 8006a80:	468b      	mov	fp, r1
 8006a82:	1124      	asrs	r4, r4, #4
 8006a84:	d0dc      	beq.n	8006a40 <_strtod_l+0x518>
 8006a86:	2c1f      	cmp	r4, #31
 8006a88:	dd20      	ble.n	8006acc <_strtod_l+0x5a4>
 8006a8a:	2400      	movs	r4, #0
 8006a8c:	46a0      	mov	r8, r4
 8006a8e:	940a      	str	r4, [sp, #40]	@ 0x28
 8006a90:	46a1      	mov	r9, r4
 8006a92:	9a05      	ldr	r2, [sp, #20]
 8006a94:	2322      	movs	r3, #34	@ 0x22
 8006a96:	f04f 0a00 	mov.w	sl, #0
 8006a9a:	f04f 0b00 	mov.w	fp, #0
 8006a9e:	6013      	str	r3, [r2, #0]
 8006aa0:	e768      	b.n	8006974 <_strtod_l+0x44c>
 8006aa2:	bf00      	nop
 8006aa4:	080083d9 	.word	0x080083d9
 8006aa8:	080085ec 	.word	0x080085ec
 8006aac:	080083d1 	.word	0x080083d1
 8006ab0:	08008408 	.word	0x08008408
 8006ab4:	08008795 	.word	0x08008795
 8006ab8:	08008520 	.word	0x08008520
 8006abc:	080084f8 	.word	0x080084f8
 8006ac0:	7ff00000 	.word	0x7ff00000
 8006ac4:	7ca00000 	.word	0x7ca00000
 8006ac8:	7fefffff 	.word	0x7fefffff
 8006acc:	f014 0310 	ands.w	r3, r4, #16
 8006ad0:	bf18      	it	ne
 8006ad2:	236a      	movne	r3, #106	@ 0x6a
 8006ad4:	4ea9      	ldr	r6, [pc, #676]	@ (8006d7c <_strtod_l+0x854>)
 8006ad6:	9308      	str	r3, [sp, #32]
 8006ad8:	4650      	mov	r0, sl
 8006ada:	4659      	mov	r1, fp
 8006adc:	2300      	movs	r3, #0
 8006ade:	07e2      	lsls	r2, r4, #31
 8006ae0:	d504      	bpl.n	8006aec <_strtod_l+0x5c4>
 8006ae2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006ae6:	f7f9 fda7 	bl	8000638 <__aeabi_dmul>
 8006aea:	2301      	movs	r3, #1
 8006aec:	1064      	asrs	r4, r4, #1
 8006aee:	f106 0608 	add.w	r6, r6, #8
 8006af2:	d1f4      	bne.n	8006ade <_strtod_l+0x5b6>
 8006af4:	b10b      	cbz	r3, 8006afa <_strtod_l+0x5d2>
 8006af6:	4682      	mov	sl, r0
 8006af8:	468b      	mov	fp, r1
 8006afa:	9b08      	ldr	r3, [sp, #32]
 8006afc:	b1b3      	cbz	r3, 8006b2c <_strtod_l+0x604>
 8006afe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006b02:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	4659      	mov	r1, fp
 8006b0a:	dd0f      	ble.n	8006b2c <_strtod_l+0x604>
 8006b0c:	2b1f      	cmp	r3, #31
 8006b0e:	dd55      	ble.n	8006bbc <_strtod_l+0x694>
 8006b10:	2b34      	cmp	r3, #52	@ 0x34
 8006b12:	bfde      	ittt	le
 8006b14:	f04f 33ff 	movle.w	r3, #4294967295
 8006b18:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006b1c:	4093      	lslle	r3, r2
 8006b1e:	f04f 0a00 	mov.w	sl, #0
 8006b22:	bfcc      	ite	gt
 8006b24:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006b28:	ea03 0b01 	andle.w	fp, r3, r1
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	2300      	movs	r3, #0
 8006b30:	4650      	mov	r0, sl
 8006b32:	4659      	mov	r1, fp
 8006b34:	f7f9 ffe8 	bl	8000b08 <__aeabi_dcmpeq>
 8006b38:	2800      	cmp	r0, #0
 8006b3a:	d1a6      	bne.n	8006a8a <_strtod_l+0x562>
 8006b3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b3e:	9300      	str	r3, [sp, #0]
 8006b40:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006b42:	9805      	ldr	r0, [sp, #20]
 8006b44:	462b      	mov	r3, r5
 8006b46:	463a      	mov	r2, r7
 8006b48:	f7ff f8c6 	bl	8005cd8 <__s2b>
 8006b4c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b4e:	2800      	cmp	r0, #0
 8006b50:	f43f af05 	beq.w	800695e <_strtod_l+0x436>
 8006b54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b56:	2a00      	cmp	r2, #0
 8006b58:	eba9 0308 	sub.w	r3, r9, r8
 8006b5c:	bfa8      	it	ge
 8006b5e:	2300      	movge	r3, #0
 8006b60:	9312      	str	r3, [sp, #72]	@ 0x48
 8006b62:	2400      	movs	r4, #0
 8006b64:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006b68:	9316      	str	r3, [sp, #88]	@ 0x58
 8006b6a:	46a0      	mov	r8, r4
 8006b6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b6e:	9805      	ldr	r0, [sp, #20]
 8006b70:	6859      	ldr	r1, [r3, #4]
 8006b72:	f7ff f809 	bl	8005b88 <_Balloc>
 8006b76:	4681      	mov	r9, r0
 8006b78:	2800      	cmp	r0, #0
 8006b7a:	f43f aef4 	beq.w	8006966 <_strtod_l+0x43e>
 8006b7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b80:	691a      	ldr	r2, [r3, #16]
 8006b82:	3202      	adds	r2, #2
 8006b84:	f103 010c 	add.w	r1, r3, #12
 8006b88:	0092      	lsls	r2, r2, #2
 8006b8a:	300c      	adds	r0, #12
 8006b8c:	f000 fd72 	bl	8007674 <memcpy>
 8006b90:	ec4b ab10 	vmov	d0, sl, fp
 8006b94:	9805      	ldr	r0, [sp, #20]
 8006b96:	aa1c      	add	r2, sp, #112	@ 0x70
 8006b98:	a91b      	add	r1, sp, #108	@ 0x6c
 8006b9a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006b9e:	f7ff fbd7 	bl	8006350 <__d2b>
 8006ba2:	901a      	str	r0, [sp, #104]	@ 0x68
 8006ba4:	2800      	cmp	r0, #0
 8006ba6:	f43f aede 	beq.w	8006966 <_strtod_l+0x43e>
 8006baa:	9805      	ldr	r0, [sp, #20]
 8006bac:	2101      	movs	r1, #1
 8006bae:	f7ff f929 	bl	8005e04 <__i2b>
 8006bb2:	4680      	mov	r8, r0
 8006bb4:	b948      	cbnz	r0, 8006bca <_strtod_l+0x6a2>
 8006bb6:	f04f 0800 	mov.w	r8, #0
 8006bba:	e6d4      	b.n	8006966 <_strtod_l+0x43e>
 8006bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8006bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc4:	ea03 0a0a 	and.w	sl, r3, sl
 8006bc8:	e7b0      	b.n	8006b2c <_strtod_l+0x604>
 8006bca:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006bcc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006bce:	2d00      	cmp	r5, #0
 8006bd0:	bfab      	itete	ge
 8006bd2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006bd4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006bd6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006bd8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006bda:	bfac      	ite	ge
 8006bdc:	18ef      	addge	r7, r5, r3
 8006bde:	1b5e      	sublt	r6, r3, r5
 8006be0:	9b08      	ldr	r3, [sp, #32]
 8006be2:	1aed      	subs	r5, r5, r3
 8006be4:	4415      	add	r5, r2
 8006be6:	4b66      	ldr	r3, [pc, #408]	@ (8006d80 <_strtod_l+0x858>)
 8006be8:	3d01      	subs	r5, #1
 8006bea:	429d      	cmp	r5, r3
 8006bec:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006bf0:	da50      	bge.n	8006c94 <_strtod_l+0x76c>
 8006bf2:	1b5b      	subs	r3, r3, r5
 8006bf4:	2b1f      	cmp	r3, #31
 8006bf6:	eba2 0203 	sub.w	r2, r2, r3
 8006bfa:	f04f 0101 	mov.w	r1, #1
 8006bfe:	dc3d      	bgt.n	8006c7c <_strtod_l+0x754>
 8006c00:	fa01 f303 	lsl.w	r3, r1, r3
 8006c04:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006c06:	2300      	movs	r3, #0
 8006c08:	9310      	str	r3, [sp, #64]	@ 0x40
 8006c0a:	18bd      	adds	r5, r7, r2
 8006c0c:	9b08      	ldr	r3, [sp, #32]
 8006c0e:	42af      	cmp	r7, r5
 8006c10:	4416      	add	r6, r2
 8006c12:	441e      	add	r6, r3
 8006c14:	463b      	mov	r3, r7
 8006c16:	bfa8      	it	ge
 8006c18:	462b      	movge	r3, r5
 8006c1a:	42b3      	cmp	r3, r6
 8006c1c:	bfa8      	it	ge
 8006c1e:	4633      	movge	r3, r6
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	bfc2      	ittt	gt
 8006c24:	1aed      	subgt	r5, r5, r3
 8006c26:	1af6      	subgt	r6, r6, r3
 8006c28:	1aff      	subgt	r7, r7, r3
 8006c2a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	dd16      	ble.n	8006c5e <_strtod_l+0x736>
 8006c30:	4641      	mov	r1, r8
 8006c32:	9805      	ldr	r0, [sp, #20]
 8006c34:	461a      	mov	r2, r3
 8006c36:	f7ff f9a5 	bl	8005f84 <__pow5mult>
 8006c3a:	4680      	mov	r8, r0
 8006c3c:	2800      	cmp	r0, #0
 8006c3e:	d0ba      	beq.n	8006bb6 <_strtod_l+0x68e>
 8006c40:	4601      	mov	r1, r0
 8006c42:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006c44:	9805      	ldr	r0, [sp, #20]
 8006c46:	f7ff f8f3 	bl	8005e30 <__multiply>
 8006c4a:	900e      	str	r0, [sp, #56]	@ 0x38
 8006c4c:	2800      	cmp	r0, #0
 8006c4e:	f43f ae8a 	beq.w	8006966 <_strtod_l+0x43e>
 8006c52:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006c54:	9805      	ldr	r0, [sp, #20]
 8006c56:	f7fe ffd7 	bl	8005c08 <_Bfree>
 8006c5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c5c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c5e:	2d00      	cmp	r5, #0
 8006c60:	dc1d      	bgt.n	8006c9e <_strtod_l+0x776>
 8006c62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	dd23      	ble.n	8006cb0 <_strtod_l+0x788>
 8006c68:	4649      	mov	r1, r9
 8006c6a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006c6c:	9805      	ldr	r0, [sp, #20]
 8006c6e:	f7ff f989 	bl	8005f84 <__pow5mult>
 8006c72:	4681      	mov	r9, r0
 8006c74:	b9e0      	cbnz	r0, 8006cb0 <_strtod_l+0x788>
 8006c76:	f04f 0900 	mov.w	r9, #0
 8006c7a:	e674      	b.n	8006966 <_strtod_l+0x43e>
 8006c7c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006c80:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006c84:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006c88:	35e2      	adds	r5, #226	@ 0xe2
 8006c8a:	fa01 f305 	lsl.w	r3, r1, r5
 8006c8e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006c90:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006c92:	e7ba      	b.n	8006c0a <_strtod_l+0x6e2>
 8006c94:	2300      	movs	r3, #0
 8006c96:	9310      	str	r3, [sp, #64]	@ 0x40
 8006c98:	2301      	movs	r3, #1
 8006c9a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006c9c:	e7b5      	b.n	8006c0a <_strtod_l+0x6e2>
 8006c9e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006ca0:	9805      	ldr	r0, [sp, #20]
 8006ca2:	462a      	mov	r2, r5
 8006ca4:	f7ff f9c8 	bl	8006038 <__lshift>
 8006ca8:	901a      	str	r0, [sp, #104]	@ 0x68
 8006caa:	2800      	cmp	r0, #0
 8006cac:	d1d9      	bne.n	8006c62 <_strtod_l+0x73a>
 8006cae:	e65a      	b.n	8006966 <_strtod_l+0x43e>
 8006cb0:	2e00      	cmp	r6, #0
 8006cb2:	dd07      	ble.n	8006cc4 <_strtod_l+0x79c>
 8006cb4:	4649      	mov	r1, r9
 8006cb6:	9805      	ldr	r0, [sp, #20]
 8006cb8:	4632      	mov	r2, r6
 8006cba:	f7ff f9bd 	bl	8006038 <__lshift>
 8006cbe:	4681      	mov	r9, r0
 8006cc0:	2800      	cmp	r0, #0
 8006cc2:	d0d8      	beq.n	8006c76 <_strtod_l+0x74e>
 8006cc4:	2f00      	cmp	r7, #0
 8006cc6:	dd08      	ble.n	8006cda <_strtod_l+0x7b2>
 8006cc8:	4641      	mov	r1, r8
 8006cca:	9805      	ldr	r0, [sp, #20]
 8006ccc:	463a      	mov	r2, r7
 8006cce:	f7ff f9b3 	bl	8006038 <__lshift>
 8006cd2:	4680      	mov	r8, r0
 8006cd4:	2800      	cmp	r0, #0
 8006cd6:	f43f ae46 	beq.w	8006966 <_strtod_l+0x43e>
 8006cda:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006cdc:	9805      	ldr	r0, [sp, #20]
 8006cde:	464a      	mov	r2, r9
 8006ce0:	f7ff fa32 	bl	8006148 <__mdiff>
 8006ce4:	4604      	mov	r4, r0
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	f43f ae3d 	beq.w	8006966 <_strtod_l+0x43e>
 8006cec:	68c3      	ldr	r3, [r0, #12]
 8006cee:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	60c3      	str	r3, [r0, #12]
 8006cf4:	4641      	mov	r1, r8
 8006cf6:	f7ff fa0b 	bl	8006110 <__mcmp>
 8006cfa:	2800      	cmp	r0, #0
 8006cfc:	da46      	bge.n	8006d8c <_strtod_l+0x864>
 8006cfe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d00:	ea53 030a 	orrs.w	r3, r3, sl
 8006d04:	d16c      	bne.n	8006de0 <_strtod_l+0x8b8>
 8006d06:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d168      	bne.n	8006de0 <_strtod_l+0x8b8>
 8006d0e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006d12:	0d1b      	lsrs	r3, r3, #20
 8006d14:	051b      	lsls	r3, r3, #20
 8006d16:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006d1a:	d961      	bls.n	8006de0 <_strtod_l+0x8b8>
 8006d1c:	6963      	ldr	r3, [r4, #20]
 8006d1e:	b913      	cbnz	r3, 8006d26 <_strtod_l+0x7fe>
 8006d20:	6923      	ldr	r3, [r4, #16]
 8006d22:	2b01      	cmp	r3, #1
 8006d24:	dd5c      	ble.n	8006de0 <_strtod_l+0x8b8>
 8006d26:	4621      	mov	r1, r4
 8006d28:	2201      	movs	r2, #1
 8006d2a:	9805      	ldr	r0, [sp, #20]
 8006d2c:	f7ff f984 	bl	8006038 <__lshift>
 8006d30:	4641      	mov	r1, r8
 8006d32:	4604      	mov	r4, r0
 8006d34:	f7ff f9ec 	bl	8006110 <__mcmp>
 8006d38:	2800      	cmp	r0, #0
 8006d3a:	dd51      	ble.n	8006de0 <_strtod_l+0x8b8>
 8006d3c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006d40:	9a08      	ldr	r2, [sp, #32]
 8006d42:	0d1b      	lsrs	r3, r3, #20
 8006d44:	051b      	lsls	r3, r3, #20
 8006d46:	2a00      	cmp	r2, #0
 8006d48:	d06b      	beq.n	8006e22 <_strtod_l+0x8fa>
 8006d4a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006d4e:	d868      	bhi.n	8006e22 <_strtod_l+0x8fa>
 8006d50:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006d54:	f67f ae9d 	bls.w	8006a92 <_strtod_l+0x56a>
 8006d58:	4b0a      	ldr	r3, [pc, #40]	@ (8006d84 <_strtod_l+0x85c>)
 8006d5a:	4650      	mov	r0, sl
 8006d5c:	4659      	mov	r1, fp
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f7f9 fc6a 	bl	8000638 <__aeabi_dmul>
 8006d64:	4b08      	ldr	r3, [pc, #32]	@ (8006d88 <_strtod_l+0x860>)
 8006d66:	400b      	ands	r3, r1
 8006d68:	4682      	mov	sl, r0
 8006d6a:	468b      	mov	fp, r1
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f47f ae05 	bne.w	800697c <_strtod_l+0x454>
 8006d72:	9a05      	ldr	r2, [sp, #20]
 8006d74:	2322      	movs	r3, #34	@ 0x22
 8006d76:	6013      	str	r3, [r2, #0]
 8006d78:	e600      	b.n	800697c <_strtod_l+0x454>
 8006d7a:	bf00      	nop
 8006d7c:	08008618 	.word	0x08008618
 8006d80:	fffffc02 	.word	0xfffffc02
 8006d84:	39500000 	.word	0x39500000
 8006d88:	7ff00000 	.word	0x7ff00000
 8006d8c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8006d90:	d165      	bne.n	8006e5e <_strtod_l+0x936>
 8006d92:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006d94:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d98:	b35a      	cbz	r2, 8006df2 <_strtod_l+0x8ca>
 8006d9a:	4a9f      	ldr	r2, [pc, #636]	@ (8007018 <_strtod_l+0xaf0>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d12b      	bne.n	8006df8 <_strtod_l+0x8d0>
 8006da0:	9b08      	ldr	r3, [sp, #32]
 8006da2:	4651      	mov	r1, sl
 8006da4:	b303      	cbz	r3, 8006de8 <_strtod_l+0x8c0>
 8006da6:	4b9d      	ldr	r3, [pc, #628]	@ (800701c <_strtod_l+0xaf4>)
 8006da8:	465a      	mov	r2, fp
 8006daa:	4013      	ands	r3, r2
 8006dac:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006db0:	f04f 32ff 	mov.w	r2, #4294967295
 8006db4:	d81b      	bhi.n	8006dee <_strtod_l+0x8c6>
 8006db6:	0d1b      	lsrs	r3, r3, #20
 8006db8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006dc0:	4299      	cmp	r1, r3
 8006dc2:	d119      	bne.n	8006df8 <_strtod_l+0x8d0>
 8006dc4:	4b96      	ldr	r3, [pc, #600]	@ (8007020 <_strtod_l+0xaf8>)
 8006dc6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d102      	bne.n	8006dd2 <_strtod_l+0x8aa>
 8006dcc:	3101      	adds	r1, #1
 8006dce:	f43f adca 	beq.w	8006966 <_strtod_l+0x43e>
 8006dd2:	4b92      	ldr	r3, [pc, #584]	@ (800701c <_strtod_l+0xaf4>)
 8006dd4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006dd6:	401a      	ands	r2, r3
 8006dd8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006ddc:	f04f 0a00 	mov.w	sl, #0
 8006de0:	9b08      	ldr	r3, [sp, #32]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1b8      	bne.n	8006d58 <_strtod_l+0x830>
 8006de6:	e5c9      	b.n	800697c <_strtod_l+0x454>
 8006de8:	f04f 33ff 	mov.w	r3, #4294967295
 8006dec:	e7e8      	b.n	8006dc0 <_strtod_l+0x898>
 8006dee:	4613      	mov	r3, r2
 8006df0:	e7e6      	b.n	8006dc0 <_strtod_l+0x898>
 8006df2:	ea53 030a 	orrs.w	r3, r3, sl
 8006df6:	d0a1      	beq.n	8006d3c <_strtod_l+0x814>
 8006df8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006dfa:	b1db      	cbz	r3, 8006e34 <_strtod_l+0x90c>
 8006dfc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006dfe:	4213      	tst	r3, r2
 8006e00:	d0ee      	beq.n	8006de0 <_strtod_l+0x8b8>
 8006e02:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e04:	9a08      	ldr	r2, [sp, #32]
 8006e06:	4650      	mov	r0, sl
 8006e08:	4659      	mov	r1, fp
 8006e0a:	b1bb      	cbz	r3, 8006e3c <_strtod_l+0x914>
 8006e0c:	f7ff fb6e 	bl	80064ec <sulp>
 8006e10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e14:	ec53 2b10 	vmov	r2, r3, d0
 8006e18:	f7f9 fa58 	bl	80002cc <__adddf3>
 8006e1c:	4682      	mov	sl, r0
 8006e1e:	468b      	mov	fp, r1
 8006e20:	e7de      	b.n	8006de0 <_strtod_l+0x8b8>
 8006e22:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006e26:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006e2a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006e2e:	f04f 3aff 	mov.w	sl, #4294967295
 8006e32:	e7d5      	b.n	8006de0 <_strtod_l+0x8b8>
 8006e34:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e36:	ea13 0f0a 	tst.w	r3, sl
 8006e3a:	e7e1      	b.n	8006e00 <_strtod_l+0x8d8>
 8006e3c:	f7ff fb56 	bl	80064ec <sulp>
 8006e40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e44:	ec53 2b10 	vmov	r2, r3, d0
 8006e48:	f7f9 fa3e 	bl	80002c8 <__aeabi_dsub>
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	2300      	movs	r3, #0
 8006e50:	4682      	mov	sl, r0
 8006e52:	468b      	mov	fp, r1
 8006e54:	f7f9 fe58 	bl	8000b08 <__aeabi_dcmpeq>
 8006e58:	2800      	cmp	r0, #0
 8006e5a:	d0c1      	beq.n	8006de0 <_strtod_l+0x8b8>
 8006e5c:	e619      	b.n	8006a92 <_strtod_l+0x56a>
 8006e5e:	4641      	mov	r1, r8
 8006e60:	4620      	mov	r0, r4
 8006e62:	f7ff facd 	bl	8006400 <__ratio>
 8006e66:	ec57 6b10 	vmov	r6, r7, d0
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006e70:	4630      	mov	r0, r6
 8006e72:	4639      	mov	r1, r7
 8006e74:	f7f9 fe5c 	bl	8000b30 <__aeabi_dcmple>
 8006e78:	2800      	cmp	r0, #0
 8006e7a:	d06f      	beq.n	8006f5c <_strtod_l+0xa34>
 8006e7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d17a      	bne.n	8006f78 <_strtod_l+0xa50>
 8006e82:	f1ba 0f00 	cmp.w	sl, #0
 8006e86:	d158      	bne.n	8006f3a <_strtod_l+0xa12>
 8006e88:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e8a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d15a      	bne.n	8006f48 <_strtod_l+0xa20>
 8006e92:	4b64      	ldr	r3, [pc, #400]	@ (8007024 <_strtod_l+0xafc>)
 8006e94:	2200      	movs	r2, #0
 8006e96:	4630      	mov	r0, r6
 8006e98:	4639      	mov	r1, r7
 8006e9a:	f7f9 fe3f 	bl	8000b1c <__aeabi_dcmplt>
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	d159      	bne.n	8006f56 <_strtod_l+0xa2e>
 8006ea2:	4630      	mov	r0, r6
 8006ea4:	4639      	mov	r1, r7
 8006ea6:	4b60      	ldr	r3, [pc, #384]	@ (8007028 <_strtod_l+0xb00>)
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	f7f9 fbc5 	bl	8000638 <__aeabi_dmul>
 8006eae:	4606      	mov	r6, r0
 8006eb0:	460f      	mov	r7, r1
 8006eb2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006eb6:	9606      	str	r6, [sp, #24]
 8006eb8:	9307      	str	r3, [sp, #28]
 8006eba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ebe:	4d57      	ldr	r5, [pc, #348]	@ (800701c <_strtod_l+0xaf4>)
 8006ec0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006ec4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ec6:	401d      	ands	r5, r3
 8006ec8:	4b58      	ldr	r3, [pc, #352]	@ (800702c <_strtod_l+0xb04>)
 8006eca:	429d      	cmp	r5, r3
 8006ecc:	f040 80b2 	bne.w	8007034 <_strtod_l+0xb0c>
 8006ed0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ed2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006ed6:	ec4b ab10 	vmov	d0, sl, fp
 8006eda:	f7ff f9c9 	bl	8006270 <__ulp>
 8006ede:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ee2:	ec51 0b10 	vmov	r0, r1, d0
 8006ee6:	f7f9 fba7 	bl	8000638 <__aeabi_dmul>
 8006eea:	4652      	mov	r2, sl
 8006eec:	465b      	mov	r3, fp
 8006eee:	f7f9 f9ed 	bl	80002cc <__adddf3>
 8006ef2:	460b      	mov	r3, r1
 8006ef4:	4949      	ldr	r1, [pc, #292]	@ (800701c <_strtod_l+0xaf4>)
 8006ef6:	4a4e      	ldr	r2, [pc, #312]	@ (8007030 <_strtod_l+0xb08>)
 8006ef8:	4019      	ands	r1, r3
 8006efa:	4291      	cmp	r1, r2
 8006efc:	4682      	mov	sl, r0
 8006efe:	d942      	bls.n	8006f86 <_strtod_l+0xa5e>
 8006f00:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f02:	4b47      	ldr	r3, [pc, #284]	@ (8007020 <_strtod_l+0xaf8>)
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d103      	bne.n	8006f10 <_strtod_l+0x9e8>
 8006f08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f0a:	3301      	adds	r3, #1
 8006f0c:	f43f ad2b 	beq.w	8006966 <_strtod_l+0x43e>
 8006f10:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007020 <_strtod_l+0xaf8>
 8006f14:	f04f 3aff 	mov.w	sl, #4294967295
 8006f18:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006f1a:	9805      	ldr	r0, [sp, #20]
 8006f1c:	f7fe fe74 	bl	8005c08 <_Bfree>
 8006f20:	9805      	ldr	r0, [sp, #20]
 8006f22:	4649      	mov	r1, r9
 8006f24:	f7fe fe70 	bl	8005c08 <_Bfree>
 8006f28:	9805      	ldr	r0, [sp, #20]
 8006f2a:	4641      	mov	r1, r8
 8006f2c:	f7fe fe6c 	bl	8005c08 <_Bfree>
 8006f30:	9805      	ldr	r0, [sp, #20]
 8006f32:	4621      	mov	r1, r4
 8006f34:	f7fe fe68 	bl	8005c08 <_Bfree>
 8006f38:	e618      	b.n	8006b6c <_strtod_l+0x644>
 8006f3a:	f1ba 0f01 	cmp.w	sl, #1
 8006f3e:	d103      	bne.n	8006f48 <_strtod_l+0xa20>
 8006f40:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	f43f ada5 	beq.w	8006a92 <_strtod_l+0x56a>
 8006f48:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8006ff8 <_strtod_l+0xad0>
 8006f4c:	4f35      	ldr	r7, [pc, #212]	@ (8007024 <_strtod_l+0xafc>)
 8006f4e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006f52:	2600      	movs	r6, #0
 8006f54:	e7b1      	b.n	8006eba <_strtod_l+0x992>
 8006f56:	4f34      	ldr	r7, [pc, #208]	@ (8007028 <_strtod_l+0xb00>)
 8006f58:	2600      	movs	r6, #0
 8006f5a:	e7aa      	b.n	8006eb2 <_strtod_l+0x98a>
 8006f5c:	4b32      	ldr	r3, [pc, #200]	@ (8007028 <_strtod_l+0xb00>)
 8006f5e:	4630      	mov	r0, r6
 8006f60:	4639      	mov	r1, r7
 8006f62:	2200      	movs	r2, #0
 8006f64:	f7f9 fb68 	bl	8000638 <__aeabi_dmul>
 8006f68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f6a:	4606      	mov	r6, r0
 8006f6c:	460f      	mov	r7, r1
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d09f      	beq.n	8006eb2 <_strtod_l+0x98a>
 8006f72:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006f76:	e7a0      	b.n	8006eba <_strtod_l+0x992>
 8006f78:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007000 <_strtod_l+0xad8>
 8006f7c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006f80:	ec57 6b17 	vmov	r6, r7, d7
 8006f84:	e799      	b.n	8006eba <_strtod_l+0x992>
 8006f86:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006f8a:	9b08      	ldr	r3, [sp, #32]
 8006f8c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d1c1      	bne.n	8006f18 <_strtod_l+0x9f0>
 8006f94:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006f98:	0d1b      	lsrs	r3, r3, #20
 8006f9a:	051b      	lsls	r3, r3, #20
 8006f9c:	429d      	cmp	r5, r3
 8006f9e:	d1bb      	bne.n	8006f18 <_strtod_l+0x9f0>
 8006fa0:	4630      	mov	r0, r6
 8006fa2:	4639      	mov	r1, r7
 8006fa4:	f7f9 fea8 	bl	8000cf8 <__aeabi_d2lz>
 8006fa8:	f7f9 fb18 	bl	80005dc <__aeabi_l2d>
 8006fac:	4602      	mov	r2, r0
 8006fae:	460b      	mov	r3, r1
 8006fb0:	4630      	mov	r0, r6
 8006fb2:	4639      	mov	r1, r7
 8006fb4:	f7f9 f988 	bl	80002c8 <__aeabi_dsub>
 8006fb8:	460b      	mov	r3, r1
 8006fba:	4602      	mov	r2, r0
 8006fbc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006fc0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006fc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fc6:	ea46 060a 	orr.w	r6, r6, sl
 8006fca:	431e      	orrs	r6, r3
 8006fcc:	d06f      	beq.n	80070ae <_strtod_l+0xb86>
 8006fce:	a30e      	add	r3, pc, #56	@ (adr r3, 8007008 <_strtod_l+0xae0>)
 8006fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd4:	f7f9 fda2 	bl	8000b1c <__aeabi_dcmplt>
 8006fd8:	2800      	cmp	r0, #0
 8006fda:	f47f accf 	bne.w	800697c <_strtod_l+0x454>
 8006fde:	a30c      	add	r3, pc, #48	@ (adr r3, 8007010 <_strtod_l+0xae8>)
 8006fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fe4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006fe8:	f7f9 fdb6 	bl	8000b58 <__aeabi_dcmpgt>
 8006fec:	2800      	cmp	r0, #0
 8006fee:	d093      	beq.n	8006f18 <_strtod_l+0x9f0>
 8006ff0:	e4c4      	b.n	800697c <_strtod_l+0x454>
 8006ff2:	bf00      	nop
 8006ff4:	f3af 8000 	nop.w
 8006ff8:	00000000 	.word	0x00000000
 8006ffc:	bff00000 	.word	0xbff00000
 8007000:	00000000 	.word	0x00000000
 8007004:	3ff00000 	.word	0x3ff00000
 8007008:	94a03595 	.word	0x94a03595
 800700c:	3fdfffff 	.word	0x3fdfffff
 8007010:	35afe535 	.word	0x35afe535
 8007014:	3fe00000 	.word	0x3fe00000
 8007018:	000fffff 	.word	0x000fffff
 800701c:	7ff00000 	.word	0x7ff00000
 8007020:	7fefffff 	.word	0x7fefffff
 8007024:	3ff00000 	.word	0x3ff00000
 8007028:	3fe00000 	.word	0x3fe00000
 800702c:	7fe00000 	.word	0x7fe00000
 8007030:	7c9fffff 	.word	0x7c9fffff
 8007034:	9b08      	ldr	r3, [sp, #32]
 8007036:	b323      	cbz	r3, 8007082 <_strtod_l+0xb5a>
 8007038:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800703c:	d821      	bhi.n	8007082 <_strtod_l+0xb5a>
 800703e:	a328      	add	r3, pc, #160	@ (adr r3, 80070e0 <_strtod_l+0xbb8>)
 8007040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007044:	4630      	mov	r0, r6
 8007046:	4639      	mov	r1, r7
 8007048:	f7f9 fd72 	bl	8000b30 <__aeabi_dcmple>
 800704c:	b1a0      	cbz	r0, 8007078 <_strtod_l+0xb50>
 800704e:	4639      	mov	r1, r7
 8007050:	4630      	mov	r0, r6
 8007052:	f7f9 fdc9 	bl	8000be8 <__aeabi_d2uiz>
 8007056:	2801      	cmp	r0, #1
 8007058:	bf38      	it	cc
 800705a:	2001      	movcc	r0, #1
 800705c:	f7f9 fa72 	bl	8000544 <__aeabi_ui2d>
 8007060:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007062:	4606      	mov	r6, r0
 8007064:	460f      	mov	r7, r1
 8007066:	b9fb      	cbnz	r3, 80070a8 <_strtod_l+0xb80>
 8007068:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800706c:	9014      	str	r0, [sp, #80]	@ 0x50
 800706e:	9315      	str	r3, [sp, #84]	@ 0x54
 8007070:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007074:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007078:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800707a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800707e:	1b5b      	subs	r3, r3, r5
 8007080:	9311      	str	r3, [sp, #68]	@ 0x44
 8007082:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007086:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800708a:	f7ff f8f1 	bl	8006270 <__ulp>
 800708e:	4650      	mov	r0, sl
 8007090:	ec53 2b10 	vmov	r2, r3, d0
 8007094:	4659      	mov	r1, fp
 8007096:	f7f9 facf 	bl	8000638 <__aeabi_dmul>
 800709a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800709e:	f7f9 f915 	bl	80002cc <__adddf3>
 80070a2:	4682      	mov	sl, r0
 80070a4:	468b      	mov	fp, r1
 80070a6:	e770      	b.n	8006f8a <_strtod_l+0xa62>
 80070a8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80070ac:	e7e0      	b.n	8007070 <_strtod_l+0xb48>
 80070ae:	a30e      	add	r3, pc, #56	@ (adr r3, 80070e8 <_strtod_l+0xbc0>)
 80070b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b4:	f7f9 fd32 	bl	8000b1c <__aeabi_dcmplt>
 80070b8:	e798      	b.n	8006fec <_strtod_l+0xac4>
 80070ba:	2300      	movs	r3, #0
 80070bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070be:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80070c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80070c2:	6013      	str	r3, [r2, #0]
 80070c4:	f7ff ba6d 	b.w	80065a2 <_strtod_l+0x7a>
 80070c8:	2a65      	cmp	r2, #101	@ 0x65
 80070ca:	f43f ab66 	beq.w	800679a <_strtod_l+0x272>
 80070ce:	2a45      	cmp	r2, #69	@ 0x45
 80070d0:	f43f ab63 	beq.w	800679a <_strtod_l+0x272>
 80070d4:	2301      	movs	r3, #1
 80070d6:	f7ff bb9e 	b.w	8006816 <_strtod_l+0x2ee>
 80070da:	bf00      	nop
 80070dc:	f3af 8000 	nop.w
 80070e0:	ffc00000 	.word	0xffc00000
 80070e4:	41dfffff 	.word	0x41dfffff
 80070e8:	94a03595 	.word	0x94a03595
 80070ec:	3fcfffff 	.word	0x3fcfffff

080070f0 <_strtod_r>:
 80070f0:	4b01      	ldr	r3, [pc, #4]	@ (80070f8 <_strtod_r+0x8>)
 80070f2:	f7ff ba19 	b.w	8006528 <_strtod_l>
 80070f6:	bf00      	nop
 80070f8:	2000006c 	.word	0x2000006c

080070fc <_strtol_l.constprop.0>:
 80070fc:	2b24      	cmp	r3, #36	@ 0x24
 80070fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007102:	4686      	mov	lr, r0
 8007104:	4690      	mov	r8, r2
 8007106:	d801      	bhi.n	800710c <_strtol_l.constprop.0+0x10>
 8007108:	2b01      	cmp	r3, #1
 800710a:	d106      	bne.n	800711a <_strtol_l.constprop.0+0x1e>
 800710c:	f7fd fdba 	bl	8004c84 <__errno>
 8007110:	2316      	movs	r3, #22
 8007112:	6003      	str	r3, [r0, #0]
 8007114:	2000      	movs	r0, #0
 8007116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800711a:	4834      	ldr	r0, [pc, #208]	@ (80071ec <_strtol_l.constprop.0+0xf0>)
 800711c:	460d      	mov	r5, r1
 800711e:	462a      	mov	r2, r5
 8007120:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007124:	5d06      	ldrb	r6, [r0, r4]
 8007126:	f016 0608 	ands.w	r6, r6, #8
 800712a:	d1f8      	bne.n	800711e <_strtol_l.constprop.0+0x22>
 800712c:	2c2d      	cmp	r4, #45	@ 0x2d
 800712e:	d12d      	bne.n	800718c <_strtol_l.constprop.0+0x90>
 8007130:	782c      	ldrb	r4, [r5, #0]
 8007132:	2601      	movs	r6, #1
 8007134:	1c95      	adds	r5, r2, #2
 8007136:	f033 0210 	bics.w	r2, r3, #16
 800713a:	d109      	bne.n	8007150 <_strtol_l.constprop.0+0x54>
 800713c:	2c30      	cmp	r4, #48	@ 0x30
 800713e:	d12a      	bne.n	8007196 <_strtol_l.constprop.0+0x9a>
 8007140:	782a      	ldrb	r2, [r5, #0]
 8007142:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007146:	2a58      	cmp	r2, #88	@ 0x58
 8007148:	d125      	bne.n	8007196 <_strtol_l.constprop.0+0x9a>
 800714a:	786c      	ldrb	r4, [r5, #1]
 800714c:	2310      	movs	r3, #16
 800714e:	3502      	adds	r5, #2
 8007150:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007154:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007158:	2200      	movs	r2, #0
 800715a:	fbbc f9f3 	udiv	r9, ip, r3
 800715e:	4610      	mov	r0, r2
 8007160:	fb03 ca19 	mls	sl, r3, r9, ip
 8007164:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007168:	2f09      	cmp	r7, #9
 800716a:	d81b      	bhi.n	80071a4 <_strtol_l.constprop.0+0xa8>
 800716c:	463c      	mov	r4, r7
 800716e:	42a3      	cmp	r3, r4
 8007170:	dd27      	ble.n	80071c2 <_strtol_l.constprop.0+0xc6>
 8007172:	1c57      	adds	r7, r2, #1
 8007174:	d007      	beq.n	8007186 <_strtol_l.constprop.0+0x8a>
 8007176:	4581      	cmp	r9, r0
 8007178:	d320      	bcc.n	80071bc <_strtol_l.constprop.0+0xc0>
 800717a:	d101      	bne.n	8007180 <_strtol_l.constprop.0+0x84>
 800717c:	45a2      	cmp	sl, r4
 800717e:	db1d      	blt.n	80071bc <_strtol_l.constprop.0+0xc0>
 8007180:	fb00 4003 	mla	r0, r0, r3, r4
 8007184:	2201      	movs	r2, #1
 8007186:	f815 4b01 	ldrb.w	r4, [r5], #1
 800718a:	e7eb      	b.n	8007164 <_strtol_l.constprop.0+0x68>
 800718c:	2c2b      	cmp	r4, #43	@ 0x2b
 800718e:	bf04      	itt	eq
 8007190:	782c      	ldrbeq	r4, [r5, #0]
 8007192:	1c95      	addeq	r5, r2, #2
 8007194:	e7cf      	b.n	8007136 <_strtol_l.constprop.0+0x3a>
 8007196:	2b00      	cmp	r3, #0
 8007198:	d1da      	bne.n	8007150 <_strtol_l.constprop.0+0x54>
 800719a:	2c30      	cmp	r4, #48	@ 0x30
 800719c:	bf0c      	ite	eq
 800719e:	2308      	moveq	r3, #8
 80071a0:	230a      	movne	r3, #10
 80071a2:	e7d5      	b.n	8007150 <_strtol_l.constprop.0+0x54>
 80071a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80071a8:	2f19      	cmp	r7, #25
 80071aa:	d801      	bhi.n	80071b0 <_strtol_l.constprop.0+0xb4>
 80071ac:	3c37      	subs	r4, #55	@ 0x37
 80071ae:	e7de      	b.n	800716e <_strtol_l.constprop.0+0x72>
 80071b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80071b4:	2f19      	cmp	r7, #25
 80071b6:	d804      	bhi.n	80071c2 <_strtol_l.constprop.0+0xc6>
 80071b8:	3c57      	subs	r4, #87	@ 0x57
 80071ba:	e7d8      	b.n	800716e <_strtol_l.constprop.0+0x72>
 80071bc:	f04f 32ff 	mov.w	r2, #4294967295
 80071c0:	e7e1      	b.n	8007186 <_strtol_l.constprop.0+0x8a>
 80071c2:	1c53      	adds	r3, r2, #1
 80071c4:	d108      	bne.n	80071d8 <_strtol_l.constprop.0+0xdc>
 80071c6:	2322      	movs	r3, #34	@ 0x22
 80071c8:	f8ce 3000 	str.w	r3, [lr]
 80071cc:	4660      	mov	r0, ip
 80071ce:	f1b8 0f00 	cmp.w	r8, #0
 80071d2:	d0a0      	beq.n	8007116 <_strtol_l.constprop.0+0x1a>
 80071d4:	1e69      	subs	r1, r5, #1
 80071d6:	e006      	b.n	80071e6 <_strtol_l.constprop.0+0xea>
 80071d8:	b106      	cbz	r6, 80071dc <_strtol_l.constprop.0+0xe0>
 80071da:	4240      	negs	r0, r0
 80071dc:	f1b8 0f00 	cmp.w	r8, #0
 80071e0:	d099      	beq.n	8007116 <_strtol_l.constprop.0+0x1a>
 80071e2:	2a00      	cmp	r2, #0
 80071e4:	d1f6      	bne.n	80071d4 <_strtol_l.constprop.0+0xd8>
 80071e6:	f8c8 1000 	str.w	r1, [r8]
 80071ea:	e794      	b.n	8007116 <_strtol_l.constprop.0+0x1a>
 80071ec:	08008641 	.word	0x08008641

080071f0 <_strtol_r>:
 80071f0:	f7ff bf84 	b.w	80070fc <_strtol_l.constprop.0>

080071f4 <__ssputs_r>:
 80071f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071f8:	688e      	ldr	r6, [r1, #8]
 80071fa:	461f      	mov	r7, r3
 80071fc:	42be      	cmp	r6, r7
 80071fe:	680b      	ldr	r3, [r1, #0]
 8007200:	4682      	mov	sl, r0
 8007202:	460c      	mov	r4, r1
 8007204:	4690      	mov	r8, r2
 8007206:	d82d      	bhi.n	8007264 <__ssputs_r+0x70>
 8007208:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800720c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007210:	d026      	beq.n	8007260 <__ssputs_r+0x6c>
 8007212:	6965      	ldr	r5, [r4, #20]
 8007214:	6909      	ldr	r1, [r1, #16]
 8007216:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800721a:	eba3 0901 	sub.w	r9, r3, r1
 800721e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007222:	1c7b      	adds	r3, r7, #1
 8007224:	444b      	add	r3, r9
 8007226:	106d      	asrs	r5, r5, #1
 8007228:	429d      	cmp	r5, r3
 800722a:	bf38      	it	cc
 800722c:	461d      	movcc	r5, r3
 800722e:	0553      	lsls	r3, r2, #21
 8007230:	d527      	bpl.n	8007282 <__ssputs_r+0x8e>
 8007232:	4629      	mov	r1, r5
 8007234:	f7fe fc1c 	bl	8005a70 <_malloc_r>
 8007238:	4606      	mov	r6, r0
 800723a:	b360      	cbz	r0, 8007296 <__ssputs_r+0xa2>
 800723c:	6921      	ldr	r1, [r4, #16]
 800723e:	464a      	mov	r2, r9
 8007240:	f000 fa18 	bl	8007674 <memcpy>
 8007244:	89a3      	ldrh	r3, [r4, #12]
 8007246:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800724a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800724e:	81a3      	strh	r3, [r4, #12]
 8007250:	6126      	str	r6, [r4, #16]
 8007252:	6165      	str	r5, [r4, #20]
 8007254:	444e      	add	r6, r9
 8007256:	eba5 0509 	sub.w	r5, r5, r9
 800725a:	6026      	str	r6, [r4, #0]
 800725c:	60a5      	str	r5, [r4, #8]
 800725e:	463e      	mov	r6, r7
 8007260:	42be      	cmp	r6, r7
 8007262:	d900      	bls.n	8007266 <__ssputs_r+0x72>
 8007264:	463e      	mov	r6, r7
 8007266:	6820      	ldr	r0, [r4, #0]
 8007268:	4632      	mov	r2, r6
 800726a:	4641      	mov	r1, r8
 800726c:	f000 f9c6 	bl	80075fc <memmove>
 8007270:	68a3      	ldr	r3, [r4, #8]
 8007272:	1b9b      	subs	r3, r3, r6
 8007274:	60a3      	str	r3, [r4, #8]
 8007276:	6823      	ldr	r3, [r4, #0]
 8007278:	4433      	add	r3, r6
 800727a:	6023      	str	r3, [r4, #0]
 800727c:	2000      	movs	r0, #0
 800727e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007282:	462a      	mov	r2, r5
 8007284:	f000 fd89 	bl	8007d9a <_realloc_r>
 8007288:	4606      	mov	r6, r0
 800728a:	2800      	cmp	r0, #0
 800728c:	d1e0      	bne.n	8007250 <__ssputs_r+0x5c>
 800728e:	6921      	ldr	r1, [r4, #16]
 8007290:	4650      	mov	r0, sl
 8007292:	f7fe fb79 	bl	8005988 <_free_r>
 8007296:	230c      	movs	r3, #12
 8007298:	f8ca 3000 	str.w	r3, [sl]
 800729c:	89a3      	ldrh	r3, [r4, #12]
 800729e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072a2:	81a3      	strh	r3, [r4, #12]
 80072a4:	f04f 30ff 	mov.w	r0, #4294967295
 80072a8:	e7e9      	b.n	800727e <__ssputs_r+0x8a>
	...

080072ac <_svfiprintf_r>:
 80072ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072b0:	4698      	mov	r8, r3
 80072b2:	898b      	ldrh	r3, [r1, #12]
 80072b4:	061b      	lsls	r3, r3, #24
 80072b6:	b09d      	sub	sp, #116	@ 0x74
 80072b8:	4607      	mov	r7, r0
 80072ba:	460d      	mov	r5, r1
 80072bc:	4614      	mov	r4, r2
 80072be:	d510      	bpl.n	80072e2 <_svfiprintf_r+0x36>
 80072c0:	690b      	ldr	r3, [r1, #16]
 80072c2:	b973      	cbnz	r3, 80072e2 <_svfiprintf_r+0x36>
 80072c4:	2140      	movs	r1, #64	@ 0x40
 80072c6:	f7fe fbd3 	bl	8005a70 <_malloc_r>
 80072ca:	6028      	str	r0, [r5, #0]
 80072cc:	6128      	str	r0, [r5, #16]
 80072ce:	b930      	cbnz	r0, 80072de <_svfiprintf_r+0x32>
 80072d0:	230c      	movs	r3, #12
 80072d2:	603b      	str	r3, [r7, #0]
 80072d4:	f04f 30ff 	mov.w	r0, #4294967295
 80072d8:	b01d      	add	sp, #116	@ 0x74
 80072da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072de:	2340      	movs	r3, #64	@ 0x40
 80072e0:	616b      	str	r3, [r5, #20]
 80072e2:	2300      	movs	r3, #0
 80072e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80072e6:	2320      	movs	r3, #32
 80072e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80072ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80072f0:	2330      	movs	r3, #48	@ 0x30
 80072f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007490 <_svfiprintf_r+0x1e4>
 80072f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80072fa:	f04f 0901 	mov.w	r9, #1
 80072fe:	4623      	mov	r3, r4
 8007300:	469a      	mov	sl, r3
 8007302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007306:	b10a      	cbz	r2, 800730c <_svfiprintf_r+0x60>
 8007308:	2a25      	cmp	r2, #37	@ 0x25
 800730a:	d1f9      	bne.n	8007300 <_svfiprintf_r+0x54>
 800730c:	ebba 0b04 	subs.w	fp, sl, r4
 8007310:	d00b      	beq.n	800732a <_svfiprintf_r+0x7e>
 8007312:	465b      	mov	r3, fp
 8007314:	4622      	mov	r2, r4
 8007316:	4629      	mov	r1, r5
 8007318:	4638      	mov	r0, r7
 800731a:	f7ff ff6b 	bl	80071f4 <__ssputs_r>
 800731e:	3001      	adds	r0, #1
 8007320:	f000 80a7 	beq.w	8007472 <_svfiprintf_r+0x1c6>
 8007324:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007326:	445a      	add	r2, fp
 8007328:	9209      	str	r2, [sp, #36]	@ 0x24
 800732a:	f89a 3000 	ldrb.w	r3, [sl]
 800732e:	2b00      	cmp	r3, #0
 8007330:	f000 809f 	beq.w	8007472 <_svfiprintf_r+0x1c6>
 8007334:	2300      	movs	r3, #0
 8007336:	f04f 32ff 	mov.w	r2, #4294967295
 800733a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800733e:	f10a 0a01 	add.w	sl, sl, #1
 8007342:	9304      	str	r3, [sp, #16]
 8007344:	9307      	str	r3, [sp, #28]
 8007346:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800734a:	931a      	str	r3, [sp, #104]	@ 0x68
 800734c:	4654      	mov	r4, sl
 800734e:	2205      	movs	r2, #5
 8007350:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007354:	484e      	ldr	r0, [pc, #312]	@ (8007490 <_svfiprintf_r+0x1e4>)
 8007356:	f7f8 ff5b 	bl	8000210 <memchr>
 800735a:	9a04      	ldr	r2, [sp, #16]
 800735c:	b9d8      	cbnz	r0, 8007396 <_svfiprintf_r+0xea>
 800735e:	06d0      	lsls	r0, r2, #27
 8007360:	bf44      	itt	mi
 8007362:	2320      	movmi	r3, #32
 8007364:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007368:	0711      	lsls	r1, r2, #28
 800736a:	bf44      	itt	mi
 800736c:	232b      	movmi	r3, #43	@ 0x2b
 800736e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007372:	f89a 3000 	ldrb.w	r3, [sl]
 8007376:	2b2a      	cmp	r3, #42	@ 0x2a
 8007378:	d015      	beq.n	80073a6 <_svfiprintf_r+0xfa>
 800737a:	9a07      	ldr	r2, [sp, #28]
 800737c:	4654      	mov	r4, sl
 800737e:	2000      	movs	r0, #0
 8007380:	f04f 0c0a 	mov.w	ip, #10
 8007384:	4621      	mov	r1, r4
 8007386:	f811 3b01 	ldrb.w	r3, [r1], #1
 800738a:	3b30      	subs	r3, #48	@ 0x30
 800738c:	2b09      	cmp	r3, #9
 800738e:	d94b      	bls.n	8007428 <_svfiprintf_r+0x17c>
 8007390:	b1b0      	cbz	r0, 80073c0 <_svfiprintf_r+0x114>
 8007392:	9207      	str	r2, [sp, #28]
 8007394:	e014      	b.n	80073c0 <_svfiprintf_r+0x114>
 8007396:	eba0 0308 	sub.w	r3, r0, r8
 800739a:	fa09 f303 	lsl.w	r3, r9, r3
 800739e:	4313      	orrs	r3, r2
 80073a0:	9304      	str	r3, [sp, #16]
 80073a2:	46a2      	mov	sl, r4
 80073a4:	e7d2      	b.n	800734c <_svfiprintf_r+0xa0>
 80073a6:	9b03      	ldr	r3, [sp, #12]
 80073a8:	1d19      	adds	r1, r3, #4
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	9103      	str	r1, [sp, #12]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	bfbb      	ittet	lt
 80073b2:	425b      	neglt	r3, r3
 80073b4:	f042 0202 	orrlt.w	r2, r2, #2
 80073b8:	9307      	strge	r3, [sp, #28]
 80073ba:	9307      	strlt	r3, [sp, #28]
 80073bc:	bfb8      	it	lt
 80073be:	9204      	strlt	r2, [sp, #16]
 80073c0:	7823      	ldrb	r3, [r4, #0]
 80073c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80073c4:	d10a      	bne.n	80073dc <_svfiprintf_r+0x130>
 80073c6:	7863      	ldrb	r3, [r4, #1]
 80073c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80073ca:	d132      	bne.n	8007432 <_svfiprintf_r+0x186>
 80073cc:	9b03      	ldr	r3, [sp, #12]
 80073ce:	1d1a      	adds	r2, r3, #4
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	9203      	str	r2, [sp, #12]
 80073d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80073d8:	3402      	adds	r4, #2
 80073da:	9305      	str	r3, [sp, #20]
 80073dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80074a0 <_svfiprintf_r+0x1f4>
 80073e0:	7821      	ldrb	r1, [r4, #0]
 80073e2:	2203      	movs	r2, #3
 80073e4:	4650      	mov	r0, sl
 80073e6:	f7f8 ff13 	bl	8000210 <memchr>
 80073ea:	b138      	cbz	r0, 80073fc <_svfiprintf_r+0x150>
 80073ec:	9b04      	ldr	r3, [sp, #16]
 80073ee:	eba0 000a 	sub.w	r0, r0, sl
 80073f2:	2240      	movs	r2, #64	@ 0x40
 80073f4:	4082      	lsls	r2, r0
 80073f6:	4313      	orrs	r3, r2
 80073f8:	3401      	adds	r4, #1
 80073fa:	9304      	str	r3, [sp, #16]
 80073fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007400:	4824      	ldr	r0, [pc, #144]	@ (8007494 <_svfiprintf_r+0x1e8>)
 8007402:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007406:	2206      	movs	r2, #6
 8007408:	f7f8 ff02 	bl	8000210 <memchr>
 800740c:	2800      	cmp	r0, #0
 800740e:	d036      	beq.n	800747e <_svfiprintf_r+0x1d2>
 8007410:	4b21      	ldr	r3, [pc, #132]	@ (8007498 <_svfiprintf_r+0x1ec>)
 8007412:	bb1b      	cbnz	r3, 800745c <_svfiprintf_r+0x1b0>
 8007414:	9b03      	ldr	r3, [sp, #12]
 8007416:	3307      	adds	r3, #7
 8007418:	f023 0307 	bic.w	r3, r3, #7
 800741c:	3308      	adds	r3, #8
 800741e:	9303      	str	r3, [sp, #12]
 8007420:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007422:	4433      	add	r3, r6
 8007424:	9309      	str	r3, [sp, #36]	@ 0x24
 8007426:	e76a      	b.n	80072fe <_svfiprintf_r+0x52>
 8007428:	fb0c 3202 	mla	r2, ip, r2, r3
 800742c:	460c      	mov	r4, r1
 800742e:	2001      	movs	r0, #1
 8007430:	e7a8      	b.n	8007384 <_svfiprintf_r+0xd8>
 8007432:	2300      	movs	r3, #0
 8007434:	3401      	adds	r4, #1
 8007436:	9305      	str	r3, [sp, #20]
 8007438:	4619      	mov	r1, r3
 800743a:	f04f 0c0a 	mov.w	ip, #10
 800743e:	4620      	mov	r0, r4
 8007440:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007444:	3a30      	subs	r2, #48	@ 0x30
 8007446:	2a09      	cmp	r2, #9
 8007448:	d903      	bls.n	8007452 <_svfiprintf_r+0x1a6>
 800744a:	2b00      	cmp	r3, #0
 800744c:	d0c6      	beq.n	80073dc <_svfiprintf_r+0x130>
 800744e:	9105      	str	r1, [sp, #20]
 8007450:	e7c4      	b.n	80073dc <_svfiprintf_r+0x130>
 8007452:	fb0c 2101 	mla	r1, ip, r1, r2
 8007456:	4604      	mov	r4, r0
 8007458:	2301      	movs	r3, #1
 800745a:	e7f0      	b.n	800743e <_svfiprintf_r+0x192>
 800745c:	ab03      	add	r3, sp, #12
 800745e:	9300      	str	r3, [sp, #0]
 8007460:	462a      	mov	r2, r5
 8007462:	4b0e      	ldr	r3, [pc, #56]	@ (800749c <_svfiprintf_r+0x1f0>)
 8007464:	a904      	add	r1, sp, #16
 8007466:	4638      	mov	r0, r7
 8007468:	f7fc fc94 	bl	8003d94 <_printf_float>
 800746c:	1c42      	adds	r2, r0, #1
 800746e:	4606      	mov	r6, r0
 8007470:	d1d6      	bne.n	8007420 <_svfiprintf_r+0x174>
 8007472:	89ab      	ldrh	r3, [r5, #12]
 8007474:	065b      	lsls	r3, r3, #25
 8007476:	f53f af2d 	bmi.w	80072d4 <_svfiprintf_r+0x28>
 800747a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800747c:	e72c      	b.n	80072d8 <_svfiprintf_r+0x2c>
 800747e:	ab03      	add	r3, sp, #12
 8007480:	9300      	str	r3, [sp, #0]
 8007482:	462a      	mov	r2, r5
 8007484:	4b05      	ldr	r3, [pc, #20]	@ (800749c <_svfiprintf_r+0x1f0>)
 8007486:	a904      	add	r1, sp, #16
 8007488:	4638      	mov	r0, r7
 800748a:	f7fc ff1b 	bl	80042c4 <_printf_i>
 800748e:	e7ed      	b.n	800746c <_svfiprintf_r+0x1c0>
 8007490:	08008741 	.word	0x08008741
 8007494:	0800874b 	.word	0x0800874b
 8007498:	08003d95 	.word	0x08003d95
 800749c:	080071f5 	.word	0x080071f5
 80074a0:	08008747 	.word	0x08008747

080074a4 <__sflush_r>:
 80074a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074ac:	0716      	lsls	r6, r2, #28
 80074ae:	4605      	mov	r5, r0
 80074b0:	460c      	mov	r4, r1
 80074b2:	d454      	bmi.n	800755e <__sflush_r+0xba>
 80074b4:	684b      	ldr	r3, [r1, #4]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	dc02      	bgt.n	80074c0 <__sflush_r+0x1c>
 80074ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80074bc:	2b00      	cmp	r3, #0
 80074be:	dd48      	ble.n	8007552 <__sflush_r+0xae>
 80074c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80074c2:	2e00      	cmp	r6, #0
 80074c4:	d045      	beq.n	8007552 <__sflush_r+0xae>
 80074c6:	2300      	movs	r3, #0
 80074c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80074cc:	682f      	ldr	r7, [r5, #0]
 80074ce:	6a21      	ldr	r1, [r4, #32]
 80074d0:	602b      	str	r3, [r5, #0]
 80074d2:	d030      	beq.n	8007536 <__sflush_r+0x92>
 80074d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80074d6:	89a3      	ldrh	r3, [r4, #12]
 80074d8:	0759      	lsls	r1, r3, #29
 80074da:	d505      	bpl.n	80074e8 <__sflush_r+0x44>
 80074dc:	6863      	ldr	r3, [r4, #4]
 80074de:	1ad2      	subs	r2, r2, r3
 80074e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80074e2:	b10b      	cbz	r3, 80074e8 <__sflush_r+0x44>
 80074e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80074e6:	1ad2      	subs	r2, r2, r3
 80074e8:	2300      	movs	r3, #0
 80074ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80074ec:	6a21      	ldr	r1, [r4, #32]
 80074ee:	4628      	mov	r0, r5
 80074f0:	47b0      	blx	r6
 80074f2:	1c43      	adds	r3, r0, #1
 80074f4:	89a3      	ldrh	r3, [r4, #12]
 80074f6:	d106      	bne.n	8007506 <__sflush_r+0x62>
 80074f8:	6829      	ldr	r1, [r5, #0]
 80074fa:	291d      	cmp	r1, #29
 80074fc:	d82b      	bhi.n	8007556 <__sflush_r+0xb2>
 80074fe:	4a2a      	ldr	r2, [pc, #168]	@ (80075a8 <__sflush_r+0x104>)
 8007500:	410a      	asrs	r2, r1
 8007502:	07d6      	lsls	r6, r2, #31
 8007504:	d427      	bmi.n	8007556 <__sflush_r+0xb2>
 8007506:	2200      	movs	r2, #0
 8007508:	6062      	str	r2, [r4, #4]
 800750a:	04d9      	lsls	r1, r3, #19
 800750c:	6922      	ldr	r2, [r4, #16]
 800750e:	6022      	str	r2, [r4, #0]
 8007510:	d504      	bpl.n	800751c <__sflush_r+0x78>
 8007512:	1c42      	adds	r2, r0, #1
 8007514:	d101      	bne.n	800751a <__sflush_r+0x76>
 8007516:	682b      	ldr	r3, [r5, #0]
 8007518:	b903      	cbnz	r3, 800751c <__sflush_r+0x78>
 800751a:	6560      	str	r0, [r4, #84]	@ 0x54
 800751c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800751e:	602f      	str	r7, [r5, #0]
 8007520:	b1b9      	cbz	r1, 8007552 <__sflush_r+0xae>
 8007522:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007526:	4299      	cmp	r1, r3
 8007528:	d002      	beq.n	8007530 <__sflush_r+0x8c>
 800752a:	4628      	mov	r0, r5
 800752c:	f7fe fa2c 	bl	8005988 <_free_r>
 8007530:	2300      	movs	r3, #0
 8007532:	6363      	str	r3, [r4, #52]	@ 0x34
 8007534:	e00d      	b.n	8007552 <__sflush_r+0xae>
 8007536:	2301      	movs	r3, #1
 8007538:	4628      	mov	r0, r5
 800753a:	47b0      	blx	r6
 800753c:	4602      	mov	r2, r0
 800753e:	1c50      	adds	r0, r2, #1
 8007540:	d1c9      	bne.n	80074d6 <__sflush_r+0x32>
 8007542:	682b      	ldr	r3, [r5, #0]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d0c6      	beq.n	80074d6 <__sflush_r+0x32>
 8007548:	2b1d      	cmp	r3, #29
 800754a:	d001      	beq.n	8007550 <__sflush_r+0xac>
 800754c:	2b16      	cmp	r3, #22
 800754e:	d11e      	bne.n	800758e <__sflush_r+0xea>
 8007550:	602f      	str	r7, [r5, #0]
 8007552:	2000      	movs	r0, #0
 8007554:	e022      	b.n	800759c <__sflush_r+0xf8>
 8007556:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800755a:	b21b      	sxth	r3, r3
 800755c:	e01b      	b.n	8007596 <__sflush_r+0xf2>
 800755e:	690f      	ldr	r7, [r1, #16]
 8007560:	2f00      	cmp	r7, #0
 8007562:	d0f6      	beq.n	8007552 <__sflush_r+0xae>
 8007564:	0793      	lsls	r3, r2, #30
 8007566:	680e      	ldr	r6, [r1, #0]
 8007568:	bf08      	it	eq
 800756a:	694b      	ldreq	r3, [r1, #20]
 800756c:	600f      	str	r7, [r1, #0]
 800756e:	bf18      	it	ne
 8007570:	2300      	movne	r3, #0
 8007572:	eba6 0807 	sub.w	r8, r6, r7
 8007576:	608b      	str	r3, [r1, #8]
 8007578:	f1b8 0f00 	cmp.w	r8, #0
 800757c:	dde9      	ble.n	8007552 <__sflush_r+0xae>
 800757e:	6a21      	ldr	r1, [r4, #32]
 8007580:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007582:	4643      	mov	r3, r8
 8007584:	463a      	mov	r2, r7
 8007586:	4628      	mov	r0, r5
 8007588:	47b0      	blx	r6
 800758a:	2800      	cmp	r0, #0
 800758c:	dc08      	bgt.n	80075a0 <__sflush_r+0xfc>
 800758e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007592:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007596:	81a3      	strh	r3, [r4, #12]
 8007598:	f04f 30ff 	mov.w	r0, #4294967295
 800759c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075a0:	4407      	add	r7, r0
 80075a2:	eba8 0800 	sub.w	r8, r8, r0
 80075a6:	e7e7      	b.n	8007578 <__sflush_r+0xd4>
 80075a8:	dfbffffe 	.word	0xdfbffffe

080075ac <_fflush_r>:
 80075ac:	b538      	push	{r3, r4, r5, lr}
 80075ae:	690b      	ldr	r3, [r1, #16]
 80075b0:	4605      	mov	r5, r0
 80075b2:	460c      	mov	r4, r1
 80075b4:	b913      	cbnz	r3, 80075bc <_fflush_r+0x10>
 80075b6:	2500      	movs	r5, #0
 80075b8:	4628      	mov	r0, r5
 80075ba:	bd38      	pop	{r3, r4, r5, pc}
 80075bc:	b118      	cbz	r0, 80075c6 <_fflush_r+0x1a>
 80075be:	6a03      	ldr	r3, [r0, #32]
 80075c0:	b90b      	cbnz	r3, 80075c6 <_fflush_r+0x1a>
 80075c2:	f7fd fa3f 	bl	8004a44 <__sinit>
 80075c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d0f3      	beq.n	80075b6 <_fflush_r+0xa>
 80075ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80075d0:	07d0      	lsls	r0, r2, #31
 80075d2:	d404      	bmi.n	80075de <_fflush_r+0x32>
 80075d4:	0599      	lsls	r1, r3, #22
 80075d6:	d402      	bmi.n	80075de <_fflush_r+0x32>
 80075d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075da:	f7fd fb7e 	bl	8004cda <__retarget_lock_acquire_recursive>
 80075de:	4628      	mov	r0, r5
 80075e0:	4621      	mov	r1, r4
 80075e2:	f7ff ff5f 	bl	80074a4 <__sflush_r>
 80075e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80075e8:	07da      	lsls	r2, r3, #31
 80075ea:	4605      	mov	r5, r0
 80075ec:	d4e4      	bmi.n	80075b8 <_fflush_r+0xc>
 80075ee:	89a3      	ldrh	r3, [r4, #12]
 80075f0:	059b      	lsls	r3, r3, #22
 80075f2:	d4e1      	bmi.n	80075b8 <_fflush_r+0xc>
 80075f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075f6:	f7fd fb71 	bl	8004cdc <__retarget_lock_release_recursive>
 80075fa:	e7dd      	b.n	80075b8 <_fflush_r+0xc>

080075fc <memmove>:
 80075fc:	4288      	cmp	r0, r1
 80075fe:	b510      	push	{r4, lr}
 8007600:	eb01 0402 	add.w	r4, r1, r2
 8007604:	d902      	bls.n	800760c <memmove+0x10>
 8007606:	4284      	cmp	r4, r0
 8007608:	4623      	mov	r3, r4
 800760a:	d807      	bhi.n	800761c <memmove+0x20>
 800760c:	1e43      	subs	r3, r0, #1
 800760e:	42a1      	cmp	r1, r4
 8007610:	d008      	beq.n	8007624 <memmove+0x28>
 8007612:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007616:	f803 2f01 	strb.w	r2, [r3, #1]!
 800761a:	e7f8      	b.n	800760e <memmove+0x12>
 800761c:	4402      	add	r2, r0
 800761e:	4601      	mov	r1, r0
 8007620:	428a      	cmp	r2, r1
 8007622:	d100      	bne.n	8007626 <memmove+0x2a>
 8007624:	bd10      	pop	{r4, pc}
 8007626:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800762a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800762e:	e7f7      	b.n	8007620 <memmove+0x24>

08007630 <strncmp>:
 8007630:	b510      	push	{r4, lr}
 8007632:	b16a      	cbz	r2, 8007650 <strncmp+0x20>
 8007634:	3901      	subs	r1, #1
 8007636:	1884      	adds	r4, r0, r2
 8007638:	f810 2b01 	ldrb.w	r2, [r0], #1
 800763c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007640:	429a      	cmp	r2, r3
 8007642:	d103      	bne.n	800764c <strncmp+0x1c>
 8007644:	42a0      	cmp	r0, r4
 8007646:	d001      	beq.n	800764c <strncmp+0x1c>
 8007648:	2a00      	cmp	r2, #0
 800764a:	d1f5      	bne.n	8007638 <strncmp+0x8>
 800764c:	1ad0      	subs	r0, r2, r3
 800764e:	bd10      	pop	{r4, pc}
 8007650:	4610      	mov	r0, r2
 8007652:	e7fc      	b.n	800764e <strncmp+0x1e>

08007654 <_sbrk_r>:
 8007654:	b538      	push	{r3, r4, r5, lr}
 8007656:	4d06      	ldr	r5, [pc, #24]	@ (8007670 <_sbrk_r+0x1c>)
 8007658:	2300      	movs	r3, #0
 800765a:	4604      	mov	r4, r0
 800765c:	4608      	mov	r0, r1
 800765e:	602b      	str	r3, [r5, #0]
 8007660:	f7fa f90e 	bl	8001880 <_sbrk>
 8007664:	1c43      	adds	r3, r0, #1
 8007666:	d102      	bne.n	800766e <_sbrk_r+0x1a>
 8007668:	682b      	ldr	r3, [r5, #0]
 800766a:	b103      	cbz	r3, 800766e <_sbrk_r+0x1a>
 800766c:	6023      	str	r3, [r4, #0]
 800766e:	bd38      	pop	{r3, r4, r5, pc}
 8007670:	200003e4 	.word	0x200003e4

08007674 <memcpy>:
 8007674:	440a      	add	r2, r1
 8007676:	4291      	cmp	r1, r2
 8007678:	f100 33ff 	add.w	r3, r0, #4294967295
 800767c:	d100      	bne.n	8007680 <memcpy+0xc>
 800767e:	4770      	bx	lr
 8007680:	b510      	push	{r4, lr}
 8007682:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007686:	f803 4f01 	strb.w	r4, [r3, #1]!
 800768a:	4291      	cmp	r1, r2
 800768c:	d1f9      	bne.n	8007682 <memcpy+0xe>
 800768e:	bd10      	pop	{r4, pc}

08007690 <nan>:
 8007690:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007698 <nan+0x8>
 8007694:	4770      	bx	lr
 8007696:	bf00      	nop
 8007698:	00000000 	.word	0x00000000
 800769c:	7ff80000 	.word	0x7ff80000

080076a0 <__assert_func>:
 80076a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80076a2:	4614      	mov	r4, r2
 80076a4:	461a      	mov	r2, r3
 80076a6:	4b09      	ldr	r3, [pc, #36]	@ (80076cc <__assert_func+0x2c>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4605      	mov	r5, r0
 80076ac:	68d8      	ldr	r0, [r3, #12]
 80076ae:	b954      	cbnz	r4, 80076c6 <__assert_func+0x26>
 80076b0:	4b07      	ldr	r3, [pc, #28]	@ (80076d0 <__assert_func+0x30>)
 80076b2:	461c      	mov	r4, r3
 80076b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80076b8:	9100      	str	r1, [sp, #0]
 80076ba:	462b      	mov	r3, r5
 80076bc:	4905      	ldr	r1, [pc, #20]	@ (80076d4 <__assert_func+0x34>)
 80076be:	f000 fba7 	bl	8007e10 <fiprintf>
 80076c2:	f000 fbb7 	bl	8007e34 <abort>
 80076c6:	4b04      	ldr	r3, [pc, #16]	@ (80076d8 <__assert_func+0x38>)
 80076c8:	e7f4      	b.n	80076b4 <__assert_func+0x14>
 80076ca:	bf00      	nop
 80076cc:	2000001c 	.word	0x2000001c
 80076d0:	08008795 	.word	0x08008795
 80076d4:	08008767 	.word	0x08008767
 80076d8:	0800875a 	.word	0x0800875a

080076dc <_calloc_r>:
 80076dc:	b570      	push	{r4, r5, r6, lr}
 80076de:	fba1 5402 	umull	r5, r4, r1, r2
 80076e2:	b93c      	cbnz	r4, 80076f4 <_calloc_r+0x18>
 80076e4:	4629      	mov	r1, r5
 80076e6:	f7fe f9c3 	bl	8005a70 <_malloc_r>
 80076ea:	4606      	mov	r6, r0
 80076ec:	b928      	cbnz	r0, 80076fa <_calloc_r+0x1e>
 80076ee:	2600      	movs	r6, #0
 80076f0:	4630      	mov	r0, r6
 80076f2:	bd70      	pop	{r4, r5, r6, pc}
 80076f4:	220c      	movs	r2, #12
 80076f6:	6002      	str	r2, [r0, #0]
 80076f8:	e7f9      	b.n	80076ee <_calloc_r+0x12>
 80076fa:	462a      	mov	r2, r5
 80076fc:	4621      	mov	r1, r4
 80076fe:	f7fd fa6e 	bl	8004bde <memset>
 8007702:	e7f5      	b.n	80076f0 <_calloc_r+0x14>

08007704 <rshift>:
 8007704:	6903      	ldr	r3, [r0, #16]
 8007706:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800770a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800770e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007712:	f100 0414 	add.w	r4, r0, #20
 8007716:	dd45      	ble.n	80077a4 <rshift+0xa0>
 8007718:	f011 011f 	ands.w	r1, r1, #31
 800771c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007720:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007724:	d10c      	bne.n	8007740 <rshift+0x3c>
 8007726:	f100 0710 	add.w	r7, r0, #16
 800772a:	4629      	mov	r1, r5
 800772c:	42b1      	cmp	r1, r6
 800772e:	d334      	bcc.n	800779a <rshift+0x96>
 8007730:	1a9b      	subs	r3, r3, r2
 8007732:	009b      	lsls	r3, r3, #2
 8007734:	1eea      	subs	r2, r5, #3
 8007736:	4296      	cmp	r6, r2
 8007738:	bf38      	it	cc
 800773a:	2300      	movcc	r3, #0
 800773c:	4423      	add	r3, r4
 800773e:	e015      	b.n	800776c <rshift+0x68>
 8007740:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007744:	f1c1 0820 	rsb	r8, r1, #32
 8007748:	40cf      	lsrs	r7, r1
 800774a:	f105 0e04 	add.w	lr, r5, #4
 800774e:	46a1      	mov	r9, r4
 8007750:	4576      	cmp	r6, lr
 8007752:	46f4      	mov	ip, lr
 8007754:	d815      	bhi.n	8007782 <rshift+0x7e>
 8007756:	1a9a      	subs	r2, r3, r2
 8007758:	0092      	lsls	r2, r2, #2
 800775a:	3a04      	subs	r2, #4
 800775c:	3501      	adds	r5, #1
 800775e:	42ae      	cmp	r6, r5
 8007760:	bf38      	it	cc
 8007762:	2200      	movcc	r2, #0
 8007764:	18a3      	adds	r3, r4, r2
 8007766:	50a7      	str	r7, [r4, r2]
 8007768:	b107      	cbz	r7, 800776c <rshift+0x68>
 800776a:	3304      	adds	r3, #4
 800776c:	1b1a      	subs	r2, r3, r4
 800776e:	42a3      	cmp	r3, r4
 8007770:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007774:	bf08      	it	eq
 8007776:	2300      	moveq	r3, #0
 8007778:	6102      	str	r2, [r0, #16]
 800777a:	bf08      	it	eq
 800777c:	6143      	streq	r3, [r0, #20]
 800777e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007782:	f8dc c000 	ldr.w	ip, [ip]
 8007786:	fa0c fc08 	lsl.w	ip, ip, r8
 800778a:	ea4c 0707 	orr.w	r7, ip, r7
 800778e:	f849 7b04 	str.w	r7, [r9], #4
 8007792:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007796:	40cf      	lsrs	r7, r1
 8007798:	e7da      	b.n	8007750 <rshift+0x4c>
 800779a:	f851 cb04 	ldr.w	ip, [r1], #4
 800779e:	f847 cf04 	str.w	ip, [r7, #4]!
 80077a2:	e7c3      	b.n	800772c <rshift+0x28>
 80077a4:	4623      	mov	r3, r4
 80077a6:	e7e1      	b.n	800776c <rshift+0x68>

080077a8 <__hexdig_fun>:
 80077a8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80077ac:	2b09      	cmp	r3, #9
 80077ae:	d802      	bhi.n	80077b6 <__hexdig_fun+0xe>
 80077b0:	3820      	subs	r0, #32
 80077b2:	b2c0      	uxtb	r0, r0
 80077b4:	4770      	bx	lr
 80077b6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80077ba:	2b05      	cmp	r3, #5
 80077bc:	d801      	bhi.n	80077c2 <__hexdig_fun+0x1a>
 80077be:	3847      	subs	r0, #71	@ 0x47
 80077c0:	e7f7      	b.n	80077b2 <__hexdig_fun+0xa>
 80077c2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80077c6:	2b05      	cmp	r3, #5
 80077c8:	d801      	bhi.n	80077ce <__hexdig_fun+0x26>
 80077ca:	3827      	subs	r0, #39	@ 0x27
 80077cc:	e7f1      	b.n	80077b2 <__hexdig_fun+0xa>
 80077ce:	2000      	movs	r0, #0
 80077d0:	4770      	bx	lr
	...

080077d4 <__gethex>:
 80077d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077d8:	b085      	sub	sp, #20
 80077da:	468a      	mov	sl, r1
 80077dc:	9302      	str	r3, [sp, #8]
 80077de:	680b      	ldr	r3, [r1, #0]
 80077e0:	9001      	str	r0, [sp, #4]
 80077e2:	4690      	mov	r8, r2
 80077e4:	1c9c      	adds	r4, r3, #2
 80077e6:	46a1      	mov	r9, r4
 80077e8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80077ec:	2830      	cmp	r0, #48	@ 0x30
 80077ee:	d0fa      	beq.n	80077e6 <__gethex+0x12>
 80077f0:	eba9 0303 	sub.w	r3, r9, r3
 80077f4:	f1a3 0b02 	sub.w	fp, r3, #2
 80077f8:	f7ff ffd6 	bl	80077a8 <__hexdig_fun>
 80077fc:	4605      	mov	r5, r0
 80077fe:	2800      	cmp	r0, #0
 8007800:	d168      	bne.n	80078d4 <__gethex+0x100>
 8007802:	49a0      	ldr	r1, [pc, #640]	@ (8007a84 <__gethex+0x2b0>)
 8007804:	2201      	movs	r2, #1
 8007806:	4648      	mov	r0, r9
 8007808:	f7ff ff12 	bl	8007630 <strncmp>
 800780c:	4607      	mov	r7, r0
 800780e:	2800      	cmp	r0, #0
 8007810:	d167      	bne.n	80078e2 <__gethex+0x10e>
 8007812:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007816:	4626      	mov	r6, r4
 8007818:	f7ff ffc6 	bl	80077a8 <__hexdig_fun>
 800781c:	2800      	cmp	r0, #0
 800781e:	d062      	beq.n	80078e6 <__gethex+0x112>
 8007820:	4623      	mov	r3, r4
 8007822:	7818      	ldrb	r0, [r3, #0]
 8007824:	2830      	cmp	r0, #48	@ 0x30
 8007826:	4699      	mov	r9, r3
 8007828:	f103 0301 	add.w	r3, r3, #1
 800782c:	d0f9      	beq.n	8007822 <__gethex+0x4e>
 800782e:	f7ff ffbb 	bl	80077a8 <__hexdig_fun>
 8007832:	fab0 f580 	clz	r5, r0
 8007836:	096d      	lsrs	r5, r5, #5
 8007838:	f04f 0b01 	mov.w	fp, #1
 800783c:	464a      	mov	r2, r9
 800783e:	4616      	mov	r6, r2
 8007840:	3201      	adds	r2, #1
 8007842:	7830      	ldrb	r0, [r6, #0]
 8007844:	f7ff ffb0 	bl	80077a8 <__hexdig_fun>
 8007848:	2800      	cmp	r0, #0
 800784a:	d1f8      	bne.n	800783e <__gethex+0x6a>
 800784c:	498d      	ldr	r1, [pc, #564]	@ (8007a84 <__gethex+0x2b0>)
 800784e:	2201      	movs	r2, #1
 8007850:	4630      	mov	r0, r6
 8007852:	f7ff feed 	bl	8007630 <strncmp>
 8007856:	2800      	cmp	r0, #0
 8007858:	d13f      	bne.n	80078da <__gethex+0x106>
 800785a:	b944      	cbnz	r4, 800786e <__gethex+0x9a>
 800785c:	1c74      	adds	r4, r6, #1
 800785e:	4622      	mov	r2, r4
 8007860:	4616      	mov	r6, r2
 8007862:	3201      	adds	r2, #1
 8007864:	7830      	ldrb	r0, [r6, #0]
 8007866:	f7ff ff9f 	bl	80077a8 <__hexdig_fun>
 800786a:	2800      	cmp	r0, #0
 800786c:	d1f8      	bne.n	8007860 <__gethex+0x8c>
 800786e:	1ba4      	subs	r4, r4, r6
 8007870:	00a7      	lsls	r7, r4, #2
 8007872:	7833      	ldrb	r3, [r6, #0]
 8007874:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007878:	2b50      	cmp	r3, #80	@ 0x50
 800787a:	d13e      	bne.n	80078fa <__gethex+0x126>
 800787c:	7873      	ldrb	r3, [r6, #1]
 800787e:	2b2b      	cmp	r3, #43	@ 0x2b
 8007880:	d033      	beq.n	80078ea <__gethex+0x116>
 8007882:	2b2d      	cmp	r3, #45	@ 0x2d
 8007884:	d034      	beq.n	80078f0 <__gethex+0x11c>
 8007886:	1c71      	adds	r1, r6, #1
 8007888:	2400      	movs	r4, #0
 800788a:	7808      	ldrb	r0, [r1, #0]
 800788c:	f7ff ff8c 	bl	80077a8 <__hexdig_fun>
 8007890:	1e43      	subs	r3, r0, #1
 8007892:	b2db      	uxtb	r3, r3
 8007894:	2b18      	cmp	r3, #24
 8007896:	d830      	bhi.n	80078fa <__gethex+0x126>
 8007898:	f1a0 0210 	sub.w	r2, r0, #16
 800789c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80078a0:	f7ff ff82 	bl	80077a8 <__hexdig_fun>
 80078a4:	f100 3cff 	add.w	ip, r0, #4294967295
 80078a8:	fa5f fc8c 	uxtb.w	ip, ip
 80078ac:	f1bc 0f18 	cmp.w	ip, #24
 80078b0:	f04f 030a 	mov.w	r3, #10
 80078b4:	d91e      	bls.n	80078f4 <__gethex+0x120>
 80078b6:	b104      	cbz	r4, 80078ba <__gethex+0xe6>
 80078b8:	4252      	negs	r2, r2
 80078ba:	4417      	add	r7, r2
 80078bc:	f8ca 1000 	str.w	r1, [sl]
 80078c0:	b1ed      	cbz	r5, 80078fe <__gethex+0x12a>
 80078c2:	f1bb 0f00 	cmp.w	fp, #0
 80078c6:	bf0c      	ite	eq
 80078c8:	2506      	moveq	r5, #6
 80078ca:	2500      	movne	r5, #0
 80078cc:	4628      	mov	r0, r5
 80078ce:	b005      	add	sp, #20
 80078d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078d4:	2500      	movs	r5, #0
 80078d6:	462c      	mov	r4, r5
 80078d8:	e7b0      	b.n	800783c <__gethex+0x68>
 80078da:	2c00      	cmp	r4, #0
 80078dc:	d1c7      	bne.n	800786e <__gethex+0x9a>
 80078de:	4627      	mov	r7, r4
 80078e0:	e7c7      	b.n	8007872 <__gethex+0x9e>
 80078e2:	464e      	mov	r6, r9
 80078e4:	462f      	mov	r7, r5
 80078e6:	2501      	movs	r5, #1
 80078e8:	e7c3      	b.n	8007872 <__gethex+0x9e>
 80078ea:	2400      	movs	r4, #0
 80078ec:	1cb1      	adds	r1, r6, #2
 80078ee:	e7cc      	b.n	800788a <__gethex+0xb6>
 80078f0:	2401      	movs	r4, #1
 80078f2:	e7fb      	b.n	80078ec <__gethex+0x118>
 80078f4:	fb03 0002 	mla	r0, r3, r2, r0
 80078f8:	e7ce      	b.n	8007898 <__gethex+0xc4>
 80078fa:	4631      	mov	r1, r6
 80078fc:	e7de      	b.n	80078bc <__gethex+0xe8>
 80078fe:	eba6 0309 	sub.w	r3, r6, r9
 8007902:	3b01      	subs	r3, #1
 8007904:	4629      	mov	r1, r5
 8007906:	2b07      	cmp	r3, #7
 8007908:	dc0a      	bgt.n	8007920 <__gethex+0x14c>
 800790a:	9801      	ldr	r0, [sp, #4]
 800790c:	f7fe f93c 	bl	8005b88 <_Balloc>
 8007910:	4604      	mov	r4, r0
 8007912:	b940      	cbnz	r0, 8007926 <__gethex+0x152>
 8007914:	4b5c      	ldr	r3, [pc, #368]	@ (8007a88 <__gethex+0x2b4>)
 8007916:	4602      	mov	r2, r0
 8007918:	21e4      	movs	r1, #228	@ 0xe4
 800791a:	485c      	ldr	r0, [pc, #368]	@ (8007a8c <__gethex+0x2b8>)
 800791c:	f7ff fec0 	bl	80076a0 <__assert_func>
 8007920:	3101      	adds	r1, #1
 8007922:	105b      	asrs	r3, r3, #1
 8007924:	e7ef      	b.n	8007906 <__gethex+0x132>
 8007926:	f100 0a14 	add.w	sl, r0, #20
 800792a:	2300      	movs	r3, #0
 800792c:	4655      	mov	r5, sl
 800792e:	469b      	mov	fp, r3
 8007930:	45b1      	cmp	r9, r6
 8007932:	d337      	bcc.n	80079a4 <__gethex+0x1d0>
 8007934:	f845 bb04 	str.w	fp, [r5], #4
 8007938:	eba5 050a 	sub.w	r5, r5, sl
 800793c:	10ad      	asrs	r5, r5, #2
 800793e:	6125      	str	r5, [r4, #16]
 8007940:	4658      	mov	r0, fp
 8007942:	f7fe fa13 	bl	8005d6c <__hi0bits>
 8007946:	016d      	lsls	r5, r5, #5
 8007948:	f8d8 6000 	ldr.w	r6, [r8]
 800794c:	1a2d      	subs	r5, r5, r0
 800794e:	42b5      	cmp	r5, r6
 8007950:	dd54      	ble.n	80079fc <__gethex+0x228>
 8007952:	1bad      	subs	r5, r5, r6
 8007954:	4629      	mov	r1, r5
 8007956:	4620      	mov	r0, r4
 8007958:	f7fe fda7 	bl	80064aa <__any_on>
 800795c:	4681      	mov	r9, r0
 800795e:	b178      	cbz	r0, 8007980 <__gethex+0x1ac>
 8007960:	1e6b      	subs	r3, r5, #1
 8007962:	1159      	asrs	r1, r3, #5
 8007964:	f003 021f 	and.w	r2, r3, #31
 8007968:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800796c:	f04f 0901 	mov.w	r9, #1
 8007970:	fa09 f202 	lsl.w	r2, r9, r2
 8007974:	420a      	tst	r2, r1
 8007976:	d003      	beq.n	8007980 <__gethex+0x1ac>
 8007978:	454b      	cmp	r3, r9
 800797a:	dc36      	bgt.n	80079ea <__gethex+0x216>
 800797c:	f04f 0902 	mov.w	r9, #2
 8007980:	4629      	mov	r1, r5
 8007982:	4620      	mov	r0, r4
 8007984:	f7ff febe 	bl	8007704 <rshift>
 8007988:	442f      	add	r7, r5
 800798a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800798e:	42bb      	cmp	r3, r7
 8007990:	da42      	bge.n	8007a18 <__gethex+0x244>
 8007992:	9801      	ldr	r0, [sp, #4]
 8007994:	4621      	mov	r1, r4
 8007996:	f7fe f937 	bl	8005c08 <_Bfree>
 800799a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800799c:	2300      	movs	r3, #0
 800799e:	6013      	str	r3, [r2, #0]
 80079a0:	25a3      	movs	r5, #163	@ 0xa3
 80079a2:	e793      	b.n	80078cc <__gethex+0xf8>
 80079a4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80079a8:	2a2e      	cmp	r2, #46	@ 0x2e
 80079aa:	d012      	beq.n	80079d2 <__gethex+0x1fe>
 80079ac:	2b20      	cmp	r3, #32
 80079ae:	d104      	bne.n	80079ba <__gethex+0x1e6>
 80079b0:	f845 bb04 	str.w	fp, [r5], #4
 80079b4:	f04f 0b00 	mov.w	fp, #0
 80079b8:	465b      	mov	r3, fp
 80079ba:	7830      	ldrb	r0, [r6, #0]
 80079bc:	9303      	str	r3, [sp, #12]
 80079be:	f7ff fef3 	bl	80077a8 <__hexdig_fun>
 80079c2:	9b03      	ldr	r3, [sp, #12]
 80079c4:	f000 000f 	and.w	r0, r0, #15
 80079c8:	4098      	lsls	r0, r3
 80079ca:	ea4b 0b00 	orr.w	fp, fp, r0
 80079ce:	3304      	adds	r3, #4
 80079d0:	e7ae      	b.n	8007930 <__gethex+0x15c>
 80079d2:	45b1      	cmp	r9, r6
 80079d4:	d8ea      	bhi.n	80079ac <__gethex+0x1d8>
 80079d6:	492b      	ldr	r1, [pc, #172]	@ (8007a84 <__gethex+0x2b0>)
 80079d8:	9303      	str	r3, [sp, #12]
 80079da:	2201      	movs	r2, #1
 80079dc:	4630      	mov	r0, r6
 80079de:	f7ff fe27 	bl	8007630 <strncmp>
 80079e2:	9b03      	ldr	r3, [sp, #12]
 80079e4:	2800      	cmp	r0, #0
 80079e6:	d1e1      	bne.n	80079ac <__gethex+0x1d8>
 80079e8:	e7a2      	b.n	8007930 <__gethex+0x15c>
 80079ea:	1ea9      	subs	r1, r5, #2
 80079ec:	4620      	mov	r0, r4
 80079ee:	f7fe fd5c 	bl	80064aa <__any_on>
 80079f2:	2800      	cmp	r0, #0
 80079f4:	d0c2      	beq.n	800797c <__gethex+0x1a8>
 80079f6:	f04f 0903 	mov.w	r9, #3
 80079fa:	e7c1      	b.n	8007980 <__gethex+0x1ac>
 80079fc:	da09      	bge.n	8007a12 <__gethex+0x23e>
 80079fe:	1b75      	subs	r5, r6, r5
 8007a00:	4621      	mov	r1, r4
 8007a02:	9801      	ldr	r0, [sp, #4]
 8007a04:	462a      	mov	r2, r5
 8007a06:	f7fe fb17 	bl	8006038 <__lshift>
 8007a0a:	1b7f      	subs	r7, r7, r5
 8007a0c:	4604      	mov	r4, r0
 8007a0e:	f100 0a14 	add.w	sl, r0, #20
 8007a12:	f04f 0900 	mov.w	r9, #0
 8007a16:	e7b8      	b.n	800798a <__gethex+0x1b6>
 8007a18:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007a1c:	42bd      	cmp	r5, r7
 8007a1e:	dd6f      	ble.n	8007b00 <__gethex+0x32c>
 8007a20:	1bed      	subs	r5, r5, r7
 8007a22:	42ae      	cmp	r6, r5
 8007a24:	dc34      	bgt.n	8007a90 <__gethex+0x2bc>
 8007a26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007a2a:	2b02      	cmp	r3, #2
 8007a2c:	d022      	beq.n	8007a74 <__gethex+0x2a0>
 8007a2e:	2b03      	cmp	r3, #3
 8007a30:	d024      	beq.n	8007a7c <__gethex+0x2a8>
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d115      	bne.n	8007a62 <__gethex+0x28e>
 8007a36:	42ae      	cmp	r6, r5
 8007a38:	d113      	bne.n	8007a62 <__gethex+0x28e>
 8007a3a:	2e01      	cmp	r6, #1
 8007a3c:	d10b      	bne.n	8007a56 <__gethex+0x282>
 8007a3e:	9a02      	ldr	r2, [sp, #8]
 8007a40:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007a44:	6013      	str	r3, [r2, #0]
 8007a46:	2301      	movs	r3, #1
 8007a48:	6123      	str	r3, [r4, #16]
 8007a4a:	f8ca 3000 	str.w	r3, [sl]
 8007a4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a50:	2562      	movs	r5, #98	@ 0x62
 8007a52:	601c      	str	r4, [r3, #0]
 8007a54:	e73a      	b.n	80078cc <__gethex+0xf8>
 8007a56:	1e71      	subs	r1, r6, #1
 8007a58:	4620      	mov	r0, r4
 8007a5a:	f7fe fd26 	bl	80064aa <__any_on>
 8007a5e:	2800      	cmp	r0, #0
 8007a60:	d1ed      	bne.n	8007a3e <__gethex+0x26a>
 8007a62:	9801      	ldr	r0, [sp, #4]
 8007a64:	4621      	mov	r1, r4
 8007a66:	f7fe f8cf 	bl	8005c08 <_Bfree>
 8007a6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	6013      	str	r3, [r2, #0]
 8007a70:	2550      	movs	r5, #80	@ 0x50
 8007a72:	e72b      	b.n	80078cc <__gethex+0xf8>
 8007a74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d1f3      	bne.n	8007a62 <__gethex+0x28e>
 8007a7a:	e7e0      	b.n	8007a3e <__gethex+0x26a>
 8007a7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d1dd      	bne.n	8007a3e <__gethex+0x26a>
 8007a82:	e7ee      	b.n	8007a62 <__gethex+0x28e>
 8007a84:	080085e8 	.word	0x080085e8
 8007a88:	08008481 	.word	0x08008481
 8007a8c:	08008796 	.word	0x08008796
 8007a90:	1e6f      	subs	r7, r5, #1
 8007a92:	f1b9 0f00 	cmp.w	r9, #0
 8007a96:	d130      	bne.n	8007afa <__gethex+0x326>
 8007a98:	b127      	cbz	r7, 8007aa4 <__gethex+0x2d0>
 8007a9a:	4639      	mov	r1, r7
 8007a9c:	4620      	mov	r0, r4
 8007a9e:	f7fe fd04 	bl	80064aa <__any_on>
 8007aa2:	4681      	mov	r9, r0
 8007aa4:	117a      	asrs	r2, r7, #5
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007aac:	f007 071f 	and.w	r7, r7, #31
 8007ab0:	40bb      	lsls	r3, r7
 8007ab2:	4213      	tst	r3, r2
 8007ab4:	4629      	mov	r1, r5
 8007ab6:	4620      	mov	r0, r4
 8007ab8:	bf18      	it	ne
 8007aba:	f049 0902 	orrne.w	r9, r9, #2
 8007abe:	f7ff fe21 	bl	8007704 <rshift>
 8007ac2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007ac6:	1b76      	subs	r6, r6, r5
 8007ac8:	2502      	movs	r5, #2
 8007aca:	f1b9 0f00 	cmp.w	r9, #0
 8007ace:	d047      	beq.n	8007b60 <__gethex+0x38c>
 8007ad0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007ad4:	2b02      	cmp	r3, #2
 8007ad6:	d015      	beq.n	8007b04 <__gethex+0x330>
 8007ad8:	2b03      	cmp	r3, #3
 8007ada:	d017      	beq.n	8007b0c <__gethex+0x338>
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d109      	bne.n	8007af4 <__gethex+0x320>
 8007ae0:	f019 0f02 	tst.w	r9, #2
 8007ae4:	d006      	beq.n	8007af4 <__gethex+0x320>
 8007ae6:	f8da 3000 	ldr.w	r3, [sl]
 8007aea:	ea49 0903 	orr.w	r9, r9, r3
 8007aee:	f019 0f01 	tst.w	r9, #1
 8007af2:	d10e      	bne.n	8007b12 <__gethex+0x33e>
 8007af4:	f045 0510 	orr.w	r5, r5, #16
 8007af8:	e032      	b.n	8007b60 <__gethex+0x38c>
 8007afa:	f04f 0901 	mov.w	r9, #1
 8007afe:	e7d1      	b.n	8007aa4 <__gethex+0x2d0>
 8007b00:	2501      	movs	r5, #1
 8007b02:	e7e2      	b.n	8007aca <__gethex+0x2f6>
 8007b04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b06:	f1c3 0301 	rsb	r3, r3, #1
 8007b0a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007b0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d0f0      	beq.n	8007af4 <__gethex+0x320>
 8007b12:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007b16:	f104 0314 	add.w	r3, r4, #20
 8007b1a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007b1e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007b22:	f04f 0c00 	mov.w	ip, #0
 8007b26:	4618      	mov	r0, r3
 8007b28:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b2c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007b30:	d01b      	beq.n	8007b6a <__gethex+0x396>
 8007b32:	3201      	adds	r2, #1
 8007b34:	6002      	str	r2, [r0, #0]
 8007b36:	2d02      	cmp	r5, #2
 8007b38:	f104 0314 	add.w	r3, r4, #20
 8007b3c:	d13c      	bne.n	8007bb8 <__gethex+0x3e4>
 8007b3e:	f8d8 2000 	ldr.w	r2, [r8]
 8007b42:	3a01      	subs	r2, #1
 8007b44:	42b2      	cmp	r2, r6
 8007b46:	d109      	bne.n	8007b5c <__gethex+0x388>
 8007b48:	1171      	asrs	r1, r6, #5
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007b50:	f006 061f 	and.w	r6, r6, #31
 8007b54:	fa02 f606 	lsl.w	r6, r2, r6
 8007b58:	421e      	tst	r6, r3
 8007b5a:	d13a      	bne.n	8007bd2 <__gethex+0x3fe>
 8007b5c:	f045 0520 	orr.w	r5, r5, #32
 8007b60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b62:	601c      	str	r4, [r3, #0]
 8007b64:	9b02      	ldr	r3, [sp, #8]
 8007b66:	601f      	str	r7, [r3, #0]
 8007b68:	e6b0      	b.n	80078cc <__gethex+0xf8>
 8007b6a:	4299      	cmp	r1, r3
 8007b6c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007b70:	d8d9      	bhi.n	8007b26 <__gethex+0x352>
 8007b72:	68a3      	ldr	r3, [r4, #8]
 8007b74:	459b      	cmp	fp, r3
 8007b76:	db17      	blt.n	8007ba8 <__gethex+0x3d4>
 8007b78:	6861      	ldr	r1, [r4, #4]
 8007b7a:	9801      	ldr	r0, [sp, #4]
 8007b7c:	3101      	adds	r1, #1
 8007b7e:	f7fe f803 	bl	8005b88 <_Balloc>
 8007b82:	4681      	mov	r9, r0
 8007b84:	b918      	cbnz	r0, 8007b8e <__gethex+0x3ba>
 8007b86:	4b1a      	ldr	r3, [pc, #104]	@ (8007bf0 <__gethex+0x41c>)
 8007b88:	4602      	mov	r2, r0
 8007b8a:	2184      	movs	r1, #132	@ 0x84
 8007b8c:	e6c5      	b.n	800791a <__gethex+0x146>
 8007b8e:	6922      	ldr	r2, [r4, #16]
 8007b90:	3202      	adds	r2, #2
 8007b92:	f104 010c 	add.w	r1, r4, #12
 8007b96:	0092      	lsls	r2, r2, #2
 8007b98:	300c      	adds	r0, #12
 8007b9a:	f7ff fd6b 	bl	8007674 <memcpy>
 8007b9e:	4621      	mov	r1, r4
 8007ba0:	9801      	ldr	r0, [sp, #4]
 8007ba2:	f7fe f831 	bl	8005c08 <_Bfree>
 8007ba6:	464c      	mov	r4, r9
 8007ba8:	6923      	ldr	r3, [r4, #16]
 8007baa:	1c5a      	adds	r2, r3, #1
 8007bac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007bb0:	6122      	str	r2, [r4, #16]
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	615a      	str	r2, [r3, #20]
 8007bb6:	e7be      	b.n	8007b36 <__gethex+0x362>
 8007bb8:	6922      	ldr	r2, [r4, #16]
 8007bba:	455a      	cmp	r2, fp
 8007bbc:	dd0b      	ble.n	8007bd6 <__gethex+0x402>
 8007bbe:	2101      	movs	r1, #1
 8007bc0:	4620      	mov	r0, r4
 8007bc2:	f7ff fd9f 	bl	8007704 <rshift>
 8007bc6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007bca:	3701      	adds	r7, #1
 8007bcc:	42bb      	cmp	r3, r7
 8007bce:	f6ff aee0 	blt.w	8007992 <__gethex+0x1be>
 8007bd2:	2501      	movs	r5, #1
 8007bd4:	e7c2      	b.n	8007b5c <__gethex+0x388>
 8007bd6:	f016 061f 	ands.w	r6, r6, #31
 8007bda:	d0fa      	beq.n	8007bd2 <__gethex+0x3fe>
 8007bdc:	4453      	add	r3, sl
 8007bde:	f1c6 0620 	rsb	r6, r6, #32
 8007be2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007be6:	f7fe f8c1 	bl	8005d6c <__hi0bits>
 8007bea:	42b0      	cmp	r0, r6
 8007bec:	dbe7      	blt.n	8007bbe <__gethex+0x3ea>
 8007bee:	e7f0      	b.n	8007bd2 <__gethex+0x3fe>
 8007bf0:	08008481 	.word	0x08008481

08007bf4 <L_shift>:
 8007bf4:	f1c2 0208 	rsb	r2, r2, #8
 8007bf8:	0092      	lsls	r2, r2, #2
 8007bfa:	b570      	push	{r4, r5, r6, lr}
 8007bfc:	f1c2 0620 	rsb	r6, r2, #32
 8007c00:	6843      	ldr	r3, [r0, #4]
 8007c02:	6804      	ldr	r4, [r0, #0]
 8007c04:	fa03 f506 	lsl.w	r5, r3, r6
 8007c08:	432c      	orrs	r4, r5
 8007c0a:	40d3      	lsrs	r3, r2
 8007c0c:	6004      	str	r4, [r0, #0]
 8007c0e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007c12:	4288      	cmp	r0, r1
 8007c14:	d3f4      	bcc.n	8007c00 <L_shift+0xc>
 8007c16:	bd70      	pop	{r4, r5, r6, pc}

08007c18 <__match>:
 8007c18:	b530      	push	{r4, r5, lr}
 8007c1a:	6803      	ldr	r3, [r0, #0]
 8007c1c:	3301      	adds	r3, #1
 8007c1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c22:	b914      	cbnz	r4, 8007c2a <__match+0x12>
 8007c24:	6003      	str	r3, [r0, #0]
 8007c26:	2001      	movs	r0, #1
 8007c28:	bd30      	pop	{r4, r5, pc}
 8007c2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c2e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007c32:	2d19      	cmp	r5, #25
 8007c34:	bf98      	it	ls
 8007c36:	3220      	addls	r2, #32
 8007c38:	42a2      	cmp	r2, r4
 8007c3a:	d0f0      	beq.n	8007c1e <__match+0x6>
 8007c3c:	2000      	movs	r0, #0
 8007c3e:	e7f3      	b.n	8007c28 <__match+0x10>

08007c40 <__hexnan>:
 8007c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c44:	680b      	ldr	r3, [r1, #0]
 8007c46:	6801      	ldr	r1, [r0, #0]
 8007c48:	115e      	asrs	r6, r3, #5
 8007c4a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007c4e:	f013 031f 	ands.w	r3, r3, #31
 8007c52:	b087      	sub	sp, #28
 8007c54:	bf18      	it	ne
 8007c56:	3604      	addne	r6, #4
 8007c58:	2500      	movs	r5, #0
 8007c5a:	1f37      	subs	r7, r6, #4
 8007c5c:	4682      	mov	sl, r0
 8007c5e:	4690      	mov	r8, r2
 8007c60:	9301      	str	r3, [sp, #4]
 8007c62:	f846 5c04 	str.w	r5, [r6, #-4]
 8007c66:	46b9      	mov	r9, r7
 8007c68:	463c      	mov	r4, r7
 8007c6a:	9502      	str	r5, [sp, #8]
 8007c6c:	46ab      	mov	fp, r5
 8007c6e:	784a      	ldrb	r2, [r1, #1]
 8007c70:	1c4b      	adds	r3, r1, #1
 8007c72:	9303      	str	r3, [sp, #12]
 8007c74:	b342      	cbz	r2, 8007cc8 <__hexnan+0x88>
 8007c76:	4610      	mov	r0, r2
 8007c78:	9105      	str	r1, [sp, #20]
 8007c7a:	9204      	str	r2, [sp, #16]
 8007c7c:	f7ff fd94 	bl	80077a8 <__hexdig_fun>
 8007c80:	2800      	cmp	r0, #0
 8007c82:	d151      	bne.n	8007d28 <__hexnan+0xe8>
 8007c84:	9a04      	ldr	r2, [sp, #16]
 8007c86:	9905      	ldr	r1, [sp, #20]
 8007c88:	2a20      	cmp	r2, #32
 8007c8a:	d818      	bhi.n	8007cbe <__hexnan+0x7e>
 8007c8c:	9b02      	ldr	r3, [sp, #8]
 8007c8e:	459b      	cmp	fp, r3
 8007c90:	dd13      	ble.n	8007cba <__hexnan+0x7a>
 8007c92:	454c      	cmp	r4, r9
 8007c94:	d206      	bcs.n	8007ca4 <__hexnan+0x64>
 8007c96:	2d07      	cmp	r5, #7
 8007c98:	dc04      	bgt.n	8007ca4 <__hexnan+0x64>
 8007c9a:	462a      	mov	r2, r5
 8007c9c:	4649      	mov	r1, r9
 8007c9e:	4620      	mov	r0, r4
 8007ca0:	f7ff ffa8 	bl	8007bf4 <L_shift>
 8007ca4:	4544      	cmp	r4, r8
 8007ca6:	d952      	bls.n	8007d4e <__hexnan+0x10e>
 8007ca8:	2300      	movs	r3, #0
 8007caa:	f1a4 0904 	sub.w	r9, r4, #4
 8007cae:	f844 3c04 	str.w	r3, [r4, #-4]
 8007cb2:	f8cd b008 	str.w	fp, [sp, #8]
 8007cb6:	464c      	mov	r4, r9
 8007cb8:	461d      	mov	r5, r3
 8007cba:	9903      	ldr	r1, [sp, #12]
 8007cbc:	e7d7      	b.n	8007c6e <__hexnan+0x2e>
 8007cbe:	2a29      	cmp	r2, #41	@ 0x29
 8007cc0:	d157      	bne.n	8007d72 <__hexnan+0x132>
 8007cc2:	3102      	adds	r1, #2
 8007cc4:	f8ca 1000 	str.w	r1, [sl]
 8007cc8:	f1bb 0f00 	cmp.w	fp, #0
 8007ccc:	d051      	beq.n	8007d72 <__hexnan+0x132>
 8007cce:	454c      	cmp	r4, r9
 8007cd0:	d206      	bcs.n	8007ce0 <__hexnan+0xa0>
 8007cd2:	2d07      	cmp	r5, #7
 8007cd4:	dc04      	bgt.n	8007ce0 <__hexnan+0xa0>
 8007cd6:	462a      	mov	r2, r5
 8007cd8:	4649      	mov	r1, r9
 8007cda:	4620      	mov	r0, r4
 8007cdc:	f7ff ff8a 	bl	8007bf4 <L_shift>
 8007ce0:	4544      	cmp	r4, r8
 8007ce2:	d936      	bls.n	8007d52 <__hexnan+0x112>
 8007ce4:	f1a8 0204 	sub.w	r2, r8, #4
 8007ce8:	4623      	mov	r3, r4
 8007cea:	f853 1b04 	ldr.w	r1, [r3], #4
 8007cee:	f842 1f04 	str.w	r1, [r2, #4]!
 8007cf2:	429f      	cmp	r7, r3
 8007cf4:	d2f9      	bcs.n	8007cea <__hexnan+0xaa>
 8007cf6:	1b3b      	subs	r3, r7, r4
 8007cf8:	f023 0303 	bic.w	r3, r3, #3
 8007cfc:	3304      	adds	r3, #4
 8007cfe:	3401      	adds	r4, #1
 8007d00:	3e03      	subs	r6, #3
 8007d02:	42b4      	cmp	r4, r6
 8007d04:	bf88      	it	hi
 8007d06:	2304      	movhi	r3, #4
 8007d08:	4443      	add	r3, r8
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f843 2b04 	str.w	r2, [r3], #4
 8007d10:	429f      	cmp	r7, r3
 8007d12:	d2fb      	bcs.n	8007d0c <__hexnan+0xcc>
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	b91b      	cbnz	r3, 8007d20 <__hexnan+0xe0>
 8007d18:	4547      	cmp	r7, r8
 8007d1a:	d128      	bne.n	8007d6e <__hexnan+0x12e>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	603b      	str	r3, [r7, #0]
 8007d20:	2005      	movs	r0, #5
 8007d22:	b007      	add	sp, #28
 8007d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d28:	3501      	adds	r5, #1
 8007d2a:	2d08      	cmp	r5, #8
 8007d2c:	f10b 0b01 	add.w	fp, fp, #1
 8007d30:	dd06      	ble.n	8007d40 <__hexnan+0x100>
 8007d32:	4544      	cmp	r4, r8
 8007d34:	d9c1      	bls.n	8007cba <__hexnan+0x7a>
 8007d36:	2300      	movs	r3, #0
 8007d38:	f844 3c04 	str.w	r3, [r4, #-4]
 8007d3c:	2501      	movs	r5, #1
 8007d3e:	3c04      	subs	r4, #4
 8007d40:	6822      	ldr	r2, [r4, #0]
 8007d42:	f000 000f 	and.w	r0, r0, #15
 8007d46:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007d4a:	6020      	str	r0, [r4, #0]
 8007d4c:	e7b5      	b.n	8007cba <__hexnan+0x7a>
 8007d4e:	2508      	movs	r5, #8
 8007d50:	e7b3      	b.n	8007cba <__hexnan+0x7a>
 8007d52:	9b01      	ldr	r3, [sp, #4]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d0dd      	beq.n	8007d14 <__hexnan+0xd4>
 8007d58:	f1c3 0320 	rsb	r3, r3, #32
 8007d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8007d60:	40da      	lsrs	r2, r3
 8007d62:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007d66:	4013      	ands	r3, r2
 8007d68:	f846 3c04 	str.w	r3, [r6, #-4]
 8007d6c:	e7d2      	b.n	8007d14 <__hexnan+0xd4>
 8007d6e:	3f04      	subs	r7, #4
 8007d70:	e7d0      	b.n	8007d14 <__hexnan+0xd4>
 8007d72:	2004      	movs	r0, #4
 8007d74:	e7d5      	b.n	8007d22 <__hexnan+0xe2>

08007d76 <__ascii_mbtowc>:
 8007d76:	b082      	sub	sp, #8
 8007d78:	b901      	cbnz	r1, 8007d7c <__ascii_mbtowc+0x6>
 8007d7a:	a901      	add	r1, sp, #4
 8007d7c:	b142      	cbz	r2, 8007d90 <__ascii_mbtowc+0x1a>
 8007d7e:	b14b      	cbz	r3, 8007d94 <__ascii_mbtowc+0x1e>
 8007d80:	7813      	ldrb	r3, [r2, #0]
 8007d82:	600b      	str	r3, [r1, #0]
 8007d84:	7812      	ldrb	r2, [r2, #0]
 8007d86:	1e10      	subs	r0, r2, #0
 8007d88:	bf18      	it	ne
 8007d8a:	2001      	movne	r0, #1
 8007d8c:	b002      	add	sp, #8
 8007d8e:	4770      	bx	lr
 8007d90:	4610      	mov	r0, r2
 8007d92:	e7fb      	b.n	8007d8c <__ascii_mbtowc+0x16>
 8007d94:	f06f 0001 	mvn.w	r0, #1
 8007d98:	e7f8      	b.n	8007d8c <__ascii_mbtowc+0x16>

08007d9a <_realloc_r>:
 8007d9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d9e:	4680      	mov	r8, r0
 8007da0:	4615      	mov	r5, r2
 8007da2:	460c      	mov	r4, r1
 8007da4:	b921      	cbnz	r1, 8007db0 <_realloc_r+0x16>
 8007da6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007daa:	4611      	mov	r1, r2
 8007dac:	f7fd be60 	b.w	8005a70 <_malloc_r>
 8007db0:	b92a      	cbnz	r2, 8007dbe <_realloc_r+0x24>
 8007db2:	f7fd fde9 	bl	8005988 <_free_r>
 8007db6:	2400      	movs	r4, #0
 8007db8:	4620      	mov	r0, r4
 8007dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dbe:	f000 f840 	bl	8007e42 <_malloc_usable_size_r>
 8007dc2:	4285      	cmp	r5, r0
 8007dc4:	4606      	mov	r6, r0
 8007dc6:	d802      	bhi.n	8007dce <_realloc_r+0x34>
 8007dc8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007dcc:	d8f4      	bhi.n	8007db8 <_realloc_r+0x1e>
 8007dce:	4629      	mov	r1, r5
 8007dd0:	4640      	mov	r0, r8
 8007dd2:	f7fd fe4d 	bl	8005a70 <_malloc_r>
 8007dd6:	4607      	mov	r7, r0
 8007dd8:	2800      	cmp	r0, #0
 8007dda:	d0ec      	beq.n	8007db6 <_realloc_r+0x1c>
 8007ddc:	42b5      	cmp	r5, r6
 8007dde:	462a      	mov	r2, r5
 8007de0:	4621      	mov	r1, r4
 8007de2:	bf28      	it	cs
 8007de4:	4632      	movcs	r2, r6
 8007de6:	f7ff fc45 	bl	8007674 <memcpy>
 8007dea:	4621      	mov	r1, r4
 8007dec:	4640      	mov	r0, r8
 8007dee:	f7fd fdcb 	bl	8005988 <_free_r>
 8007df2:	463c      	mov	r4, r7
 8007df4:	e7e0      	b.n	8007db8 <_realloc_r+0x1e>

08007df6 <__ascii_wctomb>:
 8007df6:	4603      	mov	r3, r0
 8007df8:	4608      	mov	r0, r1
 8007dfa:	b141      	cbz	r1, 8007e0e <__ascii_wctomb+0x18>
 8007dfc:	2aff      	cmp	r2, #255	@ 0xff
 8007dfe:	d904      	bls.n	8007e0a <__ascii_wctomb+0x14>
 8007e00:	228a      	movs	r2, #138	@ 0x8a
 8007e02:	601a      	str	r2, [r3, #0]
 8007e04:	f04f 30ff 	mov.w	r0, #4294967295
 8007e08:	4770      	bx	lr
 8007e0a:	700a      	strb	r2, [r1, #0]
 8007e0c:	2001      	movs	r0, #1
 8007e0e:	4770      	bx	lr

08007e10 <fiprintf>:
 8007e10:	b40e      	push	{r1, r2, r3}
 8007e12:	b503      	push	{r0, r1, lr}
 8007e14:	4601      	mov	r1, r0
 8007e16:	ab03      	add	r3, sp, #12
 8007e18:	4805      	ldr	r0, [pc, #20]	@ (8007e30 <fiprintf+0x20>)
 8007e1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e1e:	6800      	ldr	r0, [r0, #0]
 8007e20:	9301      	str	r3, [sp, #4]
 8007e22:	f000 f83f 	bl	8007ea4 <_vfiprintf_r>
 8007e26:	b002      	add	sp, #8
 8007e28:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e2c:	b003      	add	sp, #12
 8007e2e:	4770      	bx	lr
 8007e30:	2000001c 	.word	0x2000001c

08007e34 <abort>:
 8007e34:	b508      	push	{r3, lr}
 8007e36:	2006      	movs	r0, #6
 8007e38:	f000 fa08 	bl	800824c <raise>
 8007e3c:	2001      	movs	r0, #1
 8007e3e:	f7f9 fca6 	bl	800178e <_exit>

08007e42 <_malloc_usable_size_r>:
 8007e42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e46:	1f18      	subs	r0, r3, #4
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	bfbc      	itt	lt
 8007e4c:	580b      	ldrlt	r3, [r1, r0]
 8007e4e:	18c0      	addlt	r0, r0, r3
 8007e50:	4770      	bx	lr

08007e52 <__sfputc_r>:
 8007e52:	6893      	ldr	r3, [r2, #8]
 8007e54:	3b01      	subs	r3, #1
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	b410      	push	{r4}
 8007e5a:	6093      	str	r3, [r2, #8]
 8007e5c:	da08      	bge.n	8007e70 <__sfputc_r+0x1e>
 8007e5e:	6994      	ldr	r4, [r2, #24]
 8007e60:	42a3      	cmp	r3, r4
 8007e62:	db01      	blt.n	8007e68 <__sfputc_r+0x16>
 8007e64:	290a      	cmp	r1, #10
 8007e66:	d103      	bne.n	8007e70 <__sfputc_r+0x1e>
 8007e68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e6c:	f000 b932 	b.w	80080d4 <__swbuf_r>
 8007e70:	6813      	ldr	r3, [r2, #0]
 8007e72:	1c58      	adds	r0, r3, #1
 8007e74:	6010      	str	r0, [r2, #0]
 8007e76:	7019      	strb	r1, [r3, #0]
 8007e78:	4608      	mov	r0, r1
 8007e7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e7e:	4770      	bx	lr

08007e80 <__sfputs_r>:
 8007e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e82:	4606      	mov	r6, r0
 8007e84:	460f      	mov	r7, r1
 8007e86:	4614      	mov	r4, r2
 8007e88:	18d5      	adds	r5, r2, r3
 8007e8a:	42ac      	cmp	r4, r5
 8007e8c:	d101      	bne.n	8007e92 <__sfputs_r+0x12>
 8007e8e:	2000      	movs	r0, #0
 8007e90:	e007      	b.n	8007ea2 <__sfputs_r+0x22>
 8007e92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e96:	463a      	mov	r2, r7
 8007e98:	4630      	mov	r0, r6
 8007e9a:	f7ff ffda 	bl	8007e52 <__sfputc_r>
 8007e9e:	1c43      	adds	r3, r0, #1
 8007ea0:	d1f3      	bne.n	8007e8a <__sfputs_r+0xa>
 8007ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007ea4 <_vfiprintf_r>:
 8007ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ea8:	460d      	mov	r5, r1
 8007eaa:	b09d      	sub	sp, #116	@ 0x74
 8007eac:	4614      	mov	r4, r2
 8007eae:	4698      	mov	r8, r3
 8007eb0:	4606      	mov	r6, r0
 8007eb2:	b118      	cbz	r0, 8007ebc <_vfiprintf_r+0x18>
 8007eb4:	6a03      	ldr	r3, [r0, #32]
 8007eb6:	b90b      	cbnz	r3, 8007ebc <_vfiprintf_r+0x18>
 8007eb8:	f7fc fdc4 	bl	8004a44 <__sinit>
 8007ebc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ebe:	07d9      	lsls	r1, r3, #31
 8007ec0:	d405      	bmi.n	8007ece <_vfiprintf_r+0x2a>
 8007ec2:	89ab      	ldrh	r3, [r5, #12]
 8007ec4:	059a      	lsls	r2, r3, #22
 8007ec6:	d402      	bmi.n	8007ece <_vfiprintf_r+0x2a>
 8007ec8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007eca:	f7fc ff06 	bl	8004cda <__retarget_lock_acquire_recursive>
 8007ece:	89ab      	ldrh	r3, [r5, #12]
 8007ed0:	071b      	lsls	r3, r3, #28
 8007ed2:	d501      	bpl.n	8007ed8 <_vfiprintf_r+0x34>
 8007ed4:	692b      	ldr	r3, [r5, #16]
 8007ed6:	b99b      	cbnz	r3, 8007f00 <_vfiprintf_r+0x5c>
 8007ed8:	4629      	mov	r1, r5
 8007eda:	4630      	mov	r0, r6
 8007edc:	f000 f938 	bl	8008150 <__swsetup_r>
 8007ee0:	b170      	cbz	r0, 8007f00 <_vfiprintf_r+0x5c>
 8007ee2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ee4:	07dc      	lsls	r4, r3, #31
 8007ee6:	d504      	bpl.n	8007ef2 <_vfiprintf_r+0x4e>
 8007ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8007eec:	b01d      	add	sp, #116	@ 0x74
 8007eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ef2:	89ab      	ldrh	r3, [r5, #12]
 8007ef4:	0598      	lsls	r0, r3, #22
 8007ef6:	d4f7      	bmi.n	8007ee8 <_vfiprintf_r+0x44>
 8007ef8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007efa:	f7fc feef 	bl	8004cdc <__retarget_lock_release_recursive>
 8007efe:	e7f3      	b.n	8007ee8 <_vfiprintf_r+0x44>
 8007f00:	2300      	movs	r3, #0
 8007f02:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f04:	2320      	movs	r3, #32
 8007f06:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f0e:	2330      	movs	r3, #48	@ 0x30
 8007f10:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80080c0 <_vfiprintf_r+0x21c>
 8007f14:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f18:	f04f 0901 	mov.w	r9, #1
 8007f1c:	4623      	mov	r3, r4
 8007f1e:	469a      	mov	sl, r3
 8007f20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f24:	b10a      	cbz	r2, 8007f2a <_vfiprintf_r+0x86>
 8007f26:	2a25      	cmp	r2, #37	@ 0x25
 8007f28:	d1f9      	bne.n	8007f1e <_vfiprintf_r+0x7a>
 8007f2a:	ebba 0b04 	subs.w	fp, sl, r4
 8007f2e:	d00b      	beq.n	8007f48 <_vfiprintf_r+0xa4>
 8007f30:	465b      	mov	r3, fp
 8007f32:	4622      	mov	r2, r4
 8007f34:	4629      	mov	r1, r5
 8007f36:	4630      	mov	r0, r6
 8007f38:	f7ff ffa2 	bl	8007e80 <__sfputs_r>
 8007f3c:	3001      	adds	r0, #1
 8007f3e:	f000 80a7 	beq.w	8008090 <_vfiprintf_r+0x1ec>
 8007f42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f44:	445a      	add	r2, fp
 8007f46:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f48:	f89a 3000 	ldrb.w	r3, [sl]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	f000 809f 	beq.w	8008090 <_vfiprintf_r+0x1ec>
 8007f52:	2300      	movs	r3, #0
 8007f54:	f04f 32ff 	mov.w	r2, #4294967295
 8007f58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f5c:	f10a 0a01 	add.w	sl, sl, #1
 8007f60:	9304      	str	r3, [sp, #16]
 8007f62:	9307      	str	r3, [sp, #28]
 8007f64:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f68:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f6a:	4654      	mov	r4, sl
 8007f6c:	2205      	movs	r2, #5
 8007f6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f72:	4853      	ldr	r0, [pc, #332]	@ (80080c0 <_vfiprintf_r+0x21c>)
 8007f74:	f7f8 f94c 	bl	8000210 <memchr>
 8007f78:	9a04      	ldr	r2, [sp, #16]
 8007f7a:	b9d8      	cbnz	r0, 8007fb4 <_vfiprintf_r+0x110>
 8007f7c:	06d1      	lsls	r1, r2, #27
 8007f7e:	bf44      	itt	mi
 8007f80:	2320      	movmi	r3, #32
 8007f82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f86:	0713      	lsls	r3, r2, #28
 8007f88:	bf44      	itt	mi
 8007f8a:	232b      	movmi	r3, #43	@ 0x2b
 8007f8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f90:	f89a 3000 	ldrb.w	r3, [sl]
 8007f94:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f96:	d015      	beq.n	8007fc4 <_vfiprintf_r+0x120>
 8007f98:	9a07      	ldr	r2, [sp, #28]
 8007f9a:	4654      	mov	r4, sl
 8007f9c:	2000      	movs	r0, #0
 8007f9e:	f04f 0c0a 	mov.w	ip, #10
 8007fa2:	4621      	mov	r1, r4
 8007fa4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fa8:	3b30      	subs	r3, #48	@ 0x30
 8007faa:	2b09      	cmp	r3, #9
 8007fac:	d94b      	bls.n	8008046 <_vfiprintf_r+0x1a2>
 8007fae:	b1b0      	cbz	r0, 8007fde <_vfiprintf_r+0x13a>
 8007fb0:	9207      	str	r2, [sp, #28]
 8007fb2:	e014      	b.n	8007fde <_vfiprintf_r+0x13a>
 8007fb4:	eba0 0308 	sub.w	r3, r0, r8
 8007fb8:	fa09 f303 	lsl.w	r3, r9, r3
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	9304      	str	r3, [sp, #16]
 8007fc0:	46a2      	mov	sl, r4
 8007fc2:	e7d2      	b.n	8007f6a <_vfiprintf_r+0xc6>
 8007fc4:	9b03      	ldr	r3, [sp, #12]
 8007fc6:	1d19      	adds	r1, r3, #4
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	9103      	str	r1, [sp, #12]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	bfbb      	ittet	lt
 8007fd0:	425b      	neglt	r3, r3
 8007fd2:	f042 0202 	orrlt.w	r2, r2, #2
 8007fd6:	9307      	strge	r3, [sp, #28]
 8007fd8:	9307      	strlt	r3, [sp, #28]
 8007fda:	bfb8      	it	lt
 8007fdc:	9204      	strlt	r2, [sp, #16]
 8007fde:	7823      	ldrb	r3, [r4, #0]
 8007fe0:	2b2e      	cmp	r3, #46	@ 0x2e
 8007fe2:	d10a      	bne.n	8007ffa <_vfiprintf_r+0x156>
 8007fe4:	7863      	ldrb	r3, [r4, #1]
 8007fe6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fe8:	d132      	bne.n	8008050 <_vfiprintf_r+0x1ac>
 8007fea:	9b03      	ldr	r3, [sp, #12]
 8007fec:	1d1a      	adds	r2, r3, #4
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	9203      	str	r2, [sp, #12]
 8007ff2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ff6:	3402      	adds	r4, #2
 8007ff8:	9305      	str	r3, [sp, #20]
 8007ffa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80080d0 <_vfiprintf_r+0x22c>
 8007ffe:	7821      	ldrb	r1, [r4, #0]
 8008000:	2203      	movs	r2, #3
 8008002:	4650      	mov	r0, sl
 8008004:	f7f8 f904 	bl	8000210 <memchr>
 8008008:	b138      	cbz	r0, 800801a <_vfiprintf_r+0x176>
 800800a:	9b04      	ldr	r3, [sp, #16]
 800800c:	eba0 000a 	sub.w	r0, r0, sl
 8008010:	2240      	movs	r2, #64	@ 0x40
 8008012:	4082      	lsls	r2, r0
 8008014:	4313      	orrs	r3, r2
 8008016:	3401      	adds	r4, #1
 8008018:	9304      	str	r3, [sp, #16]
 800801a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800801e:	4829      	ldr	r0, [pc, #164]	@ (80080c4 <_vfiprintf_r+0x220>)
 8008020:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008024:	2206      	movs	r2, #6
 8008026:	f7f8 f8f3 	bl	8000210 <memchr>
 800802a:	2800      	cmp	r0, #0
 800802c:	d03f      	beq.n	80080ae <_vfiprintf_r+0x20a>
 800802e:	4b26      	ldr	r3, [pc, #152]	@ (80080c8 <_vfiprintf_r+0x224>)
 8008030:	bb1b      	cbnz	r3, 800807a <_vfiprintf_r+0x1d6>
 8008032:	9b03      	ldr	r3, [sp, #12]
 8008034:	3307      	adds	r3, #7
 8008036:	f023 0307 	bic.w	r3, r3, #7
 800803a:	3308      	adds	r3, #8
 800803c:	9303      	str	r3, [sp, #12]
 800803e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008040:	443b      	add	r3, r7
 8008042:	9309      	str	r3, [sp, #36]	@ 0x24
 8008044:	e76a      	b.n	8007f1c <_vfiprintf_r+0x78>
 8008046:	fb0c 3202 	mla	r2, ip, r2, r3
 800804a:	460c      	mov	r4, r1
 800804c:	2001      	movs	r0, #1
 800804e:	e7a8      	b.n	8007fa2 <_vfiprintf_r+0xfe>
 8008050:	2300      	movs	r3, #0
 8008052:	3401      	adds	r4, #1
 8008054:	9305      	str	r3, [sp, #20]
 8008056:	4619      	mov	r1, r3
 8008058:	f04f 0c0a 	mov.w	ip, #10
 800805c:	4620      	mov	r0, r4
 800805e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008062:	3a30      	subs	r2, #48	@ 0x30
 8008064:	2a09      	cmp	r2, #9
 8008066:	d903      	bls.n	8008070 <_vfiprintf_r+0x1cc>
 8008068:	2b00      	cmp	r3, #0
 800806a:	d0c6      	beq.n	8007ffa <_vfiprintf_r+0x156>
 800806c:	9105      	str	r1, [sp, #20]
 800806e:	e7c4      	b.n	8007ffa <_vfiprintf_r+0x156>
 8008070:	fb0c 2101 	mla	r1, ip, r1, r2
 8008074:	4604      	mov	r4, r0
 8008076:	2301      	movs	r3, #1
 8008078:	e7f0      	b.n	800805c <_vfiprintf_r+0x1b8>
 800807a:	ab03      	add	r3, sp, #12
 800807c:	9300      	str	r3, [sp, #0]
 800807e:	462a      	mov	r2, r5
 8008080:	4b12      	ldr	r3, [pc, #72]	@ (80080cc <_vfiprintf_r+0x228>)
 8008082:	a904      	add	r1, sp, #16
 8008084:	4630      	mov	r0, r6
 8008086:	f7fb fe85 	bl	8003d94 <_printf_float>
 800808a:	4607      	mov	r7, r0
 800808c:	1c78      	adds	r0, r7, #1
 800808e:	d1d6      	bne.n	800803e <_vfiprintf_r+0x19a>
 8008090:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008092:	07d9      	lsls	r1, r3, #31
 8008094:	d405      	bmi.n	80080a2 <_vfiprintf_r+0x1fe>
 8008096:	89ab      	ldrh	r3, [r5, #12]
 8008098:	059a      	lsls	r2, r3, #22
 800809a:	d402      	bmi.n	80080a2 <_vfiprintf_r+0x1fe>
 800809c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800809e:	f7fc fe1d 	bl	8004cdc <__retarget_lock_release_recursive>
 80080a2:	89ab      	ldrh	r3, [r5, #12]
 80080a4:	065b      	lsls	r3, r3, #25
 80080a6:	f53f af1f 	bmi.w	8007ee8 <_vfiprintf_r+0x44>
 80080aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80080ac:	e71e      	b.n	8007eec <_vfiprintf_r+0x48>
 80080ae:	ab03      	add	r3, sp, #12
 80080b0:	9300      	str	r3, [sp, #0]
 80080b2:	462a      	mov	r2, r5
 80080b4:	4b05      	ldr	r3, [pc, #20]	@ (80080cc <_vfiprintf_r+0x228>)
 80080b6:	a904      	add	r1, sp, #16
 80080b8:	4630      	mov	r0, r6
 80080ba:	f7fc f903 	bl	80042c4 <_printf_i>
 80080be:	e7e4      	b.n	800808a <_vfiprintf_r+0x1e6>
 80080c0:	08008741 	.word	0x08008741
 80080c4:	0800874b 	.word	0x0800874b
 80080c8:	08003d95 	.word	0x08003d95
 80080cc:	08007e81 	.word	0x08007e81
 80080d0:	08008747 	.word	0x08008747

080080d4 <__swbuf_r>:
 80080d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d6:	460e      	mov	r6, r1
 80080d8:	4614      	mov	r4, r2
 80080da:	4605      	mov	r5, r0
 80080dc:	b118      	cbz	r0, 80080e6 <__swbuf_r+0x12>
 80080de:	6a03      	ldr	r3, [r0, #32]
 80080e0:	b90b      	cbnz	r3, 80080e6 <__swbuf_r+0x12>
 80080e2:	f7fc fcaf 	bl	8004a44 <__sinit>
 80080e6:	69a3      	ldr	r3, [r4, #24]
 80080e8:	60a3      	str	r3, [r4, #8]
 80080ea:	89a3      	ldrh	r3, [r4, #12]
 80080ec:	071a      	lsls	r2, r3, #28
 80080ee:	d501      	bpl.n	80080f4 <__swbuf_r+0x20>
 80080f0:	6923      	ldr	r3, [r4, #16]
 80080f2:	b943      	cbnz	r3, 8008106 <__swbuf_r+0x32>
 80080f4:	4621      	mov	r1, r4
 80080f6:	4628      	mov	r0, r5
 80080f8:	f000 f82a 	bl	8008150 <__swsetup_r>
 80080fc:	b118      	cbz	r0, 8008106 <__swbuf_r+0x32>
 80080fe:	f04f 37ff 	mov.w	r7, #4294967295
 8008102:	4638      	mov	r0, r7
 8008104:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008106:	6823      	ldr	r3, [r4, #0]
 8008108:	6922      	ldr	r2, [r4, #16]
 800810a:	1a98      	subs	r0, r3, r2
 800810c:	6963      	ldr	r3, [r4, #20]
 800810e:	b2f6      	uxtb	r6, r6
 8008110:	4283      	cmp	r3, r0
 8008112:	4637      	mov	r7, r6
 8008114:	dc05      	bgt.n	8008122 <__swbuf_r+0x4e>
 8008116:	4621      	mov	r1, r4
 8008118:	4628      	mov	r0, r5
 800811a:	f7ff fa47 	bl	80075ac <_fflush_r>
 800811e:	2800      	cmp	r0, #0
 8008120:	d1ed      	bne.n	80080fe <__swbuf_r+0x2a>
 8008122:	68a3      	ldr	r3, [r4, #8]
 8008124:	3b01      	subs	r3, #1
 8008126:	60a3      	str	r3, [r4, #8]
 8008128:	6823      	ldr	r3, [r4, #0]
 800812a:	1c5a      	adds	r2, r3, #1
 800812c:	6022      	str	r2, [r4, #0]
 800812e:	701e      	strb	r6, [r3, #0]
 8008130:	6962      	ldr	r2, [r4, #20]
 8008132:	1c43      	adds	r3, r0, #1
 8008134:	429a      	cmp	r2, r3
 8008136:	d004      	beq.n	8008142 <__swbuf_r+0x6e>
 8008138:	89a3      	ldrh	r3, [r4, #12]
 800813a:	07db      	lsls	r3, r3, #31
 800813c:	d5e1      	bpl.n	8008102 <__swbuf_r+0x2e>
 800813e:	2e0a      	cmp	r6, #10
 8008140:	d1df      	bne.n	8008102 <__swbuf_r+0x2e>
 8008142:	4621      	mov	r1, r4
 8008144:	4628      	mov	r0, r5
 8008146:	f7ff fa31 	bl	80075ac <_fflush_r>
 800814a:	2800      	cmp	r0, #0
 800814c:	d0d9      	beq.n	8008102 <__swbuf_r+0x2e>
 800814e:	e7d6      	b.n	80080fe <__swbuf_r+0x2a>

08008150 <__swsetup_r>:
 8008150:	b538      	push	{r3, r4, r5, lr}
 8008152:	4b29      	ldr	r3, [pc, #164]	@ (80081f8 <__swsetup_r+0xa8>)
 8008154:	4605      	mov	r5, r0
 8008156:	6818      	ldr	r0, [r3, #0]
 8008158:	460c      	mov	r4, r1
 800815a:	b118      	cbz	r0, 8008164 <__swsetup_r+0x14>
 800815c:	6a03      	ldr	r3, [r0, #32]
 800815e:	b90b      	cbnz	r3, 8008164 <__swsetup_r+0x14>
 8008160:	f7fc fc70 	bl	8004a44 <__sinit>
 8008164:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008168:	0719      	lsls	r1, r3, #28
 800816a:	d422      	bmi.n	80081b2 <__swsetup_r+0x62>
 800816c:	06da      	lsls	r2, r3, #27
 800816e:	d407      	bmi.n	8008180 <__swsetup_r+0x30>
 8008170:	2209      	movs	r2, #9
 8008172:	602a      	str	r2, [r5, #0]
 8008174:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008178:	81a3      	strh	r3, [r4, #12]
 800817a:	f04f 30ff 	mov.w	r0, #4294967295
 800817e:	e033      	b.n	80081e8 <__swsetup_r+0x98>
 8008180:	0758      	lsls	r0, r3, #29
 8008182:	d512      	bpl.n	80081aa <__swsetup_r+0x5a>
 8008184:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008186:	b141      	cbz	r1, 800819a <__swsetup_r+0x4a>
 8008188:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800818c:	4299      	cmp	r1, r3
 800818e:	d002      	beq.n	8008196 <__swsetup_r+0x46>
 8008190:	4628      	mov	r0, r5
 8008192:	f7fd fbf9 	bl	8005988 <_free_r>
 8008196:	2300      	movs	r3, #0
 8008198:	6363      	str	r3, [r4, #52]	@ 0x34
 800819a:	89a3      	ldrh	r3, [r4, #12]
 800819c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80081a0:	81a3      	strh	r3, [r4, #12]
 80081a2:	2300      	movs	r3, #0
 80081a4:	6063      	str	r3, [r4, #4]
 80081a6:	6923      	ldr	r3, [r4, #16]
 80081a8:	6023      	str	r3, [r4, #0]
 80081aa:	89a3      	ldrh	r3, [r4, #12]
 80081ac:	f043 0308 	orr.w	r3, r3, #8
 80081b0:	81a3      	strh	r3, [r4, #12]
 80081b2:	6923      	ldr	r3, [r4, #16]
 80081b4:	b94b      	cbnz	r3, 80081ca <__swsetup_r+0x7a>
 80081b6:	89a3      	ldrh	r3, [r4, #12]
 80081b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80081bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081c0:	d003      	beq.n	80081ca <__swsetup_r+0x7a>
 80081c2:	4621      	mov	r1, r4
 80081c4:	4628      	mov	r0, r5
 80081c6:	f000 f883 	bl	80082d0 <__smakebuf_r>
 80081ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081ce:	f013 0201 	ands.w	r2, r3, #1
 80081d2:	d00a      	beq.n	80081ea <__swsetup_r+0x9a>
 80081d4:	2200      	movs	r2, #0
 80081d6:	60a2      	str	r2, [r4, #8]
 80081d8:	6962      	ldr	r2, [r4, #20]
 80081da:	4252      	negs	r2, r2
 80081dc:	61a2      	str	r2, [r4, #24]
 80081de:	6922      	ldr	r2, [r4, #16]
 80081e0:	b942      	cbnz	r2, 80081f4 <__swsetup_r+0xa4>
 80081e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80081e6:	d1c5      	bne.n	8008174 <__swsetup_r+0x24>
 80081e8:	bd38      	pop	{r3, r4, r5, pc}
 80081ea:	0799      	lsls	r1, r3, #30
 80081ec:	bf58      	it	pl
 80081ee:	6962      	ldrpl	r2, [r4, #20]
 80081f0:	60a2      	str	r2, [r4, #8]
 80081f2:	e7f4      	b.n	80081de <__swsetup_r+0x8e>
 80081f4:	2000      	movs	r0, #0
 80081f6:	e7f7      	b.n	80081e8 <__swsetup_r+0x98>
 80081f8:	2000001c 	.word	0x2000001c

080081fc <_raise_r>:
 80081fc:	291f      	cmp	r1, #31
 80081fe:	b538      	push	{r3, r4, r5, lr}
 8008200:	4605      	mov	r5, r0
 8008202:	460c      	mov	r4, r1
 8008204:	d904      	bls.n	8008210 <_raise_r+0x14>
 8008206:	2316      	movs	r3, #22
 8008208:	6003      	str	r3, [r0, #0]
 800820a:	f04f 30ff 	mov.w	r0, #4294967295
 800820e:	bd38      	pop	{r3, r4, r5, pc}
 8008210:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008212:	b112      	cbz	r2, 800821a <_raise_r+0x1e>
 8008214:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008218:	b94b      	cbnz	r3, 800822e <_raise_r+0x32>
 800821a:	4628      	mov	r0, r5
 800821c:	f000 f830 	bl	8008280 <_getpid_r>
 8008220:	4622      	mov	r2, r4
 8008222:	4601      	mov	r1, r0
 8008224:	4628      	mov	r0, r5
 8008226:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800822a:	f000 b817 	b.w	800825c <_kill_r>
 800822e:	2b01      	cmp	r3, #1
 8008230:	d00a      	beq.n	8008248 <_raise_r+0x4c>
 8008232:	1c59      	adds	r1, r3, #1
 8008234:	d103      	bne.n	800823e <_raise_r+0x42>
 8008236:	2316      	movs	r3, #22
 8008238:	6003      	str	r3, [r0, #0]
 800823a:	2001      	movs	r0, #1
 800823c:	e7e7      	b.n	800820e <_raise_r+0x12>
 800823e:	2100      	movs	r1, #0
 8008240:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008244:	4620      	mov	r0, r4
 8008246:	4798      	blx	r3
 8008248:	2000      	movs	r0, #0
 800824a:	e7e0      	b.n	800820e <_raise_r+0x12>

0800824c <raise>:
 800824c:	4b02      	ldr	r3, [pc, #8]	@ (8008258 <raise+0xc>)
 800824e:	4601      	mov	r1, r0
 8008250:	6818      	ldr	r0, [r3, #0]
 8008252:	f7ff bfd3 	b.w	80081fc <_raise_r>
 8008256:	bf00      	nop
 8008258:	2000001c 	.word	0x2000001c

0800825c <_kill_r>:
 800825c:	b538      	push	{r3, r4, r5, lr}
 800825e:	4d07      	ldr	r5, [pc, #28]	@ (800827c <_kill_r+0x20>)
 8008260:	2300      	movs	r3, #0
 8008262:	4604      	mov	r4, r0
 8008264:	4608      	mov	r0, r1
 8008266:	4611      	mov	r1, r2
 8008268:	602b      	str	r3, [r5, #0]
 800826a:	f7f9 fa80 	bl	800176e <_kill>
 800826e:	1c43      	adds	r3, r0, #1
 8008270:	d102      	bne.n	8008278 <_kill_r+0x1c>
 8008272:	682b      	ldr	r3, [r5, #0]
 8008274:	b103      	cbz	r3, 8008278 <_kill_r+0x1c>
 8008276:	6023      	str	r3, [r4, #0]
 8008278:	bd38      	pop	{r3, r4, r5, pc}
 800827a:	bf00      	nop
 800827c:	200003e4 	.word	0x200003e4

08008280 <_getpid_r>:
 8008280:	f7f9 ba6d 	b.w	800175e <_getpid>

08008284 <__swhatbuf_r>:
 8008284:	b570      	push	{r4, r5, r6, lr}
 8008286:	460c      	mov	r4, r1
 8008288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800828c:	2900      	cmp	r1, #0
 800828e:	b096      	sub	sp, #88	@ 0x58
 8008290:	4615      	mov	r5, r2
 8008292:	461e      	mov	r6, r3
 8008294:	da0d      	bge.n	80082b2 <__swhatbuf_r+0x2e>
 8008296:	89a3      	ldrh	r3, [r4, #12]
 8008298:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800829c:	f04f 0100 	mov.w	r1, #0
 80082a0:	bf14      	ite	ne
 80082a2:	2340      	movne	r3, #64	@ 0x40
 80082a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80082a8:	2000      	movs	r0, #0
 80082aa:	6031      	str	r1, [r6, #0]
 80082ac:	602b      	str	r3, [r5, #0]
 80082ae:	b016      	add	sp, #88	@ 0x58
 80082b0:	bd70      	pop	{r4, r5, r6, pc}
 80082b2:	466a      	mov	r2, sp
 80082b4:	f000 f848 	bl	8008348 <_fstat_r>
 80082b8:	2800      	cmp	r0, #0
 80082ba:	dbec      	blt.n	8008296 <__swhatbuf_r+0x12>
 80082bc:	9901      	ldr	r1, [sp, #4]
 80082be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80082c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80082c6:	4259      	negs	r1, r3
 80082c8:	4159      	adcs	r1, r3
 80082ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80082ce:	e7eb      	b.n	80082a8 <__swhatbuf_r+0x24>

080082d0 <__smakebuf_r>:
 80082d0:	898b      	ldrh	r3, [r1, #12]
 80082d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082d4:	079d      	lsls	r5, r3, #30
 80082d6:	4606      	mov	r6, r0
 80082d8:	460c      	mov	r4, r1
 80082da:	d507      	bpl.n	80082ec <__smakebuf_r+0x1c>
 80082dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80082e0:	6023      	str	r3, [r4, #0]
 80082e2:	6123      	str	r3, [r4, #16]
 80082e4:	2301      	movs	r3, #1
 80082e6:	6163      	str	r3, [r4, #20]
 80082e8:	b003      	add	sp, #12
 80082ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082ec:	ab01      	add	r3, sp, #4
 80082ee:	466a      	mov	r2, sp
 80082f0:	f7ff ffc8 	bl	8008284 <__swhatbuf_r>
 80082f4:	9f00      	ldr	r7, [sp, #0]
 80082f6:	4605      	mov	r5, r0
 80082f8:	4639      	mov	r1, r7
 80082fa:	4630      	mov	r0, r6
 80082fc:	f7fd fbb8 	bl	8005a70 <_malloc_r>
 8008300:	b948      	cbnz	r0, 8008316 <__smakebuf_r+0x46>
 8008302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008306:	059a      	lsls	r2, r3, #22
 8008308:	d4ee      	bmi.n	80082e8 <__smakebuf_r+0x18>
 800830a:	f023 0303 	bic.w	r3, r3, #3
 800830e:	f043 0302 	orr.w	r3, r3, #2
 8008312:	81a3      	strh	r3, [r4, #12]
 8008314:	e7e2      	b.n	80082dc <__smakebuf_r+0xc>
 8008316:	89a3      	ldrh	r3, [r4, #12]
 8008318:	6020      	str	r0, [r4, #0]
 800831a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800831e:	81a3      	strh	r3, [r4, #12]
 8008320:	9b01      	ldr	r3, [sp, #4]
 8008322:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008326:	b15b      	cbz	r3, 8008340 <__smakebuf_r+0x70>
 8008328:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800832c:	4630      	mov	r0, r6
 800832e:	f000 f81d 	bl	800836c <_isatty_r>
 8008332:	b128      	cbz	r0, 8008340 <__smakebuf_r+0x70>
 8008334:	89a3      	ldrh	r3, [r4, #12]
 8008336:	f023 0303 	bic.w	r3, r3, #3
 800833a:	f043 0301 	orr.w	r3, r3, #1
 800833e:	81a3      	strh	r3, [r4, #12]
 8008340:	89a3      	ldrh	r3, [r4, #12]
 8008342:	431d      	orrs	r5, r3
 8008344:	81a5      	strh	r5, [r4, #12]
 8008346:	e7cf      	b.n	80082e8 <__smakebuf_r+0x18>

08008348 <_fstat_r>:
 8008348:	b538      	push	{r3, r4, r5, lr}
 800834a:	4d07      	ldr	r5, [pc, #28]	@ (8008368 <_fstat_r+0x20>)
 800834c:	2300      	movs	r3, #0
 800834e:	4604      	mov	r4, r0
 8008350:	4608      	mov	r0, r1
 8008352:	4611      	mov	r1, r2
 8008354:	602b      	str	r3, [r5, #0]
 8008356:	f7f9 fa6a 	bl	800182e <_fstat>
 800835a:	1c43      	adds	r3, r0, #1
 800835c:	d102      	bne.n	8008364 <_fstat_r+0x1c>
 800835e:	682b      	ldr	r3, [r5, #0]
 8008360:	b103      	cbz	r3, 8008364 <_fstat_r+0x1c>
 8008362:	6023      	str	r3, [r4, #0]
 8008364:	bd38      	pop	{r3, r4, r5, pc}
 8008366:	bf00      	nop
 8008368:	200003e4 	.word	0x200003e4

0800836c <_isatty_r>:
 800836c:	b538      	push	{r3, r4, r5, lr}
 800836e:	4d06      	ldr	r5, [pc, #24]	@ (8008388 <_isatty_r+0x1c>)
 8008370:	2300      	movs	r3, #0
 8008372:	4604      	mov	r4, r0
 8008374:	4608      	mov	r0, r1
 8008376:	602b      	str	r3, [r5, #0]
 8008378:	f7f9 fa69 	bl	800184e <_isatty>
 800837c:	1c43      	adds	r3, r0, #1
 800837e:	d102      	bne.n	8008386 <_isatty_r+0x1a>
 8008380:	682b      	ldr	r3, [r5, #0]
 8008382:	b103      	cbz	r3, 8008386 <_isatty_r+0x1a>
 8008384:	6023      	str	r3, [r4, #0]
 8008386:	bd38      	pop	{r3, r4, r5, pc}
 8008388:	200003e4 	.word	0x200003e4

0800838c <_init>:
 800838c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800838e:	bf00      	nop
 8008390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008392:	bc08      	pop	{r3}
 8008394:	469e      	mov	lr, r3
 8008396:	4770      	bx	lr

08008398 <_fini>:
 8008398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800839a:	bf00      	nop
 800839c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800839e:	bc08      	pop	{r3}
 80083a0:	469e      	mov	lr, r3
 80083a2:	4770      	bx	lr
