// Seed: 2799699797
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wand id_5,
    input uwire id_6,
    input wire id_7,
    input wor id_8,
    input uwire id_9,
    input supply1 id_10,
    output wand id_11,
    input wor id_12,
    input supply0 id_13
);
  assign id_4 = id_2;
  integer id_15;
  logic   id_16;
  assign module_1.id_2 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    output wor id_4,
    input wand id_5,
    output supply0 id_6,
    output wand id_7,
    input wire id_8,
    input tri0 id_9,
    output tri0 id_10,
    output tri1 id_11,
    output tri0 id_12,
    input tri id_13,
    output tri id_14,
    output uwire id_15,
    input uwire id_16,
    input wire id_17,
    input tri0 id_18,
    input tri id_19,
    output tri1 id_20,
    output supply1 id_21,
    output tri1 id_22
);
  module_0 modCall_1 (
      id_19,
      id_11,
      id_19,
      id_3,
      id_11,
      id_2,
      id_13,
      id_19,
      id_19,
      id_9,
      id_3,
      id_21,
      id_18,
      id_2
  );
endmodule
