{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 21:42:37 2017 " "Info: Processing started: Tue May 23 21:42:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pipelined_computer -c pipelined_computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pipelined_computer -c pipelined_computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 register vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col3\[0\] register vga_display:vga_d\|vga:screen\|vga_r\[3\] -6.256 ns " "Info: Slack time is -6.256 ns for clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" between source register \"vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col3\[0\]\" and destination register \"vga_display:vga_d\|vga:screen\|vga_r\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.253 ns + Largest register register " "Info: + Largest register to register requirement is 0.253 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.498 ns + " "Info: + Setup relationship between source and destination is 0.498 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.498 ns " "Info: + Latch edge is 0.498 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 9.523 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" is 9.523 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.031 ns + Largest " "Info: + Largest clock skew is -0.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 destination 2.652 ns + Shortest register " "Info: + Shortest clock path from clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 55 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 55; COMB Node = 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.652 ns vga_display:vga_d\|vga:screen\|vga_r\[3\] 3 REG LCFF_X17_Y20_N9 1 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X17_Y20_N9; Fanout = 1; REG Node = 'vga_display:vga_d\|vga:screen\|vga_r\[3\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|vga_r[3] } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.25 % ) " "Info: Total cell delay = 0.537 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 79.75 % ) " "Info: Total interconnect delay = 2.115 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|vga_r[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|vga_r[3] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.683 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1682 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1682; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col3\[0\] 3 REG LCFF_X18_Y19_N25 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X18_Y19_N25; Fanout = 1; REG Node = 'vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col3\[0\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clock~clkctrl vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] } "NODE_NAME" } } { "source/RAM_set.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/RAM_set.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|vga_r[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|vga_r[3] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "source/RAM_set.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/RAM_set.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|vga_r[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|vga_r[3] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.509 ns - Longest register register " "Info: - Longest register to register delay is 6.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col3\[0\] 1 REG LCFF_X18_Y19_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y19_N25; Fanout = 1; REG Node = 'vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col3\[0\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] } "NODE_NAME" } } { "source/RAM_set.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/RAM_set.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.438 ns) 0.759 ns vga_display:vga_d\|vga:screen\|Mux11~4 2 COMB LCCOMB_X18_Y19_N18 1 " "Info: 2: + IC(0.321 ns) + CELL(0.438 ns) = 0.759 ns; Loc. = LCCOMB_X18_Y19_N18; Fanout = 1; COMB Node = 'vga_display:vga_d\|vga:screen\|Mux11~4'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] vga_display:vga_d|vga:screen|Mux11~4 } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.420 ns) 1.650 ns vga_display:vga_d\|vga:screen\|Mux11~8 3 COMB LCCOMB_X17_Y19_N8 1 " "Info: 3: + IC(0.471 ns) + CELL(0.420 ns) = 1.650 ns; Loc. = LCCOMB_X17_Y19_N8; Fanout = 1; COMB Node = 'vga_display:vga_d\|vga:screen\|Mux11~8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { vga_display:vga_d|vga:screen|Mux11~4 vga_display:vga_d|vga:screen|Mux11~8 } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 2.175 ns vga_display:vga_d\|vga:screen\|Mux15~13 4 COMB LCCOMB_X17_Y19_N6 1 " "Info: 4: + IC(0.254 ns) + CELL(0.271 ns) = 2.175 ns; Loc. = LCCOMB_X17_Y19_N6; Fanout = 1; COMB Node = 'vga_display:vga_d\|vga:screen\|Mux15~13'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { vga_display:vga_d|vga:screen|Mux11~8 vga_display:vga_d|vga:screen|Mux15~13 } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.150 ns) 3.079 ns vga_display:vga_d\|vga:screen\|Mux15~3 5 COMB LCCOMB_X18_Y17_N22 1 " "Info: 5: + IC(0.754 ns) + CELL(0.150 ns) = 3.079 ns; Loc. = LCCOMB_X18_Y17_N22; Fanout = 1; COMB Node = 'vga_display:vga_d\|vga:screen\|Mux15~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { vga_display:vga_d|vga:screen|Mux15~13 vga_display:vga_d|vga:screen|Mux15~3 } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.475 ns vga_display:vga_d\|vga:screen\|Mux15~12 6 COMB LCCOMB_X18_Y17_N16 1 " "Info: 6: + IC(0.246 ns) + CELL(0.150 ns) = 3.475 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 1; COMB Node = 'vga_display:vga_d\|vga:screen\|Mux15~12'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { vga_display:vga_d|vga:screen|Mux15~3 vga_display:vga_d|vga:screen|Mux15~12 } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.150 ns) 4.073 ns vga_display:vga_d\|vga:screen\|vga_r~16 7 COMB LCCOMB_X18_Y17_N4 1 " "Info: 7: + IC(0.448 ns) + CELL(0.150 ns) = 4.073 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 1; COMB Node = 'vga_display:vga_d\|vga:screen\|vga_r~16'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { vga_display:vga_d|vga:screen|Mux15~12 vga_display:vga_d|vga:screen|vga_r~16 } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 4.719 ns vga_display:vga_d\|vga:screen\|vga_r~18 8 COMB LCCOMB_X18_Y17_N14 1 " "Info: 8: + IC(0.253 ns) + CELL(0.393 ns) = 4.719 ns; Loc. = LCCOMB_X18_Y17_N14; Fanout = 1; COMB Node = 'vga_display:vga_d\|vga:screen\|vga_r~18'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { vga_display:vga_d|vga:screen|vga_r~16 vga_display:vga_d|vga:screen|vga_r~18 } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 5.251 ns vga_display:vga_d\|vga:screen\|vga_r~22 9 COMB LCCOMB_X18_Y17_N20 30 " "Info: 9: + IC(0.257 ns) + CELL(0.275 ns) = 5.251 ns; Loc. = LCCOMB_X18_Y17_N20; Fanout = 30; COMB Node = 'vga_display:vga_d\|vga:screen\|vga_r~22'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { vga_display:vga_d|vga:screen|vga_r~18 vga_display:vga_d|vga:screen|vga_r~22 } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.149 ns) 6.425 ns vga_display:vga_d\|vga:screen\|vga_r\[3\]~feeder 10 COMB LCCOMB_X17_Y20_N8 1 " "Info: 10: + IC(1.025 ns) + CELL(0.149 ns) = 6.425 ns; Loc. = LCCOMB_X17_Y20_N8; Fanout = 1; COMB Node = 'vga_display:vga_d\|vga:screen\|vga_r\[3\]~feeder'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { vga_display:vga_d|vga:screen|vga_r~22 vga_display:vga_d|vga:screen|vga_r[3]~feeder } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.509 ns vga_display:vga_d\|vga:screen\|vga_r\[3\] 11 REG LCFF_X17_Y20_N9 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 6.509 ns; Loc. = LCFF_X17_Y20_N9; Fanout = 1; REG Node = 'vga_display:vga_d\|vga:screen\|vga_r\[3\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_display:vga_d|vga:screen|vga_r[3]~feeder vga_display:vga_d|vga:screen|vga_r[3] } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.480 ns ( 38.10 % ) " "Info: Total cell delay = 2.480 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.029 ns ( 61.90 % ) " "Info: Total interconnect delay = 4.029 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.509 ns" { vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] vga_display:vga_d|vga:screen|Mux11~4 vga_display:vga_d|vga:screen|Mux11~8 vga_display:vga_d|vga:screen|Mux15~13 vga_display:vga_d|vga:screen|Mux15~3 vga_display:vga_d|vga:screen|Mux15~12 vga_display:vga_d|vga:screen|vga_r~16 vga_display:vga_d|vga:screen|vga_r~18 vga_display:vga_d|vga:screen|vga_r~22 vga_display:vga_d|vga:screen|vga_r[3]~feeder vga_display:vga_d|vga:screen|vga_r[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.509 ns" { vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] {} vga_display:vga_d|vga:screen|Mux11~4 {} vga_display:vga_d|vga:screen|Mux11~8 {} vga_display:vga_d|vga:screen|Mux15~13 {} vga_display:vga_d|vga:screen|Mux15~3 {} vga_display:vga_d|vga:screen|Mux15~12 {} vga_display:vga_d|vga:screen|vga_r~16 {} vga_display:vga_d|vga:screen|vga_r~18 {} vga_display:vga_d|vga:screen|vga_r~22 {} vga_display:vga_d|vga:screen|vga_r[3]~feeder {} vga_display:vga_d|vga:screen|vga_r[3] {} } { 0.000ns 0.321ns 0.471ns 0.254ns 0.754ns 0.246ns 0.448ns 0.253ns 0.257ns 1.025ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.271ns 0.150ns 0.150ns 0.150ns 0.393ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|vga_r[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|vga_r[3] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.509 ns" { vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] vga_display:vga_d|vga:screen|Mux11~4 vga_display:vga_d|vga:screen|Mux11~8 vga_display:vga_d|vga:screen|Mux15~13 vga_display:vga_d|vga:screen|Mux15~3 vga_display:vga_d|vga:screen|Mux15~12 vga_display:vga_d|vga:screen|vga_r~16 vga_display:vga_d|vga:screen|vga_r~18 vga_display:vga_d|vga:screen|vga_r~22 vga_display:vga_d|vga:screen|vga_r[3]~feeder vga_display:vga_d|vga:screen|vga_r[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.509 ns" { vga_display:vga_d|vga:screen|RAM_set:ram1|col3[0] {} vga_display:vga_d|vga:screen|Mux11~4 {} vga_display:vga_d|vga:screen|Mux11~8 {} vga_display:vga_d|vga:screen|Mux15~13 {} vga_display:vga_d|vga:screen|Mux15~3 {} vga_display:vga_d|vga:screen|Mux15~12 {} vga_display:vga_d|vga:screen|vga_r~16 {} vga_display:vga_d|vga:screen|vga_r~18 {} vga_display:vga_d|vga:screen|vga_r~22 {} vga_display:vga_d|vga:screen|vga_r[3]~feeder {} vga_display:vga_d|vga:screen|vga_r[3] {} } { 0.000ns 0.321ns 0.471ns 0.254ns 0.754ns 0.246ns 0.448ns 0.253ns 0.257ns 1.025ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.271ns 0.150ns 0.150ns 0.150ns 0.393ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0' 5979 " "Warning: Can't achieve timing requirement Clock Setup: 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0' along 5979 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock register pipedereg:de_reg\|ealuimm register pipepc:prog_cnt\|dffe32:program_counter\|q\[9\] -2.651 ns " "Info: Slack time is -2.651 ns for clock \"clock\" between source register \"pipedereg:de_reg\|ealuimm\" and destination register \"pipepc:prog_cnt\|dffe32:program_counter\|q\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "44.15 MHz 22.651 ns " "Info: Fmax is 44.15 MHz (period= 22.651 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.789 ns + Largest register register " "Info: + Largest register to register requirement is 19.789 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.676 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1682 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1682; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns pipepc:prog_cnt\|dffe32:program_counter\|q\[9\] 3 REG LCFF_X38_Y17_N9 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X38_Y17_N9; Fanout = 2; REG Node = 'pipepc:prog_cnt\|dffe32:program_counter\|q\[9\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clock~clkctrl pipepc:prog_cnt|dffe32:program_counter|q[9] } "NODE_NAME" } } { "source/diffe32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/diffe32.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clock clock~clkctrl pipepc:prog_cnt|dffe32:program_counter|q[9] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clock {} clock~combout {} clock~clkctrl {} pipepc:prog_cnt|dffe32:program_counter|q[9] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.673 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1682 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1682; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns pipedereg:de_reg\|ealuimm 3 REG LCFF_X38_Y16_N29 105 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X38_Y16_N29; Fanout = 105; REG Node = 'pipedereg:de_reg\|ealuimm'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clock~clkctrl pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipedereg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clock clock~clkctrl pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clock {} clock~combout {} clock~clkctrl {} pipedereg:de_reg|ealuimm {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clock clock~clkctrl pipepc:prog_cnt|dffe32:program_counter|q[9] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clock {} clock~combout {} clock~clkctrl {} pipepc:prog_cnt|dffe32:program_counter|q[9] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clock clock~clkctrl pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clock {} clock~combout {} clock~clkctrl {} pipedereg:de_reg|ealuimm {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipedereg.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "source/diffe32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/diffe32.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clock clock~clkctrl pipepc:prog_cnt|dffe32:program_counter|q[9] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clock {} clock~combout {} clock~clkctrl {} pipepc:prog_cnt|dffe32:program_counter|q[9] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clock clock~clkctrl pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clock {} clock~combout {} clock~clkctrl {} pipedereg:de_reg|ealuimm {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.440 ns - Longest register register " "Info: - Longest register to register delay is 22.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipedereg:de_reg\|ealuimm 1 REG LCFF_X38_Y16_N29 105 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N29; Fanout = 105; REG Node = 'pipedereg:de_reg\|ealuimm'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipedereg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.419 ns) 0.758 ns pipeexe:exe_stage\|mux2x32:alu_inb\|y\[6\]~34 2 COMB LCCOMB_X38_Y16_N14 72 " "Info: 2: + IC(0.339 ns) + CELL(0.419 ns) = 0.758 ns; Loc. = LCCOMB_X38_Y16_N14; Fanout = 72; COMB Node = 'pipeexe:exe_stage\|mux2x32:alu_inb\|y\[6\]~34'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { pipedereg:de_reg|ealuimm pipeexe:exe_stage|mux2x32:alu_inb|y[6]~34 } "NODE_NAME" } } { "source/mux2x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.376 ns) 1.391 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~72 3 COMB LCCOMB_X38_Y16_N16 11 " "Info: 3: + IC(0.257 ns) + CELL(0.376 ns) = 1.391 ns; Loc. = LCCOMB_X38_Y16_N16; Fanout = 11; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~72'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { pipeexe:exe_stage|mux2x32:alu_inb|y[6]~34 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~72 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.416 ns) 2.871 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~73 4 COMB LCCOMB_X37_Y21_N20 3 " "Info: 4: + IC(1.064 ns) + CELL(0.416 ns) = 2.871 ns; Loc. = LCCOMB_X37_Y21_N20; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~73'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~72 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~73 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.150 ns) 3.781 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~74 5 COMB LCCOMB_X37_Y18_N22 2 " "Info: 5: + IC(0.760 ns) + CELL(0.150 ns) = 3.781 ns; Loc. = LCCOMB_X37_Y18_N22; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~74'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~73 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~74 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 4.185 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~131 6 COMB LCCOMB_X37_Y18_N28 3 " "Info: 6: + IC(0.254 ns) + CELL(0.150 ns) = 4.185 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~131'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~74 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.414 ns) 5.385 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~3 7 COMB LCCOMB_X37_Y21_N6 2 " "Info: 7: + IC(0.786 ns) + CELL(0.414 ns) = 5.385 ns; Loc. = LCCOMB_X37_Y21_N6; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.456 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~5 8 COMB LCCOMB_X37_Y21_N8 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.456 ns; Loc. = LCCOMB_X37_Y21_N8; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.866 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~6 9 COMB LCCOMB_X37_Y21_N10 4 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 5.866 ns; Loc. = LCCOMB_X37_Y21_N10; Fanout = 4; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 6.284 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~135 10 COMB LCCOMB_X37_Y21_N2 3 " "Info: 10: + IC(0.268 ns) + CELL(0.150 ns) = 6.284 ns; Loc. = LCCOMB_X37_Y21_N2; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~135'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.393 ns) 7.351 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~3 11 COMB LCCOMB_X40_Y21_N8 2 " "Info: 11: + IC(0.674 ns) + CELL(0.393 ns) = 7.351 ns; Loc. = LCCOMB_X40_Y21_N8; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.422 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~5 12 COMB LCCOMB_X40_Y21_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.422 ns; Loc. = LCCOMB_X40_Y21_N10; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.493 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~7 13 COMB LCCOMB_X40_Y21_N12 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.493 ns; Loc. = LCCOMB_X40_Y21_N12; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.903 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~8 14 COMB LCCOMB_X40_Y21_N14 5 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 7.903 ns; Loc. = LCCOMB_X40_Y21_N14; Fanout = 5; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.275 ns) 8.462 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~139 15 COMB LCCOMB_X40_Y21_N2 3 " "Info: 15: + IC(0.284 ns) + CELL(0.275 ns) = 8.462 ns; Loc. = LCCOMB_X40_Y21_N2; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~139'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~8 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~139 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.393 ns) 9.113 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~3 16 COMB LCCOMB_X40_Y21_N22 2 " "Info: 16: + IC(0.258 ns) + CELL(0.393 ns) = 9.113 ns; Loc. = LCCOMB_X40_Y21_N22; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~139 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.184 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~5 17 COMB LCCOMB_X40_Y21_N24 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 9.184 ns; Loc. = LCCOMB_X40_Y21_N24; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.255 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~7 18 COMB LCCOMB_X40_Y21_N26 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 9.255 ns; Loc. = LCCOMB_X40_Y21_N26; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.326 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~9 19 COMB LCCOMB_X40_Y21_N28 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 9.326 ns; Loc. = LCCOMB_X40_Y21_N28; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.736 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~10 20 COMB LCCOMB_X40_Y21_N30 6 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 9.736 ns; Loc. = LCCOMB_X40_Y21_N30; Fanout = 6; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.275 ns) 10.467 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~144 21 COMB LCCOMB_X41_Y21_N0 3 " "Info: 21: + IC(0.456 ns) + CELL(0.275 ns) = 10.467 ns; Loc. = LCCOMB_X41_Y21_N0; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~144'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.393 ns) 11.118 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~3 22 COMB LCCOMB_X41_Y21_N4 2 " "Info: 22: + IC(0.258 ns) + CELL(0.393 ns) = 11.118 ns; Loc. = LCCOMB_X41_Y21_N4; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.189 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~5 23 COMB LCCOMB_X41_Y21_N6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 11.189 ns; Loc. = LCCOMB_X41_Y21_N6; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.260 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~7 24 COMB LCCOMB_X41_Y21_N8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 11.260 ns; Loc. = LCCOMB_X41_Y21_N8; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.331 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~9 25 COMB LCCOMB_X41_Y21_N10 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 11.331 ns; Loc. = LCCOMB_X41_Y21_N10; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.402 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~11 26 COMB LCCOMB_X41_Y21_N12 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 11.402 ns; Loc. = LCCOMB_X41_Y21_N12; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.812 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~12 27 COMB LCCOMB_X41_Y21_N14 7 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 11.812 ns; Loc. = LCCOMB_X41_Y21_N14; Fanout = 7; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.275 ns) 12.363 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~150 28 COMB LCCOMB_X41_Y21_N16 3 " "Info: 28: + IC(0.276 ns) + CELL(0.275 ns) = 12.363 ns; Loc. = LCCOMB_X41_Y21_N16; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~150'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.414 ns) 13.470 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~3 29 COMB LCCOMB_X42_Y20_N8 2 " "Info: 29: + IC(0.693 ns) + CELL(0.414 ns) = 13.470 ns; Loc. = LCCOMB_X42_Y20_N8; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.541 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~5 30 COMB LCCOMB_X42_Y20_N10 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 13.541 ns; Loc. = LCCOMB_X42_Y20_N10; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.612 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~7 31 COMB LCCOMB_X42_Y20_N12 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 13.612 ns; Loc. = LCCOMB_X42_Y20_N12; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 13.771 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~9 32 COMB LCCOMB_X42_Y20_N14 2 " "Info: 32: + IC(0.000 ns) + CELL(0.159 ns) = 13.771 ns; Loc. = LCCOMB_X42_Y20_N14; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.842 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~11 33 COMB LCCOMB_X42_Y20_N16 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 13.842 ns; Loc. = LCCOMB_X42_Y20_N16; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.913 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~13 34 COMB LCCOMB_X42_Y20_N18 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 13.913 ns; Loc. = LCCOMB_X42_Y20_N18; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.323 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~14 35 COMB LCCOMB_X42_Y20_N20 8 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 14.323 ns; Loc. = LCCOMB_X42_Y20_N20; Fanout = 8; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.150 ns) 14.939 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~157 36 COMB LCCOMB_X41_Y20_N28 1 " "Info: 36: + IC(0.466 ns) + CELL(0.150 ns) = 14.939 ns; Loc. = LCCOMB_X41_Y20_N28; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~157'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~157 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 15.582 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~3 37 COMB LCCOMB_X41_Y20_N8 1 " "Info: 37: + IC(0.250 ns) + CELL(0.393 ns) = 15.582 ns; Loc. = LCCOMB_X41_Y20_N8; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~157 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.653 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~5 38 COMB LCCOMB_X41_Y20_N10 1 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 15.653 ns; Loc. = LCCOMB_X41_Y20_N10; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.724 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~7 39 COMB LCCOMB_X41_Y20_N12 1 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 15.724 ns; Loc. = LCCOMB_X41_Y20_N12; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 15.883 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~9 40 COMB LCCOMB_X41_Y20_N14 1 " "Info: 40: + IC(0.000 ns) + CELL(0.159 ns) = 15.883 ns; Loc. = LCCOMB_X41_Y20_N14; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.954 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~11 41 COMB LCCOMB_X41_Y20_N16 1 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 15.954 ns; Loc. = LCCOMB_X41_Y20_N16; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.025 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~13 42 COMB LCCOMB_X41_Y20_N18 1 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 16.025 ns; Loc. = LCCOMB_X41_Y20_N18; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.096 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~15 43 COMB LCCOMB_X41_Y20_N20 1 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 16.096 ns; Loc. = LCCOMB_X41_Y20_N20; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.506 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~16 44 COMB LCCOMB_X41_Y20_N22 1 " "Info: 44: + IC(0.000 ns) + CELL(0.410 ns) = 16.506 ns; Loc. = LCCOMB_X41_Y20_N22; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.150 ns) 17.318 ns pipeexe:exe_stage\|alu:al_unit\|Mux31~7 45 COMB LCCOMB_X37_Y20_N28 1 " "Info: 45: + IC(0.662 ns) + CELL(0.150 ns) = 17.318 ns; Loc. = LCCOMB_X37_Y20_N28; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|Mux31~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 pipeexe:exe_stage|alu:al_unit|Mux31~7 } "NODE_NAME" } } { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 17.712 ns pipeexe:exe_stage\|alu:al_unit\|Mux31~8 46 COMB LCCOMB_X37_Y20_N10 2 " "Info: 46: + IC(0.244 ns) + CELL(0.150 ns) = 17.712 ns; Loc. = LCCOMB_X37_Y20_N10; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|Mux31~8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { pipeexe:exe_stage|alu:al_unit|Mux31~7 pipeexe:exe_stage|alu:al_unit|Mux31~8 } "NODE_NAME" } } { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.150 ns) 18.901 ns pipeid:id_stage\|mux4x32:alu_b\|Mux31~21 47 COMB LCCOMB_X36_Y15_N2 2 " "Info: 47: + IC(1.039 ns) + CELL(0.150 ns) = 18.901 ns; Loc. = LCCOMB_X36_Y15_N2; Fanout = 2; COMB Node = 'pipeid:id_stage\|mux4x32:alu_b\|Mux31~21'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { pipeexe:exe_stage|alu:al_unit|Mux31~8 pipeid:id_stage|mux4x32:alu_b|Mux31~21 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 19.309 ns pipeid:id_stage\|mux4x32:alu_a\|Mux31~22 48 COMB LCCOMB_X36_Y15_N18 3 " "Info: 48: + IC(0.258 ns) + CELL(0.150 ns) = 19.309 ns; Loc. = LCCOMB_X36_Y15_N18; Fanout = 3; COMB Node = 'pipeid:id_stage\|mux4x32:alu_a\|Mux31~22'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { pipeid:id_stage|mux4x32:alu_b|Mux31~21 pipeid:id_stage|mux4x32:alu_a|Mux31~22 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.420 ns) 19.992 ns pipeid:id_stage\|WideNor0~4 49 COMB LCCOMB_X36_Y15_N28 1 " "Info: 49: + IC(0.263 ns) + CELL(0.420 ns) = 19.992 ns; Loc. = LCCOMB_X36_Y15_N28; Fanout = 1; COMB Node = 'pipeid:id_stage\|WideNor0~4'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { pipeid:id_stage|mux4x32:alu_a|Mux31~22 pipeid:id_stage|WideNor0~4 } "NODE_NAME" } } { "source/pipeid.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeid.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.149 ns) 20.387 ns pipeid:id_stage\|WideNor0~20 50 COMB LCCOMB_X36_Y15_N26 4 " "Info: 50: + IC(0.246 ns) + CELL(0.149 ns) = 20.387 ns; Loc. = LCCOMB_X36_Y15_N26; Fanout = 4; COMB Node = 'pipeid:id_stage\|WideNor0~20'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { pipeid:id_stage|WideNor0~4 pipeid:id_stage|WideNor0~20 } "NODE_NAME" } } { "source/pipeid.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeid.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 20.796 ns pipeid:id_stage\|pipeidcu:cu\|pcsource\[0\]~8 51 COMB LCCOMB_X36_Y15_N0 45 " "Info: 51: + IC(0.259 ns) + CELL(0.150 ns) = 20.796 ns; Loc. = LCCOMB_X36_Y15_N0; Fanout = 45; COMB Node = 'pipeid:id_stage\|pipeidcu:cu\|pcsource\[0\]~8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { pipeid:id_stage|WideNor0~20 pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 } "NODE_NAME" } } { "source/pipeidcu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeidcu.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.150 ns) 21.962 ns pipeif:if_stage\|mux4x32:next_pc\|Mux22~0 52 COMB LCCOMB_X38_Y17_N22 1 " "Info: 52: + IC(1.016 ns) + CELL(0.150 ns) = 21.962 ns; Loc. = LCCOMB_X38_Y17_N22; Fanout = 1; COMB Node = 'pipeif:if_stage\|mux4x32:next_pc\|Mux22~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 pipeif:if_stage|mux4x32:next_pc|Mux22~0 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 22.356 ns pipeif:if_stage\|mux4x32:next_pc\|Mux22~1 53 COMB LCCOMB_X38_Y17_N8 1 " "Info: 53: + IC(0.244 ns) + CELL(0.150 ns) = 22.356 ns; Loc. = LCCOMB_X38_Y17_N8; Fanout = 1; COMB Node = 'pipeif:if_stage\|mux4x32:next_pc\|Mux22~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { pipeif:if_stage|mux4x32:next_pc|Mux22~0 pipeif:if_stage|mux4x32:next_pc|Mux22~1 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 22.440 ns pipepc:prog_cnt\|dffe32:program_counter\|q\[9\] 54 REG LCFF_X38_Y17_N9 2 " "Info: 54: + IC(0.000 ns) + CELL(0.084 ns) = 22.440 ns; Loc. = LCFF_X38_Y17_N9; Fanout = 2; REG Node = 'pipepc:prog_cnt\|dffe32:program_counter\|q\[9\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pipeif:if_stage|mux4x32:next_pc|Mux22~1 pipepc:prog_cnt|dffe32:program_counter|q[9] } "NODE_NAME" } } { "source/diffe32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/diffe32.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.866 ns ( 48.42 % ) " "Info: Total cell delay = 10.866 ns ( 48.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.574 ns ( 51.58 % ) " "Info: Total interconnect delay = 11.574 ns ( 51.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.440 ns" { pipedereg:de_reg|ealuimm pipeexe:exe_stage|mux2x32:alu_inb|y[6]~34 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~72 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~73 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~74 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~8 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~139 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~157 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 pipeexe:exe_stage|alu:al_unit|Mux31~7 pipeexe:exe_stage|alu:al_unit|Mux31~8 pipeid:id_stage|mux4x32:alu_b|Mux31~21 pipeid:id_stage|mux4x32:alu_a|Mux31~22 pipeid:id_stage|WideNor0~4 pipeid:id_stage|WideNor0~20 pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 pipeif:if_stage|mux4x32:next_pc|Mux22~0 pipeif:if_stage|mux4x32:next_pc|Mux22~1 pipepc:prog_cnt|dffe32:program_counter|q[9] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.440 ns" { pipedereg:de_reg|ealuimm {} pipeexe:exe_stage|mux2x32:alu_inb|y[6]~34 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~72 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~73 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~74 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~8 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~139 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~157 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 {} pipeexe:exe_stage|alu:al_unit|Mux31~7 {} pipeexe:exe_stage|alu:al_unit|Mux31~8 {} pipeid:id_stage|mux4x32:alu_b|Mux31~21 {} pipeid:id_stage|mux4x32:alu_a|Mux31~22 {} pipeid:id_stage|WideNor0~4 {} pipeid:id_stage|WideNor0~20 {} pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 {} pipeif:if_stage|mux4x32:next_pc|Mux22~0 {} pipeif:if_stage|mux4x32:next_pc|Mux22~1 {} pipepc:prog_cnt|dffe32:program_counter|q[9] {} } { 0.000ns 0.339ns 0.257ns 1.064ns 0.760ns 0.254ns 0.786ns 0.000ns 0.000ns 0.268ns 0.674ns 0.000ns 0.000ns 0.000ns 0.284ns 0.258ns 0.000ns 0.000ns 0.000ns 0.000ns 0.456ns 0.258ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.276ns 0.693ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.466ns 0.250ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.662ns 0.244ns 1.039ns 0.258ns 0.263ns 0.246ns 0.259ns 1.016ns 0.244ns 0.000ns } { 0.000ns 0.419ns 0.376ns 0.416ns 0.150ns 0.150ns 0.414ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.420ns 0.149ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clock clock~clkctrl pipepc:prog_cnt|dffe32:program_counter|q[9] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clock {} clock~combout {} clock~clkctrl {} pipepc:prog_cnt|dffe32:program_counter|q[9] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clock clock~clkctrl pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clock {} clock~combout {} clock~clkctrl {} pipedereg:de_reg|ealuimm {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.440 ns" { pipedereg:de_reg|ealuimm pipeexe:exe_stage|mux2x32:alu_inb|y[6]~34 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~72 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~73 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~74 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~8 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~139 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~157 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 pipeexe:exe_stage|alu:al_unit|Mux31~7 pipeexe:exe_stage|alu:al_unit|Mux31~8 pipeid:id_stage|mux4x32:alu_b|Mux31~21 pipeid:id_stage|mux4x32:alu_a|Mux31~22 pipeid:id_stage|WideNor0~4 pipeid:id_stage|WideNor0~20 pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 pipeif:if_stage|mux4x32:next_pc|Mux22~0 pipeif:if_stage|mux4x32:next_pc|Mux22~1 pipepc:prog_cnt|dffe32:program_counter|q[9] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.440 ns" { pipedereg:de_reg|ealuimm {} pipeexe:exe_stage|mux2x32:alu_inb|y[6]~34 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~72 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~73 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~74 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~8 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~139 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~157 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 {} pipeexe:exe_stage|alu:al_unit|Mux31~7 {} pipeexe:exe_stage|alu:al_unit|Mux31~8 {} pipeid:id_stage|mux4x32:alu_b|Mux31~21 {} pipeid:id_stage|mux4x32:alu_a|Mux31~22 {} pipeid:id_stage|WideNor0~4 {} pipeid:id_stage|WideNor0~20 {} pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 {} pipeif:if_stage|mux4x32:next_pc|Mux22~0 {} pipeif:if_stage|mux4x32:next_pc|Mux22~1 {} pipepc:prog_cnt|dffe32:program_counter|q[9] {} } { 0.000ns 0.339ns 0.257ns 1.064ns 0.760ns 0.254ns 0.786ns 0.000ns 0.000ns 0.268ns 0.674ns 0.000ns 0.000ns 0.000ns 0.284ns 0.258ns 0.000ns 0.000ns 0.000ns 0.000ns 0.456ns 0.258ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.276ns 0.693ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.466ns 0.250ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.662ns 0.244ns 1.039ns 0.258ns 0.263ns 0.246ns 0.259ns 1.016ns 0.244ns 0.000ns } { 0.000ns 0.419ns 0.376ns 0.416ns 0.150ns 0.150ns 0.414ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.420ns 0.149ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clock' 5757 " "Warning: Can't achieve timing requirement Clock Setup: 'clock' along 5757 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 register vga_display:vga_d\|vga:screen\|vsync register vga_display:vga_d\|vga:screen\|vsync 391 ps " "Info: Minimum slack time is 391 ps for clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" between source register \"vga_display:vga_d\|vga:screen\|vsync\" and destination register \"vga_display:vga_d\|vga:screen\|vsync\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_display:vga_d\|vga:screen\|vsync 1 REG LCFF_X16_Y15_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y15_N1; Fanout = 2; REG Node = 'vga_display:vga_d\|vga:screen\|vsync'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:vga_d|vga:screen|vsync } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_display:vga_d\|vga:screen\|vsync~2 2 COMB LCCOMB_X16_Y15_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X16_Y15_N0; Fanout = 1; COMB Node = 'vga_display:vga_d\|vga:screen\|vsync~2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_display:vga_d|vga:screen|vsync vga_display:vga_d|vga:screen|vsync~2 } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_display:vga_d\|vga:screen\|vsync 3 REG LCFF_X16_Y15_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X16_Y15_N1; Fanout = 2; REG Node = 'vga_display:vga_d\|vga:screen\|vsync'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_display:vga_d|vga:screen|vsync~2 vga_display:vga_d|vga:screen|vsync } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_display:vga_d|vga:screen|vsync vga_display:vga_d|vga:screen|vsync~2 vga_display:vga_d|vga:screen|vsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_display:vga_d|vga:screen|vsync {} vga_display:vga_d|vga:screen|vsync~2 {} vga_display:vga_d|vga:screen|vsync {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 9.523 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" is 9.523 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 9.523 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" is 9.523 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 destination 2.647 ns + Longest register " "Info: + Longest clock path from clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 55 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 55; COMB Node = 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.647 ns vga_display:vga_d\|vga:screen\|vsync 3 REG LCFF_X16_Y15_N1 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X16_Y15_N1; Fanout = 2; REG Node = 'vga_display:vga_d\|vga:screen\|vsync'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|vsync } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|vsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|vsync {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 source 2.647 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 55 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 55; COMB Node = 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.647 ns vga_display:vga_d\|vga:screen\|vsync 3 REG LCFF_X16_Y15_N1 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X16_Y15_N1; Fanout = 2; REG Node = 'vga_display:vga_d\|vga:screen\|vsync'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|vsync } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|vsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|vsync {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|vsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|vsync {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|vsync {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|vsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|vsync {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|vsync {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_display:vga_d|vga:screen|vsync vga_display:vga_d|vga:screen|vsync~2 vga_display:vga_d|vga:screen|vsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_display:vga_d|vga:screen|vsync {} vga_display:vga_d|vga:screen|vsync~2 {} vga_display:vga_d|vga:screen|vsync {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|vsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|vsync {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|vsync {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock register pipeemreg:em_reg\|mm2reg register pipemwreg:mw_reg\|wm2reg 537 ps " "Info: Minimum slack time is 537 ps for clock \"clock\" between source register \"pipeemreg:em_reg\|mm2reg\" and destination register \"pipemwreg:mw_reg\|wm2reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.553 ns + Shortest register register " "Info: + Shortest register to register delay is 0.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipeemreg:em_reg\|mm2reg 1 REG LCFF_X34_Y14_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N7; Fanout = 3; REG Node = 'pipeemreg:em_reg\|mm2reg'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipeemreg:em_reg|mm2reg } "NODE_NAME" } } { "source/pipeemreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeemreg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.149 ns) 0.469 ns pipemwreg:mw_reg\|wm2reg~feeder 2 COMB LCCOMB_X34_Y14_N22 1 " "Info: 2: + IC(0.320 ns) + CELL(0.149 ns) = 0.469 ns; Loc. = LCCOMB_X34_Y14_N22; Fanout = 1; COMB Node = 'pipemwreg:mw_reg\|wm2reg~feeder'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { pipeemreg:em_reg|mm2reg pipemwreg:mw_reg|wm2reg~feeder } "NODE_NAME" } } { "source/pipemwreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipemwreg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.553 ns pipemwreg:mw_reg\|wm2reg 3 REG LCFF_X34_Y14_N23 32 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X34_Y14_N23; Fanout = 32; REG Node = 'pipemwreg:mw_reg\|wm2reg'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pipemwreg:mw_reg|wm2reg~feeder pipemwreg:mw_reg|wm2reg } "NODE_NAME" } } { "source/pipemwreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipemwreg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 42.13 % ) " "Info: Total cell delay = 0.233 ns ( 42.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.320 ns ( 57.87 % ) " "Info: Total interconnect delay = 0.320 ns ( 57.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { pipeemreg:em_reg|mm2reg pipemwreg:mw_reg|wm2reg~feeder pipemwreg:mw_reg|wm2reg } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { pipeemreg:em_reg|mm2reg {} pipemwreg:mw_reg|wm2reg~feeder {} pipemwreg:mw_reg|wm2reg {} } { 0.000ns 0.320ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.658 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1682 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1682; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.658 ns pipemwreg:mw_reg\|wm2reg 3 REG LCFF_X34_Y14_N23 32 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X34_Y14_N23; Fanout = 32; REG Node = 'pipemwreg:mw_reg\|wm2reg'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clock~clkctrl pipemwreg:mw_reg|wm2reg } "NODE_NAME" } } { "source/pipemwreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipemwreg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl pipemwreg:mw_reg|wm2reg } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock {} clock~combout {} clock~clkctrl {} pipemwreg:mw_reg|wm2reg {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.658 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1682 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1682; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.658 ns pipeemreg:em_reg\|mm2reg 3 REG LCFF_X34_Y14_N7 3 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X34_Y14_N7; Fanout = 3; REG Node = 'pipeemreg:em_reg\|mm2reg'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clock~clkctrl pipeemreg:em_reg|mm2reg } "NODE_NAME" } } { "source/pipeemreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeemreg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl pipeemreg:em_reg|mm2reg } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock {} clock~combout {} clock~clkctrl {} pipeemreg:em_reg|mm2reg {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl pipemwreg:mw_reg|wm2reg } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock {} clock~combout {} clock~clkctrl {} pipemwreg:mw_reg|wm2reg {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl pipeemreg:em_reg|mm2reg } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock {} clock~combout {} clock~clkctrl {} pipeemreg:em_reg|mm2reg {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "source/pipeemreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeemreg.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "source/pipemwreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipemwreg.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl pipemwreg:mw_reg|wm2reg } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock {} clock~combout {} clock~clkctrl {} pipemwreg:mw_reg|wm2reg {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl pipeemreg:em_reg|mm2reg } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock {} clock~combout {} clock~clkctrl {} pipeemreg:em_reg|mm2reg {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { pipeemreg:em_reg|mm2reg pipemwreg:mw_reg|wm2reg~feeder pipemwreg:mw_reg|wm2reg } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { pipeemreg:em_reg|mm2reg {} pipemwreg:mw_reg|wm2reg~feeder {} pipemwreg:mw_reg|wm2reg {} } { 0.000ns 0.320ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl pipemwreg:mw_reg|wm2reg } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock {} clock~combout {} clock~clkctrl {} pipemwreg:mw_reg|wm2reg {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl pipeemreg:em_reg|mm2reg } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock {} clock~combout {} clock~clkctrl {} pipeemreg:em_reg|mm2reg {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[3\] sw\[16\] clock 4.683 ns register " "Info: tsu for register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[3\]\" (data pin = \"sw\[16\]\", clock pin = \"clock\") is 4.683 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.385 ns + Longest pin register " "Info: + Longest pin to register delay is 7.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns sw\[16\] 1 PIN PIN_V1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 4; PIN Node = 'sw\[16\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[16] } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.242 ns) + CELL(0.398 ns) 6.492 ns vga_display:vga_d\|vga:screen\|RAM_set:ram8\|Decoder0~0 2 COMB LCCOMB_X17_Y13_N10 2 " "Info: 2: + IC(5.242 ns) + CELL(0.398 ns) = 6.492 ns; Loc. = LCCOMB_X17_Y13_N10; Fanout = 2; COMB Node = 'vga_display:vga_d\|vga:screen\|RAM_set:ram8\|Decoder0~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.640 ns" { sw[16] vga_display:vga_d|vga:screen|RAM_set:ram8|Decoder0~0 } "NODE_NAME" } } { "source/RAM_set.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/RAM_set.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.150 ns) 7.301 ns vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[3\]~0 3 COMB LCCOMB_X17_Y13_N0 1 " "Info: 3: + IC(0.659 ns) + CELL(0.150 ns) = 7.301 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 1; COMB Node = 'vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[3\]~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { vga_display:vga_d|vga:screen|RAM_set:ram8|Decoder0~0 vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3]~0 } "NODE_NAME" } } { "source/RAM_set.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/RAM_set.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.385 ns vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[3\] 4 REG LCFF_X17_Y13_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.385 ns; Loc. = LCFF_X17_Y13_N1; Fanout = 2; REG Node = 'vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[3\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3]~0 vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3] } "NODE_NAME" } } { "source/RAM_set.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/RAM_set.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.484 ns ( 20.09 % ) " "Info: Total cell delay = 1.484 ns ( 20.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.901 ns ( 79.91 % ) " "Info: Total interconnect delay = 5.901 ns ( 79.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.385 ns" { sw[16] vga_display:vga_d|vga:screen|RAM_set:ram8|Decoder0~0 vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3]~0 vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.385 ns" { sw[16] {} sw[16]~combout {} vga_display:vga_d|vga:screen|RAM_set:ram8|Decoder0~0 {} vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3]~0 {} vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3] {} } { 0.000ns 0.000ns 5.242ns 0.659ns 0.000ns } { 0.000ns 0.852ns 0.398ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "source/RAM_set.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/RAM_set.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.666 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1682 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1682; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[3\] 3 REG LCFF_X17_Y13_N1 2 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X17_Y13_N1; Fanout = 2; REG Node = 'vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[3\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock~clkctrl vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3] } "NODE_NAME" } } { "source/RAM_set.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/RAM_set.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clock clock~clkctrl vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clock {} clock~combout {} clock~clkctrl {} vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.385 ns" { sw[16] vga_display:vga_d|vga:screen|RAM_set:ram8|Decoder0~0 vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3]~0 vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.385 ns" { sw[16] {} sw[16]~combout {} vga_display:vga_d|vga:screen|RAM_set:ram8|Decoder0~0 {} vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3]~0 {} vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3] {} } { 0.000ns 0.000ns 5.242ns 0.659ns 0.000ns } { 0.000ns 0.852ns 0.398ns 0.150ns 0.084ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clock clock~clkctrl vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clock {} clock~combout {} clock~clkctrl {} vga_display:vga_d|vga:screen|RAM_set:ram8|col1[3] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock seven\[7\] pipemem:mem_stage\|io_output_reg:io_output_regx2\|out_port2\[5\] 16.710 ns register " "Info: tco from clock \"clock\" to destination pin \"seven\[7\]\" through register \"pipemem:mem_stage\|io_output_reg:io_output_regx2\|out_port2\[5\]\" is 16.710 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.685 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1682 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1682; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns pipemem:mem_stage\|io_output_reg:io_output_regx2\|out_port2\[5\] 3 REG LCFF_X24_Y15_N1 7 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X24_Y15_N1; Fanout = 7; REG Node = 'pipemem:mem_stage\|io_output_reg:io_output_regx2\|out_port2\[5\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock~clkctrl pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[5] } "NODE_NAME" } } { "source/io_output_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/io_output_reg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clock clock~clkctrl pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[5] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clock {} clock~combout {} clock~clkctrl {} pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[5] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "source/io_output_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/io_output_reg.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.775 ns + Longest register pin " "Info: + Longest register to pin delay is 13.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipemem:mem_stage\|io_output_reg:io_output_regx2\|out_port2\[5\] 1 REG LCFF_X24_Y15_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y15_N1; Fanout = 7; REG Node = 'pipemem:mem_stage\|io_output_reg:io_output_regx2\|out_port2\[5\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[5] } "NODE_NAME" } } { "source/io_output_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/io_output_reg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.438 ns) 0.967 ns digit:seven_dig\|BCD:bcd2\|Ones~22 2 COMB LCCOMB_X24_Y15_N4 4 " "Info: 2: + IC(0.529 ns) + CELL(0.438 ns) = 0.967 ns; Loc. = LCCOMB_X24_Y15_N4; Fanout = 4; COMB Node = 'digit:seven_dig\|BCD:bcd2\|Ones~22'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[5] digit:seven_dig|BCD:bcd2|Ones~22 } "NODE_NAME" } } { "source/BCD.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/BCD.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.419 ns) 1.671 ns digit:seven_dig\|BCD:bcd2\|Ones~24 3 COMB LCCOMB_X24_Y15_N26 4 " "Info: 3: + IC(0.285 ns) + CELL(0.419 ns) = 1.671 ns; Loc. = LCCOMB_X24_Y15_N26; Fanout = 4; COMB Node = 'digit:seven_dig\|BCD:bcd2\|Ones~24'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { digit:seven_dig|BCD:bcd2|Ones~22 digit:seven_dig|BCD:bcd2|Ones~24 } "NODE_NAME" } } { "source/BCD.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/BCD.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.415 ns) 3.002 ns digit:seven_dig\|BCD:bcd2\|Ones~32 4 COMB LCCOMB_X18_Y15_N24 6 " "Info: 4: + IC(0.916 ns) + CELL(0.415 ns) = 3.002 ns; Loc. = LCCOMB_X18_Y15_N24; Fanout = 6; COMB Node = 'digit:seven_dig\|BCD:bcd2\|Ones~32'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { digit:seven_dig|BCD:bcd2|Ones~24 digit:seven_dig|BCD:bcd2|Ones~32 } "NODE_NAME" } } { "source/BCD.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/BCD.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.416 ns) 4.320 ns digit:seven_dig\|BCD:bcd2\|LessThan5~0 5 COMB LCCOMB_X24_Y15_N28 2 " "Info: 5: + IC(0.902 ns) + CELL(0.416 ns) = 4.320 ns; Loc. = LCCOMB_X24_Y15_N28; Fanout = 2; COMB Node = 'digit:seven_dig\|BCD:bcd2\|LessThan5~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { digit:seven_dig|BCD:bcd2|Ones~32 digit:seven_dig|BCD:bcd2|LessThan5~0 } "NODE_NAME" } } { "source/BCD.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/BCD.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 4.733 ns digit:seven_dig\|BCD:bcd2\|LessThan5~1 6 COMB LCCOMB_X24_Y15_N10 10 " "Info: 6: + IC(0.263 ns) + CELL(0.150 ns) = 4.733 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 10; COMB Node = 'digit:seven_dig\|BCD:bcd2\|LessThan5~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { digit:seven_dig|BCD:bcd2|LessThan5~0 digit:seven_dig|BCD:bcd2|LessThan5~1 } "NODE_NAME" } } { "source/BCD.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/BCD.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.150 ns) 5.904 ns digit:seven_dig\|BCD:bcd2\|Tens\[1\]~11 7 COMB LCCOMB_X20_Y16_N28 31 " "Info: 7: + IC(1.021 ns) + CELL(0.150 ns) = 5.904 ns; Loc. = LCCOMB_X20_Y16_N28; Fanout = 31; COMB Node = 'digit:seven_dig\|BCD:bcd2\|Tens\[1\]~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { digit:seven_dig|BCD:bcd2|LessThan5~1 digit:seven_dig|BCD:bcd2|Tens[1]~11 } "NODE_NAME" } } { "source/BCD.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/BCD.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.415 ns) 7.060 ns digit:seven_dig\|seven_segments:seven21\|WideOr6~0 8 COMB LCCOMB_X23_Y16_N16 1 " "Info: 8: + IC(0.741 ns) + CELL(0.415 ns) = 7.060 ns; Loc. = LCCOMB_X23_Y16_N16; Fanout = 1; COMB Node = 'digit:seven_dig\|seven_segments:seven21\|WideOr6~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { digit:seven_dig|BCD:bcd2|Tens[1]~11 digit:seven_dig|seven_segments:seven21|WideOr6~0 } "NODE_NAME" } } { "source/seven_segments.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/seven_segments.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.926 ns) + CELL(2.789 ns) 13.775 ns seven\[7\] 9 PIN PIN_V20 0 " "Info: 9: + IC(3.926 ns) + CELL(2.789 ns) = 13.775 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'seven\[7\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.715 ns" { digit:seven_dig|seven_segments:seven21|WideOr6~0 seven[7] } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.192 ns ( 37.69 % ) " "Info: Total cell delay = 5.192 ns ( 37.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.583 ns ( 62.31 % ) " "Info: Total interconnect delay = 8.583 ns ( 62.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.775 ns" { pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[5] digit:seven_dig|BCD:bcd2|Ones~22 digit:seven_dig|BCD:bcd2|Ones~24 digit:seven_dig|BCD:bcd2|Ones~32 digit:seven_dig|BCD:bcd2|LessThan5~0 digit:seven_dig|BCD:bcd2|LessThan5~1 digit:seven_dig|BCD:bcd2|Tens[1]~11 digit:seven_dig|seven_segments:seven21|WideOr6~0 seven[7] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.775 ns" { pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[5] {} digit:seven_dig|BCD:bcd2|Ones~22 {} digit:seven_dig|BCD:bcd2|Ones~24 {} digit:seven_dig|BCD:bcd2|Ones~32 {} digit:seven_dig|BCD:bcd2|LessThan5~0 {} digit:seven_dig|BCD:bcd2|LessThan5~1 {} digit:seven_dig|BCD:bcd2|Tens[1]~11 {} digit:seven_dig|seven_segments:seven21|WideOr6~0 {} seven[7] {} } { 0.000ns 0.529ns 0.285ns 0.916ns 0.902ns 0.263ns 1.021ns 0.741ns 3.926ns } { 0.000ns 0.438ns 0.419ns 0.415ns 0.416ns 0.150ns 0.150ns 0.415ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clock clock~clkctrl pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[5] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clock {} clock~combout {} clock~clkctrl {} pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[5] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.775 ns" { pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[5] digit:seven_dig|BCD:bcd2|Ones~22 digit:seven_dig|BCD:bcd2|Ones~24 digit:seven_dig|BCD:bcd2|Ones~32 digit:seven_dig|BCD:bcd2|LessThan5~0 digit:seven_dig|BCD:bcd2|LessThan5~1 digit:seven_dig|BCD:bcd2|Tens[1]~11 digit:seven_dig|seven_segments:seven21|WideOr6~0 seven[7] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.775 ns" { pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[5] {} digit:seven_dig|BCD:bcd2|Ones~22 {} digit:seven_dig|BCD:bcd2|Ones~24 {} digit:seven_dig|BCD:bcd2|Ones~32 {} digit:seven_dig|BCD:bcd2|LessThan5~0 {} digit:seven_dig|BCD:bcd2|LessThan5~1 {} digit:seven_dig|BCD:bcd2|Tens[1]~11 {} digit:seven_dig|seven_segments:seven21|WideOr6~0 {} seven[7] {} } { 0.000ns 0.529ns 0.285ns 0.916ns 0.902ns 0.263ns 1.021ns 0.741ns 3.926ns } { 0.000ns 0.438ns 0.419ns 0.415ns 0.416ns 0.150ns 0.150ns 0.415ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg0\[6\] sw\[6\] clock 0.250 ns register " "Info: th for register \"pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg0\[6\]\" (data pin = \"sw\[6\]\", clock pin = \"clock\") is 0.250 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.694 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1682 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1682; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg0\[6\] 3 REG LCFF_X30_Y16_N31 1 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X30_Y16_N31; Fanout = 1; REG Node = 'pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg0\[6\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clock~clkctrl pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[6] } "NODE_NAME" } } { "source/io_input_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/io_input_reg.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clock clock~clkctrl pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[6] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { clock {} clock~combout {} clock~clkctrl {} pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[6] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "source/io_input_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/io_input_reg.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.710 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns sw\[6\] 1 PIN PIN_AC13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'sw\[6\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[6] } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.366 ns) 2.710 ns pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg0\[6\] 2 REG LCFF_X30_Y16_N31 1 " "Info: 2: + IC(1.355 ns) + CELL(0.366 ns) = 2.710 ns; Loc. = LCFF_X30_Y16_N31; Fanout = 1; REG Node = 'pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg0\[6\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { sw[6] pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[6] } "NODE_NAME" } } { "source/io_input_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/io_input_reg.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 50.00 % ) " "Info: Total cell delay = 1.355 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.355 ns ( 50.00 % ) " "Info: Total interconnect delay = 1.355 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { sw[6] pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[6] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { sw[6] {} sw[6]~combout {} pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[6] {} } { 0.000ns 0.000ns 1.355ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clock clock~clkctrl pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[6] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { clock {} clock~combout {} clock~clkctrl {} pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[6] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { sw[6] pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[6] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { sw[6] {} sw[6]~combout {} pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[6] {} } { 0.000ns 0.000ns 1.355ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 21:42:39 2017 " "Info: Processing ended: Tue May 23 21:42:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
