# Physical Design using OpenLANE/Sky130
this repo contains of physical design

# Contents

# 1 – Inception of open-source EDA, OpenLANE and Sky130 PDK
       How to talk to computers
       SoC design and OpenLANE
       Starting RISC-V SoC Reference design
       Get familiar to open-source EDA tools
# 2 - Understand importance of good floorplan vs bad floorplan and introduction to library cells
      Chip Floor planning considerations
      Library Binding and Placement
      Cell design and characterization flows
      General timing characterization parameters
# 3 - Design and characterize one library cell using Magic Layout tool and ngspice
      Labs for CMOS inverter ngspice simulations
      Inception of Layout – CMOS fabrication process
      Sky130 Tech File Labs
# 4 - Pre-layout timing analysis and importance of good clock tree
      Timing modelling using delay tables
      Timing analysis with ideal clocks using openSTA
      Clock tree synthesis TritonCTS and signal integrity
      Timing analysis with real clocks using openSTA
# 5 - Final steps for RTL2GDS
      Routing and design rule check (DRC)
      PNR interactive flow tutorial
