<p align='center'>
<a href="https://twitter.com/zeeshanrafiq23"><img height="30" src="img/twitter.png"></a>
<a href="https://medium.com/@zrafique/"><img height="30" src="img/medium.png"></a>
<a href="https://www.linkedin.com/in/zeeshanrafique23/"><img height="30" src="img/linkedin.png"></a>
</p>

<h2 align="center">Hi there! My name is Zeeshan Rafique.</h2>
<p align="center"><em><strong>"RTL Design and Verification Engineer"</strong></em></p>

<p> I am an RTL design and Verification engineer with a strong background in Computer Architecture and Digital Logic Design. I have deep knowledge of System on Chip components like bus protocols and peripheral communication with CPU. My research focus area is to improve computation speed and power optimization in hardware for Machine Learning applications. </p>

<div>  

<img align="right" width="45%" src="img/vlsi.gif"></img>   

### ðŸ’» Languages: 
* SystemVerilog, Verilog, CHISEL
* Universal Verification Methodology (UVM)
* RISC-V Assembly
* C / C++
* Python, Bash, tcl

### :trackball: Tools:
* Xcelium, Questa Sim, Vivado (xsim), Verilator, iCarus Verilog, GTK wave
* Vivado (synthesis and implementation), AWS Cloud FPGA
* Genus, Yosys

</div>
<hr >
<p align="center">Visit my portfolio @ <a href="https://zeeshanrafique.me"> zeeshanrafique.me </a> :flying_saucer: </p>

