Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 14 10:01:58 2025
| Host         : Yehoh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  135         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (56)
6. checking no_output_delay (75)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (56)
-------------------------------
 There are 56 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (75)
--------------------------------
 There are 75 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.007        0.000                      0                 5293        0.106        0.000                      0                 5293        4.020        0.000                       0                  1718  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.007        0.000                      0                 5293        0.106        0.000                      0                 5293        4.020        0.000                       0                  1718  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 1.217ns (19.108%)  route 5.152ns (80.892%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y83         FDRE                                         r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/Q
                         net (fo=7, routed)           1.062     2.491    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[0]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.615 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0/O
                         net (fo=1, routed)           0.000     2.615    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.013 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.013    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.252 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[2]
                         net (fo=184, routed)         4.090     7.342    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/A[6]
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.540    10.349    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.217ns (19.615%)  route 4.987ns (80.385%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y83         FDRE                                         r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/Q
                         net (fo=7, routed)           1.062     2.491    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[0]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.615 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0/O
                         net (fo=1, routed)           0.000     2.615    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.013 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.013    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.252 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[2]
                         net (fo=184, routed)         3.926     7.177    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/A[6]
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.540    10.349    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 1.217ns (19.642%)  route 4.979ns (80.358%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y83         FDRE                                         r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/Q
                         net (fo=7, routed)           1.062     2.491    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[0]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.615 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0/O
                         net (fo=1, routed)           0.000     2.615    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.013 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.013    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.252 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[2]
                         net (fo=184, routed)         3.917     7.169    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/A[6]
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.540    10.349    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 1.217ns (19.694%)  route 4.962ns (80.306%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y83         FDRE                                         r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/Q
                         net (fo=7, routed)           1.062     2.491    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[0]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.615 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0/O
                         net (fo=1, routed)           0.000     2.615    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.013 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.013    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.252 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[2]
                         net (fo=184, routed)         3.901     7.152    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/A[6]
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.540    10.349    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 1.217ns (19.694%)  route 4.962ns (80.306%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y83         FDRE                                         r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/Q
                         net (fo=7, routed)           1.062     2.491    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[0]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.615 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0/O
                         net (fo=1, routed)           0.000     2.615    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.013 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.013    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.252 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[2]
                         net (fo=184, routed)         3.901     7.152    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/A[6]
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.540    10.349    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 1.217ns (19.694%)  route 4.962ns (80.306%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y83         FDRE                                         r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/Q
                         net (fo=7, routed)           1.062     2.491    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[0]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.615 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0/O
                         net (fo=1, routed)           0.000     2.615    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.013 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.013    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.252 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[2]
                         net (fo=184, routed)         3.901     7.152    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/A[6]
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.540    10.349    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.608ns (12.627%)  route 4.207ns (87.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_clk
    SLICE_X63Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=66, routed)          3.025     4.454    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/W1_7_3_o_ap_vld
    SLICE_X77Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.606 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__11/O
                         net (fo=48, routed)          1.182     5.788    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/C[0]
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_C[17])
                                                     -1.903     8.986    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.608ns (12.627%)  route 4.207ns (87.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_clk
    SLICE_X63Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=66, routed)          3.025     4.454    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/W1_7_3_o_ap_vld
    SLICE_X77Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.606 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__11/O
                         net (fo=48, routed)          1.182     5.788    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/C[0]
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_C[19])
                                                     -1.903     8.986    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.608ns (12.627%)  route 4.207ns (87.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_clk
    SLICE_X63Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=66, routed)          3.025     4.454    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/W1_7_3_o_ap_vld
    SLICE_X77Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.606 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__11/O
                         net (fo=48, routed)          1.182     5.788    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/C[0]
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -1.903     8.986    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[47]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.608ns (12.627%)  route 4.207ns (87.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_clk
    SLICE_X63Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=66, routed)          3.025     4.454    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/W1_7_3_o_ap_vld
    SLICE_X77Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.606 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__11/O
                         net (fo=48, routed)          1.182     5.788    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/C[0]
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[47]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_C[47])
                                                     -1.903     8.986    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/W1_7_3_int_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U32/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/ap_clk
    SLICE_X64Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/W1_7_3_int_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/W1_7_3_int_reg_reg[0]/Q
                         net (fo=1, routed)           0.058     0.609    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U32/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/W1_7_3_int_reg[0]
    SLICE_X64Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U32/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U32/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/ap_clk
    SLICE_X64Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U32/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U32/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U30/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/add_ln56_22_reg_1194_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U30/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/ap_clk
    SLICE_X64Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U30/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U30/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg[1]/Q
                         net (fo=1, routed)           0.058     0.609    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U30_n_14
    SLICE_X64Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/add_ln56_22_reg_1194_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/ap_clk
    SLICE_X64Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/add_ln56_22_reg_1194_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/add_ln56_22_reg_1194_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/W1_7_2_int_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U28/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/ap_clk
    SLICE_X64Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/W1_7_2_int_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/W1_7_2_int_reg_reg[0]/Q
                         net (fo=1, routed)           0.065     0.616    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U28/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/W1_7_2_int_reg[0]
    SLICE_X64Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U28/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U28/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/ap_clk
    SLICE_X64Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U28/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U28/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U30/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/add_ln56_22_reg_1194_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U30/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/ap_clk
    SLICE_X64Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U30/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U30/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg[0]/Q
                         net (fo=1, routed)           0.065     0.616    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U30_n_15
    SLICE_X64Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/add_ln56_22_reg_1194_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/ap_clk
    SLICE_X64Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/add_ln56_22_reg_1194_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/add_ln56_22_reg_1194_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/W1_7_3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/W1_7_3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y70         FDSE                                         r  bd_0_i/hls_inst/inst/W1_7_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDSE (Prop_fdse_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/W1_7_3_reg[0]/Q
                         net (fo=4, routed)           0.080     0.631    bd_0_i/hls_inst/inst/W1_7_3[0]
    SLICE_X67Y70         FDSE                                         r  bd_0_i/hls_inst/inst/W1_7_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y70         FDSE                                         r  bd_0_i/hls_inst/inst/W1_7_3_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X67Y70         FDSE (Hold_fdse_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/W1_7_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U25/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/add_ln56_14_reg_1174_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U25/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/ap_clk
    SLICE_X70Y84         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U25/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U25/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     0.630    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U25_n_15
    SLICE_X70Y84         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/add_ln56_14_reg_1174_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/ap_clk
    SLICE_X70Y84         FDRE                                         r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/add_ln56_14_reg_1174_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X70Y84         FDRE (Hold_fdre_C_D)         0.060     0.492    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/add_ln56_14_reg_1174_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/W1_7_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/W1_7_2_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (61.128%)  route 0.090ns (38.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y68         FDSE                                         r  bd_0_i/hls_inst/inst/W1_7_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/W1_7_2_reg[0]/Q
                         net (fo=4, routed)           0.090     0.641    bd_0_i/hls_inst/inst/W1_7_2[0]
    SLICE_X64Y68         FDSE                                         r  bd_0_i/hls_inst/inst/W1_7_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y68         FDSE                                         r  bd_0_i/hls_inst/inst/W1_7_2_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X64Y68         FDSE (Hold_fdse_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/W1_7_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/W1_2_3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/W1_2_3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (61.111%)  route 0.090ns (38.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y81         FDSE                                         r  bd_0_i/hls_inst/inst/W1_2_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDSE (Prop_fdse_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/W1_2_3_reg[0]/Q
                         net (fo=4, routed)           0.090     0.641    bd_0_i/hls_inst/inst/W1_2_3[0]
    SLICE_X64Y81         FDSE                                         r  bd_0_i/hls_inst/inst/W1_2_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y81         FDSE                                         r  bd_0_i/hls_inst/inst/W1_2_3_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X64Y81         FDSE (Hold_fdse_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/W1_2_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X49Y83         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_6_reg[0]/Q
                         net (fo=3, routed)           0.125     0.676    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/img_neg_6[0]
    SLICE_X46Y83         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/ap_clk
    SLICE_X46Y83         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[0]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X46Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.534    bd_0_i/hls_inst/inst/grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/W1_7_0_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/W1_7_0_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.141ns (60.075%)  route 0.094ns (39.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y71         FDSE                                         r  bd_0_i/hls_inst/inst/W1_7_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDSE (Prop_fdse_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/W1_7_0_reg[0]/Q
                         net (fo=4, routed)           0.094     0.645    bd_0_i/hls_inst/inst/W1_7_0[0]
    SLICE_X59Y71         FDSE                                         r  bd_0_i/hls_inst/inst/W1_7_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y71         FDSE                                         r  bd_0_i/hls_inst/inst/W1_7_0_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X59Y71         FDSE (Hold_fdse_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/W1_7_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y34   bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y36   bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y24   bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y31   bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y27   bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y18   bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y23   bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y19   bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U105/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y23   bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U106/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y31   bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X74Y70  bd_0_i/hls_inst/inst/grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[4]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1_out_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 0.890ns (11.976%)  route 6.542ns (88.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_clk
    SLICE_X62Y87         FDSE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/Q
                         net (fo=14, routed)          0.866     2.357    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_we1_0[0]
    SLICE_X65Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.481 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_address1[3]_INST_0_i_1/O
                         net (fo=18, routed)          3.345     5.826    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_j_2[0]
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.950 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.358     7.308    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0_i_1_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.432 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0/O
                         net (fo=0)                   0.973     8.405    W1_out_d0[1]
                                                                      r  W1_out_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1_out_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 0.890ns (11.976%)  route 6.542ns (88.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_clk
    SLICE_X62Y87         FDSE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/Q
                         net (fo=14, routed)          0.866     2.357    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_we1_0[0]
    SLICE_X65Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.481 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_address1[3]_INST_0_i_1/O
                         net (fo=18, routed)          3.345     5.826    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_j_2[0]
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.950 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.358     7.308    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0_i_1_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.432 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0/O
                         net (fo=0)                   0.973     8.405    W1_out_d0[2]
                                                                      r  W1_out_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1_out_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 0.890ns (11.976%)  route 6.542ns (88.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_clk
    SLICE_X62Y87         FDSE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/Q
                         net (fo=14, routed)          0.866     2.357    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_we1_0[0]
    SLICE_X65Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.481 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_address1[3]_INST_0_i_1/O
                         net (fo=18, routed)          3.345     5.826    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_j_2[0]
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.950 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.358     7.308    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0_i_1_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.432 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0/O
                         net (fo=0)                   0.973     8.405    W1_out_d0[3]
                                                                      r  W1_out_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1_out_d0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 0.890ns (11.976%)  route 6.542ns (88.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_clk
    SLICE_X62Y87         FDSE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/Q
                         net (fo=14, routed)          0.866     2.357    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_we1_0[0]
    SLICE_X65Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.481 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_address1[3]_INST_0_i_1/O
                         net (fo=18, routed)          3.345     5.826    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_j_2[0]
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.950 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.358     7.308    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0_i_1_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.432 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0/O
                         net (fo=0)                   0.973     8.405    W1_out_d0[4]
                                                                      r  W1_out_d0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1_out_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 0.890ns (11.976%)  route 6.542ns (88.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_clk
    SLICE_X62Y87         FDSE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/Q
                         net (fo=14, routed)          0.866     2.357    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_we1_0[0]
    SLICE_X65Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.481 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_address1[3]_INST_0_i_1/O
                         net (fo=18, routed)          3.345     5.826    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_j_2[0]
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.950 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.358     7.308    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0_i_1_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.432 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0/O
                         net (fo=0)                   0.973     8.405    W1_out_d0[5]
                                                                      r  W1_out_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1_out_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 0.890ns (11.976%)  route 6.542ns (88.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_clk
    SLICE_X62Y87         FDSE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/Q
                         net (fo=14, routed)          0.866     2.357    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_we1_0[0]
    SLICE_X65Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.481 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_address1[3]_INST_0_i_1/O
                         net (fo=18, routed)          3.345     5.826    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_j_2[0]
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.950 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.358     7.308    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0_i_1_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.432 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0/O
                         net (fo=0)                   0.973     8.405    W1_out_d0[6]
                                                                      r  W1_out_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1_out_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 0.890ns (11.976%)  route 6.542ns (88.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_clk
    SLICE_X62Y87         FDSE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/Q
                         net (fo=14, routed)          0.866     2.357    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_we1_0[0]
    SLICE_X65Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.481 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_address1[3]_INST_0_i_1/O
                         net (fo=18, routed)          3.345     5.826    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_j_2[0]
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.950 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.358     7.308    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0_i_1_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.432 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[1]_INST_0/O
                         net (fo=0)                   0.973     8.405    W1_out_d0[7]
                                                                      r  W1_out_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1_out_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 1.255ns (17.915%)  route 5.750ns (82.085%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_reg/Q
                         net (fo=14, routed)          0.864     2.315    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg
    SLICE_X65Y86         LUT4 (Prop_lut4_I3_O)        0.321     2.636 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_address1[4]_INST_0_i_1/O
                         net (fo=18, routed)          2.964     5.600    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_j_2[1]
    SLICE_X65Y70         LUT6 (Prop_lut6_I3_O)        0.332     5.932 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.949     6.881    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[0]_INST_0_i_1_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.005 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d0[0]_INST_0/O
                         net (fo=0)                   0.973     7.978    W1_out_d0[0]
                                                                      r  W1_out_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1_out_d1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 1.255ns (21.299%)  route 4.637ns (78.701%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_reg/Q
                         net (fo=14, routed)          0.864     2.315    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg
    SLICE_X65Y86         LUT4 (Prop_lut4_I3_O)        0.321     2.636 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_address1[4]_INST_0_i_1/O
                         net (fo=18, routed)          1.564     4.200    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_j_2[1]
    SLICE_X76Y80         LUT6 (Prop_lut6_I3_O)        0.332     4.532 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d1[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.236     5.768    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d1[1]_INST_0_i_1_n_0
    SLICE_X68Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.892 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d1[1]_INST_0/O
                         net (fo=0)                   0.973     6.865    W1_out_d1[1]
                                                                      r  W1_out_d1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1_out_d1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 1.255ns (21.299%)  route 4.637ns (78.701%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_reg/Q
                         net (fo=14, routed)          0.864     2.315    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg
    SLICE_X65Y86         LUT4 (Prop_lut4_I3_O)        0.321     2.636 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_address1[4]_INST_0_i_1/O
                         net (fo=18, routed)          1.564     4.200    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_j_2[1]
    SLICE_X76Y80         LUT6 (Prop_lut6_I3_O)        0.332     4.532 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d1[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.236     5.768    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d1[1]_INST_0_i_1_n_0
    SLICE_X68Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.892 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/W1_out_d1[1]_INST_0/O
                         net (fo=0)                   0.973     6.865    W1_out_d1[2]
                                                                      r  W1_out_d1[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X53Y85         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[11]/Q
                         net (fo=0)                   0.410     0.948    s_axi_CTRL_rdata[11]
                                                                      r  s_axi_CTRL_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X53Y85         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[13]/Q
                         net (fo=0)                   0.410     0.948    s_axi_CTRL_rdata[13]
                                                                      r  s_axi_CTRL_rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_rdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X51Y85         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[19]/Q
                         net (fo=0)                   0.410     0.948    s_axi_CTRL_rdata[19]
                                                                      r  s_axi_CTRL_rdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_rdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X53Y85         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[21]/Q
                         net (fo=0)                   0.410     0.948    s_axi_CTRL_rdata[21]
                                                                      r  s_axi_CTRL_rdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_rdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X51Y85         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[23]/Q
                         net (fo=0)                   0.410     0.948    s_axi_CTRL_rdata[23]
                                                                      r  s_axi_CTRL_rdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_rdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X53Y87         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[27]/Q
                         net (fo=0)                   0.410     0.948    s_axi_CTRL_rdata[27]
                                                                      r  s_axi_CTRL_rdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_rdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X53Y87         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[29]/Q
                         net (fo=0)                   0.410     0.948    s_axi_CTRL_rdata[29]
                                                                      r  s_axi_CTRL_rdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X53Y83         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.410     0.948    s_axi_CTRL_rvalid
                                                                      r  s_axi_CTRL_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W2_out_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y92         FDRE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_start_reg_reg/Q
                         net (fo=9, unset)            0.410     0.961    W2_out_ce0
                                                                      r  W2_out_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_port_ap_vld
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y87         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=2, unset)            0.410     0.961    leds_port_ap_vld
                                                                      r  leds_port_ap_vld (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           735 Endpoints
Min Delay           735 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.579ns  (logic 0.124ns (2.708%)  route 4.455ns (97.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_CS_fsm[3]_i_1/O
                         net (fo=233, routed)         3.482     4.579    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/SR[0]
    SLICE_X63Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_clk
    SLICE_X63Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.438ns  (logic 0.124ns (2.794%)  route 4.314ns (97.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_CS_fsm[3]_i_1/O
                         net (fo=233, routed)         3.341     4.438    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/SR[0]
    SLICE_X62Y87         FDSE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_clk
    SLICE_X62Y87         FDSE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.438ns  (logic 0.124ns (2.794%)  route 4.314ns (97.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_CS_fsm[3]_i_1/O
                         net (fo=233, routed)         3.341     4.438    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/SR[0]
    SLICE_X62Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X62Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.438ns  (logic 0.124ns (2.794%)  route 4.314ns (97.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_CS_fsm[3]_i_1/O
                         net (fo=233, routed)         3.341     4.438    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X62Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 0.124ns (2.843%)  route 4.237ns (97.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_CS_fsm[3]_i_1/O
                         net (fo=233, routed)         3.264     4.361    bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]
    SLICE_X59Y74         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X59Y74         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_1_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 0.124ns (2.843%)  route 4.237ns (97.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_CS_fsm[3]_i_1/O
                         net (fo=233, routed)         3.264     4.361    bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]
    SLICE_X59Y74         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X59Y74         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_1_reg[3]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 0.124ns (2.843%)  route 4.237ns (97.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_CS_fsm[3]_i_1/O
                         net (fo=233, routed)         3.264     4.361    bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]
    SLICE_X59Y74         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X59Y74         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_1_reg[4]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 0.124ns (2.843%)  route 4.237ns (97.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_CS_fsm[3]_i_1/O
                         net (fo=233, routed)         3.264     4.361    bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]
    SLICE_X59Y74         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X59Y74         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_1_reg[5]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 0.124ns (2.843%)  route 4.237ns (97.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_CS_fsm[3]_i_1/O
                         net (fo=233, routed)         3.264     4.361    bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]
    SLICE_X58Y74         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X58Y74         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_3_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 0.124ns (2.843%)  route 4.237ns (97.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_CS_fsm[3]_i_1/O
                         net (fo=233, routed)         3.264     4.361    bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]
    SLICE_X58Y74         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X58Y74         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_3_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_CTRL_awaddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_awaddr[2] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_AWADDR[0]
    SLICE_X51Y87         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X51Y87         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[2]/C

Slack:                    inf
  Source:                 s_axi_CTRL_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_awaddr[3] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_AWADDR[1]
    SLICE_X51Y87         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X51Y87         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 s_axi_CTRL_awaddr[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_awaddr[4] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_AWADDR[2]
    SLICE_X51Y87         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X51Y87         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[4]/C

Slack:                    inf
  Source:                 s_axi_CTRL_awaddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_awaddr[5] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_AWADDR[3]
    SLICE_X51Y87         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X51Y87         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[5]/C

Slack:                    inf
  Source:                 s_axi_CTRL_awaddr[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_awaddr[6] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_AWADDR[4]
    SLICE_X51Y87         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X51Y87         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[6]/C

Slack:                    inf
  Source:                 s_axi_CTRL_awaddr[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_awaddr[7] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_AWADDR[5]
    SLICE_X51Y87         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X51Y87         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[7]/C

Slack:                    inf
  Source:                 s_axi_CTRL_rready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.044ns (9.689%)  route 0.410ns (90.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_CTRL_rready (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_RREADY
    SLICE_X53Y83         LUT4 (Prop_lut4_I2_O)        0.044     0.454 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate[2]_i_1/O
                         net (fo=1, routed)           0.000     0.454    bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate[2]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X53Y83         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C

Slack:                    inf
  Source:                 s_axi_CTRL_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.044ns (9.689%)  route 0.410ns (90.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wdata[1] (IN)
                         net (fo=19, unset)           0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_WDATA[1]
    SLICE_X57Y82         LUT3 (Prop_lut3_I0_O)        0.044     0.454 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.454    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_00[1]
    SLICE_X57Y82         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X57Y82         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_0_reg[1]/C

Slack:                    inf
  Source:                 s_axi_CTRL_wdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.044ns (9.689%)  route 0.410ns (90.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wdata[3] (IN)
                         net (fo=17, unset)           0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_WDATA[3]
    SLICE_X57Y81         LUT3 (Prop_lut3_I0_O)        0.044     0.454 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_0[3]_i_1/O
                         net (fo=1, routed)           0.000     0.454    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_00[3]
    SLICE_X57Y81         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X57Y81         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_0_reg[3]/C

Slack:                    inf
  Source:                 s_axi_CTRL_wdata[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.044ns (9.689%)  route 0.410ns (90.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wdata[7] (IN)
                         net (fo=18, unset)           0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_WDATA[7]
    SLICE_X57Y82         LUT3 (Prop_lut3_I0_O)        0.044     0.454 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_0[7]_i_2/O
                         net (fo=1, routed)           0.000     0.454    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_00[7]
    SLICE_X57Y82         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X57Y82         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_0_reg[7]/C





