$date
	Sun Sep 22 21:46:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_230233 $end
$var wire 1 ! r2 $end
$var wire 1 " r1 $end
$var reg 1 # w $end
$var reg 1 $ x $end
$var reg 1 % y $end
$var reg 1 & z $end
$scope module Nand $end
$var wire 1 " r1 $end
$var wire 1 # w $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$var wire 1 * w4 $end
$var wire 1 + w5 $end
$var wire 1 , w6 $end
$var wire 1 - w7 $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 & z $end
$upscope $end
$scope module Nor $end
$var wire 1 ! r2 $end
$var wire 1 # w $end
$var wire 1 . w1 $end
$var wire 1 / w2 $end
$var wire 1 0 w3 $end
$var wire 1 1 w4 $end
$var wire 1 2 w5 $end
$var wire 1 3 w6 $end
$var wire 1 4 w7 $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 & z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
03
02
11
10
1/
1.
0-
0,
1+
1*
1)
1(
1'
0&
0%
0$
0#
1"
1!
$end
#10
0"
0!
1,
1-
12
0*
01
1&
#20
1"
1!
0-
02
1*
11
0)
00
0&
1%
#30
0"
0!
1-
12
0*
01
1&
#40
1!
1"
0-
02
0,
1*
11
1)
10
0(
0/
0&
0%
1$
#50
0"
0!
1,
1-
12
13
0*
01
1&
#60
1"
1!
0-
02
03
1*
11
0)
00
0&
1%
#70
0"
0!
1-
12
13
0*
01
1&
#80
1"
1!
0,
0+
03
1*
11
1)
10
1(
1/
0'
0.
02
0&
0%
0$
1#
#90
1,
0*
01
1&
#100
1*
11
0)
00
0&
1%
#110
0*
01
1&
#120
0,
1+
1*
11
1)
10
0(
0/
0&
0%
1$
#130
0"
0!
1,
13
0*
01
1&
#140
03
14
1*
11
0)
00
0&
1%
#150
13
0*
01
1&
#200
