<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<!-- saved from url=(0030)http://rsim.cs.uiuc.edu/grace/ -->
<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 9">
<meta name=Originator content="Microsoft Word 9">
<link rel=File-List href="./rsim_pubs_files/filelist.xml">
<link rel=Edit-Time-Data href="./rsim_pubs_files/editdata.mso">
<!--[if !mso]>
<style>
v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
w\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
</style>
<![endif]-->
<title>RSIM Publications</title>
<!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>Jayanth Srinivasan</o:Author>
  <o:Template>Normal</o:Template>
  <o:LastAuthor>Jayanth Srinivasan</o:LastAuthor>
  <o:Revision>5</o:Revision>
  <o:TotalTime>53</o:TotalTime>
  <o:Created>2003-03-20T16:33:00Z</o:Created>
  <o:LastSaved>2003-03-20T18:40:00Z</o:LastSaved>
  <o:Pages>4</o:Pages>
  <o:Words>2320</o:Words>
  <o:Characters>13224</o:Characters>
  <o:Company>Dept. of Computer Science, University of Illinois</o:Company>
  <o:Lines>110</o:Lines>
  <o:Paragraphs>26</o:Paragraphs>
  <o:CharactersWithSpaces>16240</o:CharactersWithSpaces>
  <o:Version>9.2720</o:Version>
 </o:DocumentProperties>
</xml><![endif]-->
<style>
<!--
 /* Font Definitions */
@font-face
	{font-family:Helvetica;
	panose-1:2 11 6 4 2 2 2 2 2 4;
	mso-font-charset:0;
	mso-generic-font-family:swiss;
	mso-font-pitch:variable;
	mso-font-signature:536902279 -2147483648 8 0 511 0;}
 /* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
h1
	{margin-right:0in;
	mso-margin-top-alt:auto;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	mso-outline-level:1;
	font-size:24.0pt;
	font-family:"Times New Roman";
	mso-font-kerning:18.0pt;
	font-weight:bold;}
h2
	{margin-right:0in;
	mso-margin-top-alt:auto;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	mso-outline-level:2;
	font-size:18.0pt;
	font-family:"Times New Roman";
	font-weight:bold;}
a:visited, span.MsoHyperlinkFollowed
	{color:blue;
	text-decoration:underline;
	text-underline:single;}
p
	{margin-right:0in;
	mso-margin-top-alt:auto;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
address
	{margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	font-style:italic;}
tt
	{mso-ascii-font-family:"Courier New";
	mso-fareast-font-family:"Courier New";
	mso-hansi-font-family:"Courier New";
	mso-bidi-font-family:"Courier New";}
@page Section1
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
 /* List Definitions */
@list l0
	{mso-list-id:1330864395;
	mso-list-type:hybrid;
	mso-list-template-ids:1644622612 281023760 1841983846 -243473448 -1930799266 690502648 -215339926 1317068824 -1393412314 708241112;}
@list l0:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@list l1
	{mso-list-id:1736926672;
	mso-list-type:hybrid;
	mso-list-template-ids:1883145564 -1663374022 2069381826 1654814838 -543817710 -355180412 843902600 1503412178 -1466953116 -494633444;}
@list l1:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
ol
	{margin-bottom:0in;}
ul
	{margin-bottom:0in;}
-->
</style>
</head>

<body lang=EN-US link=blue vlink=blue style='tab-interval:.5in'>

<div class=Section1>

<div align=center>

<table border=0 cellpadding=0 width="90%" style='width:90.0%;mso-cellspacing:
 1.5pt;mso-padding-alt:1.5pt 1.5pt 1.5pt 1.5pt'>
 <tr>
  <td width=80 valign=top style='width:60.0pt;padding:1.5pt 1.5pt 1.5pt 1.5pt'>
  <p class=MsoNormal><a href="http://www.uiuc.edu/"><span style='text-decoration:
  none;text-underline:none'><img border=0 width=70 height=92 id="_x0000_i1025"
  src="GRACE%20project_files\illinois.gif" alt="UIUC logo"></span></a></p>
  </td>
  <td width=681 valign=top style='width:511.0pt;padding:1.5pt 1.5pt 1.5pt 1.5pt'>
  <p class=MsoNormal align=center style='text-align:center'><b><span
  style='font-size:24.0pt;font-family:Helvetica;color:black'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></span></b></p>
  <p class=MsoNormal align=center style='text-align:center'><b><span
  style='font-size:24.0pt;font-family:Helvetica;color:black'>RSIM Computer
  Architecture Group </span></b><span style='font-size:10.0pt'><br>
  <br>
  </span><b><span style='font-size:18.0pt;font-family:Helvetica;color:black'><span
  style="mso-spacerun: yes">&nbsp;</span></span></b></p>
  </td>
  <td width=115 valign=top style='width:86.5pt;padding:1.5pt 1.5pt 1.5pt 1.5pt'>
  <p class=MsoNormal align=center style='text-align:center'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  </td>
 </tr>
 <tr>
  <td width=881 colspan=3 valign=top style='width:660.5pt;padding:1.5pt 1.5pt 1.5pt 1.5pt'>
  <p class=MsoNormal align=center style='text-align:center'><img border=0
  width=197 height=3 id="_x0000_i1027" src="GRACE%20project_files\rule.gif"
  alt=--------------------------------------------------></p>
  </td>
 </tr>
</table>

</div>

<p class=MsoNormal><span style='display:none;mso-hide:all'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></span></p>

<div align=center>

<table border=0 cellpadding=0 width="90%" style='width:90.0%;mso-cellspacing:
 1.5pt;mso-padding-alt:1.5pt 1.5pt 1.5pt 1.5pt'>
 <tr>
  <td width="15%" valign=top style='width:15.0%;padding:1.5pt 1.5pt 1.5pt 1.5pt'>
  <p>&nbsp;</p>
  <p><b><span style='font-family:Arial'><a
  href="http://rsim.cs.uiuc.edu/rsim_new">RSIM home</a></span></b></p>
  <p><b><span style='font-family:Arial'><a href="rsim_people.html">People</a></span></b></p>
  <p><b><span style='font-family:Arial'>Projects<o:p></o:p></span></b></p>
  <p style='margin-top:6.0pt;margin-right:0in;margin-bottom:6.0pt;margin-left:
  0in'><a href="http://rsim.cs.uiuc.edu/3peac"><span style='font-size:10.0pt'>3-PEAC</span></a><span
  class=MsoHyperlink><span style='font-size:10.0pt;color:windowtext;text-decoration:
  none;text-underline:none'><o:p></o:p></span></span></p>
  <p style='margin-top:6.0pt;margin-right:0in;margin-bottom:6.0pt;margin-left:
  0in'><span style='font-size:10.0pt'><a href="http://rsim.cs.uiuc.edu/grace">Illinois
  GRACE</a> </span></p>
  <p style='margin-top:6.0pt;margin-right:0in;margin-bottom:6.0pt;margin-left:
  0in'><span style='font-size:10.0pt'><a
  href="http://rsim.cs.uiuc.edu/distribution/">RSIM Simulator</a></span></p>
  <p style='margin-top:6.0pt;margin-right:0in;margin-bottom:6.0pt;margin-left:
  0in'><span style='font-size:10.0pt'><a href="http://rsim.cs.uiuc.edu/rsim/">RSIM
  Project</a></span></p>
  <p style='margin-top:6.0pt;margin-right:0in;margin-bottom:6.0pt;margin-left:
  0in'><span style='font-size:10.0pt'><a
  href="http://rsim.cs.uiuc.edu/consistency/">Memory Consistency Models</a> </span></p>
  <p><b><span style='font-family:Arial'>Papers</span></b></p>
  <p><b><span style='font-family:Arial'><a href="rsim_software.html">Software</a></span></b></p>
  <p><b><span style='font-family:Arial'><a href="rsim_funding.html">Funding</a></span></b>
  </p>
  <p style='margin-bottom:12.0pt'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  </td>
  <td valign=top style='padding:1.5pt 1.5pt 1.5pt 1.5pt'><!-- STRIP_TOP -->
  <p><b><span style='font-size:18.0pt;font-family:Arial'>RSIM Publications<o:p></o:p></span></b></p>
  <p style='margin-left:.5in'><b>Topic wise<br>
  PhD Theses<br>
  MS Theses</b><b><span style='font-size:18.0pt;font-family:Arial'><o:p></o:p></span></b></p>
  <p><b><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></b></p>
  <p><b>Refereed Publications and Current Submissions</b></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/MMCN03.pdf">Design and
       Evaluation of A Cross-Layer Adaptation Framework for Mobile Multimedia
       Systems,</a> Wanghong Yuan, Klara Nahrstedt, Sarita V. Adve, Douglas L.
       Jones, and Robin H. Kravets, To appear in the <i>Proceedings of the SPIE
       Conference on Multimedia Computing and Networking,</i> January 2003.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/rtss02.pdf">Soft
       Real-Time Scheduling on a Simultaneous Multithreaded Processor,</a> R.
       Jain, C. J. Hughes, and S. V. Adve, To appear in the <i>Proceedings of
       the 23rd IEEE International Real-Time Systems Symposium (RTSS-2002), </i>December
       2002<i>.<br>
       &nbsp;</i> </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/asplos02.pdf">Joint
       Local and Global Hardware Adaptations for Energy,</a> Ruchira Sasanka,
       Christopher J. Hughes, and Sarita V. Adve, To appear in the <i>Proceedings
       of the 10th International Conference on Architectural Support for
       Programming Languages and Operating Systems (ASPLOS-X), </i>October
       2002.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/shaman02.ps">The
       Illinois GRACE Project: Global Resource Adaptation through CoopEration,</a>
       Sarita V. Adve, Albert F. Harris, Christopher J. Hughes, Douglas L. Jones,
       Robin H. Kravets, Klara Nahrstedt, Daniel Grobe Sachs, Ruchira Sasanka,
       Jayanth Srinivasan, and Wanghong Yuan, <i>Proceedings of the Workshop on
       Self-Healing, Adaptive, and self-MANaged Systems (SHAMAN)</i> (held in
       conjunction with the 16th Annual ACM International Conference on
       Supercomputing), June 2002.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.pdf">RSIM:
       Simulating Shared-Memory Multiprocessors with ILP Processors,</a> C. J.
       Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve, <i>IEEE Computer, </i>vol.
       35, no. 2, special issue on high performance simulators, February 2002,
       40-49.&nbsp;<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/micro34.pdf">Saving
       Energy with Architectural and Frequency Adaptations for Multimedia
       Applications,</a> C. J. Hughes, J. Srinivasan, and S. V. Adve, <i>Proceedings
       of the 34th International Symposium on Microarchitecture (MICRO-34)</i>,
       December 2001, 250-261. <a
       href="http://www.cs.uiuc.edu/~sadve/Publications/micro34-supplement.ps">Click
       here for supplemental data.</a></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/pact01.ps">Comparing
       and Combining Read Miss Clustering and Software Prefetching,</a> V. S.
       Pai and S. V. Adve, <i>Proceedings of the International Symposium on
       Parallel Architectures and Compilation Techniques</i>, September 2001,
       292-303.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca01.ps">Variability
       in the Execution of Multimedia Applications and Implications for
       Architecture</a>, C. J. Hughes, P. Kaul, S. V. Adve, R. Jain, C. Park,
       and J. Srinivasan, <i>Proceedings of the 28th International Symposium on
       Computer Architecture</i>, June 2001, 254-265.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/01-mpf-tr.pdf">Memory
       Side Prefetching for Linked Data Structures</a>, C. J. Hughes and S. V.
       Adve. Provisionally accepted (subject to minor revisions) for the
       Journal of Parallel and Distributed Computing (JPDC). Available as
       Department of Computer Science Technical Report UIUCDCS-R-2001-2221,
       University of Illinois at Urbana-Champaign, May, 2001. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca00.pdf">Reconfigurable
       Caches and their Application to Media Processing</a>, P. Ranganathan, S.
       V.Adve, and N. P. Jouppi, <i>Proceedings of the 27th International
       Symposium on Computer Architecture</i>, June 2000, 214-224.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/jilp00.ps">Code
       Transformations to Improve Memory Parallelism </a>, V. S. Pai and S. V.
       Adve, <i>The Journal of Instruction Level Parallelism, special issue on
       the best papers from MICRO-32,</i> vol. 2, May 2000
       (http://www.jilp.org/vol2). A <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/micro99.ps">shorter
       version </a>of this paper appeared in the <i>Proceedings of the 32nd
       International Symposium on Microarchitecture (MICRO-32),</i> November
       1999, 147-155. <!Voted the best student presentation at MICRO-32.></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca99.ps">Performance
       of Image and Video Processing with General-Purpose Processors and Media
       ISA Extensions </a>, P. Ranganathan, S. V. Adve, and N. P. Jouppi, <i>Proceedings
       of the 26th International Symposium on Computer Architecture</i>, May
       1999, 124-135.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.ps">Improving
       the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory
       Multiprocessors with ILP Processors</a>, M. Durbhakula, V. S. Pai, and
       S. V. Adve, <i>Proceedings of the 3rd International Symposium on
       High-Performance Computer Architecture</i>, January 1999, 23-32. An <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.tr.ps">extended
       version </a>with some additional data appears as Technical Report #9802,
       Department of Electrical and Computer Engineering, Rice University,
       April 1998, revised December 1998.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_toc99.ps">The
       Impact of Exploiting Instruction-Level Parallelism on Shared-Memory
       Multiprocessors </a>, V. S. Pai, P. Ranganathan, H. Abdel-Shafi, and S.
       V. Adve, <i>IEEE Transactions on Computers, special issue on caches</i>,
       vol. 48, no. 2, February 1999, 218-226.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_proc99.ps">Recent
       Advances in Memory Consistency Models for Hardware Shared-Memory
       Systems, </a>, S. V. Adve, V. S. Pai, and P. Ranganathan, <i>Proceedings
       of the IEEE, special issue on distributed shared-memory</i>, vol. 87, no.
       3, March 1999, 445-455. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos98.ps">Performance
       of Database Workloads on Shared-Memory Systems with Out-of-Order
       Processors,</a> P. Ranganathan, K. Gharachorloo, S. V. Adve, and L. A.
       Barroso, <i>Proceedings of the 8th International Conference on
       Architectural Support for Programming Languages and Operating Systems,</i>October
       1998, 307-318. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98.ps">Analytic
       Evaluation of Shared-Memory Systems with ILP Processors </a>, D. J.
       Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood, <i>Proceedings
       of the 25th International Symposium on Computer Architecture</i>, June
       1998, 380-391.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_framework.ps">Using
       Information From the Programmer to Implement System Optimizations
       Without Violating Sequential Consistency</a>, S.V. Adve, Provisionally
       accepted for the <i>Journal of Parallel and Distributed Computing
       (JPDC).</i> Available as Rice University ECE Technical Report 9603,
       March 1996, revised June 1998.&nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hicss.ps">Changing
       Interaction of Compiler and Architecture </a>, S.V. Adve, D.C. Burger,
       R. Eigenmann, A. Rawsthorne, M.D. Smith, C.H. Gebotys, M.T. Kandemir,
       D.J. Lilja, A.N. Choudhary, J.Z. Fang, and P.-C. Yew, <i>IEEE Computer</i>,
       <strong>30</strong> (12), December 1997, 51-58.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/spaa97.ps">Using
       Speculative Retirement and Larger Instruction Windows to Narrow the Performance
       Gap between Memory Consistency Models </a>, Parthasarathy Ranganathan,
       Vijay S. Pai, and Sarita V. Adve, <i>Proceedings of the 9th Annual ACM
       Symposium on Parallel Algorithms and Architectures</i>, June 1997,
       199-210. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca97.ps">The
       Interaction of Software Prefetching with ILP Processors in Shared-Memory
       Systems</a>, Parthasarathy Ranganathan, Vijay S. Pai, Hazim Abdel-Shafi,
       and Sarita V. Adve, <i>Proceedings of the 24th International Symposium
       on Computer Architecture</i>, June 1997, 144-156. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_remote_writes.ps">An
       Evaluation of Fine-Grain Producer-Initiated Communication in
       Cache-Coherent Multiprocessors</a>, Hazim Abdel-Shafi, Jonathan Hall,
       Sarita V. Adve, and Vikram S. Adve, <i>Proceedings of the 3rd
       International Symposium on High-Performance Computer Architecture</i>,
       February 1997, 204-215. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_ilp.ps">The
       Impact of Instruction-Level Parallelism on Multiprocessor Performance
       and Simulation Methodolgy</a>, Vijay S. Pai, Parthasarathy Ranganathan,
       and Sarita V. Adve, <i>Proceedings of the 3rd International Symposium on
       High Performance Computer Architecture</i>, February 1997, 72-83.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_tutorial.ps">Shared
       Memory Consistency Models: A Tutorial</a>, S.V. Adve and K.
       Gharachorloo, Rice University ECE Technical Report 9512 and Western
       Research Laboratory Research Report 95/7, September 1995. A version of
       this paper appears in <i>IEEE Computer</i>, December 1996, 66-76. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos96.ps">An
       Evaluation of Memory Consistency Models for Shared-Memory Systems with
       ILP Processors</a>, Vijay S. Pai, Parthasarathy Ranganathan, Sarita V.
       Adve, and Tracy Harton, <i>Proceedings of the 7th International
       Conference on Architectural Support for Programming Languages and
       Operating Systems (ASPLOS-VII),</i> October 1996, 12-23. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca2.ps">A Comparison
       of Entry Consistency and Lazy Release Consistency Implementations</a>,
       S.V. Adve, A.L. Cox, S. Dwarkadas, R. Rajamony, and W. Zwaenepoel, <i>Proceedings
       of the 2nd International Symposium on High Performance Computer
       Architecture,</i> February 1996, 26-37. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/tpds93.ps">A Unified
       Formalization of Four Shared-Memory Models</a>, S.V. Adve and M.D. Hill,
       <i>IEEE Transactions on Parallel and Distributed Systems 4, 6</i> (June
       1993), 613-624. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/jpdc92.ps">Programming
       for Different Memory Consistency Models</a>, K. Gharachorloo, S.V. Adve,
       A. Gupta, J.L. Hennessy, and M.D. Hill, <i>Journal of Parallel and
       Distributed Computing,</i> August 1992, 399-407. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.ps">Comparison
       of Hardware and Software Cache Coherence Schemes</a>, S.V. Adve, V.S.
       Adve, M.D. Hill, and M.K. Vernon, <i>Proceedings of the 18th Annual International
       Symposium on Computer Architecture</i>, May 1991, 298-308. Also appears
       in <i>The Cache-Coherence Problem in Shared-Memory Multiprocessors:
       Hardware Solutions,</i> edited by Milo Tomasevic and Veljko Milutinovic,
       IEEE Computer Society Press, 1993. An <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.tr.ps">extended
       version </a>appears in Computer Sciences Technical Report #1012,
       University of Wisconsin, Madison, March 1991. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.dataraces.ps">Detecting
       Data Races on Weak Memory Systems</a>, S.V. Adve, M.D. Hill, B.P.
       Miller, and R.H.B. Netzer, <i>Proceedings of the 18th Annual
       International Symposium on Computer Architecture,</i> May 1991, 234-243.
       </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90.ps">Weak
       Ordering - A New Definition</a>, S.V. Adve and M.D. Hill, <i>Proceedings
       of the 17th Annual International Symposium on Computer Architecture,</i>
       May 1990, 2-14. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/icpp90.ps">Implementing
       Sequential Consistency in Cache-Based Systems</a>, S.V. Adve and M.D.
       Hill, <i>Proceedings of the 1990 International Conference on Parallel
       Processing,</i> August 1990, I47-I50. </li>
  </ul>
  <p><b>Other Publications </b></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.gei.pdf">Performance
       Simulation Tools, </a>S. S. Mukherjee, S. V. Adve, T. Austin, J. Emer,
       and P. S. Magnusson, <i>IEEE Computer</i>, vol. 29, no. 12, guest
       editors' introduction to the special issue on high performance
       simulators, February 2002, 38-39.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90_retro.ps">A
       Retrospective on &quot;Weak Ordering -- A New Definition&quot;,</a> S.
       V. Adve and M. D. Hill, 25 Years of the International Symposia on
       Computer Architecture - Selected Papers (Gurindar S. Sohi, editor), ACM
       Press, 1998. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98_tr.ps">A
       Customized MVA Model for ILP Multiprocessors </a>, D. J. Sorin, M. K.
       Vernon, V. S. Pai, S. V. Adve, and D. A. Wood, Technical Report #1369, Computer
       Sciences Department, University of Wisconsin -- Madison, April 1998.
       Also available as Technical Report #9803, Department of Electrical and
       Computer Engineering, Rice University. (Provides details of the model
       discussed in the ISCA'98 paper above.) </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/rsim_manual.ps">RSIM
       Reference Manual Version 1.0 </a>, Vijay S. Pai, Parthasarathy
       Ranganathan, and Sarita V. Adve, Technical Report 9705, Department of
       Electrical and Computer Engineering, Rice University, August 1997. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/tcca1097.ps">RSIM: An
       Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors
       and Uniprocessors</a>, Vijay S. Pai, Parthasarathy Ranganathan, and
       Sarita V. Adve, <i>IEEE Technical Committee on Computer Architecture
       newsletter, Fall 1997.</i> An earlier version of this paper appeared in
       the Proceedings of the 3rd Workshop on Computer Architecture Education
       (held in conjunction with the 3rd International Symposium on High Performance
       Computer Architecture), February 1997. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca_workshop_94.ps">Replacing
       Locks by Higher-Level Primitives</a>, S.V. Adve, A.L. Cox, S. Dwarkadas,
       and W. Zwaenepoel, Technical Report #TR94-237, Department of Computer
       Science, Rice University, 1994. Presented at the <i>Fourth Workshop on
       Scalable Shared-Memory Multiprocessors,</i> Chicago, May 1994. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.ps">Designing
       Memory Consistency Models for Shared-Memory Multiprocessors</a>, S. V.
       Adve, Ph.D. Thesis, Available as Computer Sciences Technical Report
       #1198, University of Wisconsin, Madison, December 1993. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/spec_tr.ps">Specifying
       System Requirements for Memory Consistency Models</a>, K. Gharachorloo,
       S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, Technical Report
       #CSL-TR-93-594, Stanford University, December 1993. Also available as
       Computer Sciences Technical Report #1199, University of Wisconsin,
       Madison, December 1993. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/plpc_tr.ps">Sufficient
       System Requirements for Supporting the PLpc Memory Model</a>, S.V. Adve,
       K. Gharachorloo, A. Gupta, J.L. Hennessy, and M.D. Hill, Computer Sciences
       Technical Report #1200, University of Wisconsin, Madison, December 1993.
       Also available as Technical Report #CSL-TR-93-595, Stanford University,
       December 1993. </li>
  </ul>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l0 level1 lfo8;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/drf1_tr.ps">Sufficient
       Conditions for Implementing the Data-Race-Free-1 Memory Model</a>, S.V.
       Adve and M.D. Hill, Computer Sciences Technical Report #1107, University
       of Wisconsin, Madison, September 1992.</li>
  </ul>
  <p><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p class=MsoNormal style='margin-left:.5in'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  </td>
 </tr>
 <tr>
  <td colspan=2 valign=top style='padding:1.5pt 1.5pt 1.5pt 1.5pt'>
  <p class=MsoNormal align=center style='text-align:center'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  </td>
 </tr>
 <tr>
  <td colspan=2 valign=top style='padding:1.5pt 1.5pt 1.5pt 1.5pt'>
  <p class=MsoNormal><i><!-- DATE -->This page was last modified by Jayanth Srinivasan
  on Thursday Mar 20 09:42 2003 </i></p>
  </td>
 </tr>
</table>

</div>

<p class=MsoNormal><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>

</div>

</body>

</html>
