#==================================================================================#
# Author: GWX Technology
# Attribution: Plain Text
# Birthday: Sun Nov 12 14:38:51 CST 2023
# Organization: GWX Technology
# Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
#----------------------------------------------------------------------------------#
# Description:
# All the data in the file was generated by GWX Technology. This information was
# prepared only for EDA tools training. GWX Technology does not guarantee the
# accuracy or completeness of the information contained herein. GWX Technology
# shall not be liable for any loss or damage of any kind arising from the use of
# this document or the information contained herein.
#----------------------------------------------------------------------------------#
# Version: 0.9.0.0 Alpha
#==================================================================================#

*    --------------------------------------------------------------    *
*                        Template Revision : 4.5.2                     *
*    --------------------------------------------------------------    *
*                 Combined Datasheet for all PVT corners             *
***********************************************************************
*         SiWare Two Port High Density Leakage Control Register File 128K Sync (Rev A02P1)     *
*         Technology: SMIC 12nm SFe P-Optional Vt/Cell Std Vt  CMOS Process       *
***********************************************************************
* WARNING: Cycle time (Tcc*), CLK to Output Q delay (Tcq*) and Address Setup time (Tac) *
* values in this datasheet, have been modified as per the user specified slew/load index *
* ds_index_clock_slew = 1, ds_index_signal_slew = 1, ds_index_output_load = 1 *
***********************************************************************
 
Memory Name                        : RF_2PHD_128x72
Memory Size                        : 128 words x 72 bits
Column Mux Option                  : 1
Number Of Banks                    : 4
Operating Frequency range          : 1497-3125 Mhz
Memory Area                        : 48.0000 x 83.9040 = 4027.3920 square microns
BIST Muxes                         : No
Redundancy                         : Yes
Low leakage                        : Yes
Bit-write                          : No
Timing Mode                        : DEFAULT
Self time bypass mode              : Yes
center_decode                      : True
Periphery_Vt                       : LOW
Bitcell Area                       : 0.1382 square microns
Dual Rail                          : No
Power Gating                       : No
Bias Control                       : No
Periphery Off Mode                 : No

SRAM Symbol
           

                              _____________________________
                             |                             |
                         ----|ADRAi/ADRBi                  |
                         ----|DAi                          |
                         ----|WEA                          |
                         ----|MEA/MEB                      |
                         ----|RSCIN                        |
                         ----|RSCEN                        |
                         ----|RSCRST                       |
                             |                       RSCOUT|---
                         ----|RSCLK                        |
                             |                          QBi|---
                         ----|FISO                         |
                         ----|CLKA/CLKB                    |
                         ----|TEST1A/TEST1B                |
                         ----|RMEA/RMEB                    |
                         ----|RMAi/RMBi                    |
                         ----|LS                           |
                             |_____________________________|





Memory Compiler Features:
=========================
     1) Periphery Vt option:
           Compiler has periphery_Vt options to select different Vt devices for periphery. 
           These choices allow the user to trade-off between performance and leakage. 
           
     2) Dynamic Voltage and Frequency Scaling support:
           Foundry specified VDDMIN supported (0.72V), (license needed).
           
     3) Process sigma Based Characterization:
           Performance settings based on process sigma variation & number
           of on-chip memory instances.
           
     4) Combined ASAP-STAR compiler:
           Compile time option to select between ASAP (bare bone memory),
           ASAP-IT (memory with integrated test) & STAR (memory with
           integrated test & repair). License needed for STAR.
           
     5) BIST interface:
           Integrated test logic to facilitate at-speed memory BIST & high-speed
           scan testing.
           
     6) Bit-write feature:
           User can selectively write to individual bits during a memory write
           cycle.
           


 
 



Port Name     Pin Capacitance	 Description
---------     --------------	 ----------   

Output Ports:
------------


RSCOUT           0.003 pf      Reconfiguration register Scan Output. This is the pin used
                               to output the Reconfiguration register Scan bit. 

QB  [71:0]       0.003 pf      Data Output bus. It outputs the contents of
                               the memory location addressed by the Address
                               Input signals.






Input Ports:
------------


ADRA  [6:0]      0.001 pf      Address Input. Port A address input
                               is used to address the location to be
                               written during the write cycle.

DA  [71:0]       0.000 pf      Data Input. The data input bus used to write
                               the data into the memory location specified
                               by address input port during the write cycle.

WEA              0.002 pf      Write Enable Input. When the Write Enable
                               input is Logic High, the memory is in
                               the write cycle. When the Write Enable input
                               is logic Low , the memory is disabled.

MEA              0.001 pf      Memory enable input. When the memory enable
                               input is Logic High,the memory is enabled
                               and write operations can be performed.
                               When memory Enable input is logic Low ,
                               the memory is deactivated.

RSCIN            0.003 pf      Reconfiguration register Scan Input. This is the Input pin
                               used to input the Redundancy Scan bit. 

RSCEN            0.003 pf      Reconfiguration register Scan Enable Input. This is the Input
                               pin used to enable the Redundancy Scanning. 

RSCRST           0.003 pf      Reconfiguration register asynchronous Reset Input. This pin is used
                               for clearing the scan register.

RSCLK            0.002 pf      Scan Clock for Reconfiguration register.

FISO             0.002 pf      Reconfiguration register isolation.

CLKA             0.002 pf      Clock Input. This is the external clock for
                               the memory.

TEST1A           0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Test pin to bypass self-timed circuit.The
                               external clock controls the read and write
                               control signals.

RMEA             0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Write margin Enable Input.This selects 
                               between the default Write margin setting, and the 
                               external pin Write margin setting.

RMA  [3:0]       0.000 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Write margin Input. This input is used for
                               setting the Write margin. It programs the
                               sense amp differential setting and allows
                               the trade-off between speed and robustness.
     
                               RMA[2:0] = 3'b000 is the slowest possible mode of
                               operation for the memory. This setting is required
                               for VDDMIN operation.
     
                               RMA[2:0] values control access time & cycle time of
                               the memory. Refer to the timing table for more
                               details.
     
                               RMA[3] pin is a spare pin and is unused in this design.

LS               0.005 pf      Light Sleep Input. When this pin is active
                               then memory goes into low leakage mode,
                               there is no change in the output state.

ADRB  [6:0]      0.001 pf      Address Input. Port B address input
                               is used to address the location to be
                               read during the read cycle.

MEB              0.001 pf      Memory enable input. When the memory enable
                               input is Logic High,the memory is enabled
                               and read operations can be performed.
                               When memory Enable input is logic Low ,
                               the memory is deactivated.

CLKB             0.002 pf      Clock Input. This is the external clock for
                               the memory.

TEST1B           0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Test pin to bypass self-timed circuit.The
                               external clock controls the read and write
                               control signals.

RMEB             0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read margin Enable Input.This selects 
                               between the default Read margin setting, and the 
                               external pin Read margin setting.

RMB  [3:0]       0.000 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read margin Input. This input is used for
                               setting the Read margin. It programs the
                               sense amp differential setting and allows
                               the trade-off between speed and robustness.
     
                               RMB[2:0] = 3'b000 is the slowest possible mode of
                               operation for the memory. This setting is required
                               for VDDMIN operation.
     
                               RMB[2:0] values control access time & cycle time of
                               the memory. Refer to the timing table for more
                               details.
     
                               RMB[3] pin is for debug mode only.
                               It is used to disable the keeper on Read Bitline in the design.







PIN CAPACITANCE
===============

#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#
#Pin Name         |ffgs_ccb0p88vn40c|tt0p8v25c|ssgs_ccw0p72v125c|ssgs_ccw0p72vn40c|ffgs_ccb0p88v125c|tt0p8v85c|ssgs_ccw0p72v0c|ffgs_ccb0p88v0c|tt0p9v25c|tt0p9v85c|ssgs_ccw0p81v125c|ssgs_ccw0p81vn40c|ssgs_ccw0p81v0c|ffgs_ccb0p99vn40c|ffgs_ccb0p99v125c|ffgs_ccb0p99v0c|ffgs0p88v125c|ffgs0p99v125c#
#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#
#ADRA  [6:0]      |0.000757         |0.000718 |0.000681         |0.000660         |0.000758         |0.000723 |0.000663       |0.000758       |0.000746 |0.000748 |0.000708         |0.000695         |0.000696       |0.000782         |0.000777         |0.000782       |0.000757     |0.000777     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#DA  [71:0]       |0.000471         |0.000447 |0.000429         |0.000416         |0.000479         |0.000451 |0.000414       |0.000469       |0.000465 |0.000468 |0.000445         |0.000435         |0.000432       |0.000489         |0.000493         |0.000486       |0.000478     |0.000493     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#WEA              |0.001707         |0.001669 |0.001626         |0.001637         |0.001685         |0.001657 |0.001597       |0.001672       |0.001689 |0.001676 |0.001645         |0.001660         |0.001619       |0.001728         |0.001701         |0.001691       |0.001683     |0.001703     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#MEA              |0.001333         |0.001294 |0.001262         |0.001254         |0.001328         |0.001296 |0.001242       |0.001322       |0.001317 |0.001316 |0.001283         |0.001280         |0.001268       |0.001356         |0.001345         |0.001343       |0.001327     |0.001347     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCIN            |0.002603         |0.002571 |0.002565         |0.002561         |0.002597         |0.002587 |0.002510       |0.002556       |0.002585 |0.002589 |0.002575         |0.002578         |0.002516       |0.002613         |0.002605         |0.002572       |0.002602     |0.002601     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCEN            |0.002680         |0.002658 |0.002650         |0.002646         |0.002676         |0.002667 |0.002609       |0.002653       |0.002667 |0.002669 |0.002657         |0.002659         |0.002621       |0.002688         |0.002683         |0.002666       |0.002679     |0.002688     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCRST           |0.002883         |0.002833 |0.002808         |0.002818         |0.002862         |0.002842 |0.002781       |0.002857       |0.002851 |0.002849 |0.002823         |0.002840         |0.002800       |0.002899         |0.002873         |0.002876       |0.002868     |0.002871     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCLK            |0.002315         |0.002297 |0.002284         |0.002275         |0.002318         |0.002305 |0.002236       |0.002292       |0.002305 |0.002308 |0.002294         |0.002288         |0.002251       |0.002327         |0.002327         |0.002304       |0.002320     |0.002323     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#FISO             |0.002040         |0.002015 |0.002015         |0.002008         |0.002041         |0.002034 |0.001968       |0.002013       |0.002027 |0.002034 |0.002025         |0.002024         |0.001981       |0.002048         |0.002047         |0.002028       |0.002047     |0.002092     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#CLKA             |0.002209         |0.002140 |0.002078         |0.002070         |0.002192         |0.002140 |0.002072       |0.002209       |0.002176 |0.002170 |0.002111         |0.002115         |0.002109       |0.002246         |0.002223         |0.002245       |0.002201     |0.002232     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#TEST1A           |0.002214         |0.002185 |0.002170         |0.002159         |0.002214         |0.002186 |0.002111       |0.002175       |0.002200 |0.002206 |0.002186         |0.002183         |0.002131       |0.002236         |0.002232         |0.002192       |0.002218     |0.002226     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RMEA             |0.001700         |0.001675 |0.001657         |0.001658         |0.001691         |0.001675 |0.001641       |0.001685       |0.001689 |0.001684 |0.001667         |0.001672         |0.001655       |0.001712         |0.001703         |0.001699       |0.001693     |0.001708     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RMA  [3:0]       |0.000329         |0.000328 |0.000327         |0.000326         |0.000329         |0.000328 |0.000367       |0.000385       |0.000327 |0.000328 |0.000327         |0.000325         |0.000369       |0.000328         |0.000329         |0.000389       |0.000331     |0.000399     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#LS               |0.005388         |0.005244 |0.005104         |0.005158         |0.005290         |0.005217 |0.005070       |0.005307       |0.005312 |0.005276 |0.005165         |0.005236         |0.005145       |0.005459         |0.005342         |0.005374       |0.005291     |0.005346     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#ADRB  [6:0]      |0.000757         |0.000718 |0.000681         |0.000660         |0.000758         |0.000723 |0.000663       |0.000758       |0.000746 |0.000748 |0.000708         |0.000695         |0.000696       |0.000782         |0.000777         |0.000782       |0.000757     |0.000777     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#MEB              |0.001333         |0.001294 |0.001262         |0.001254         |0.001328         |0.001296 |0.001242       |0.001322       |0.001317 |0.001316 |0.001283         |0.001280         |0.001268       |0.001356         |0.001345         |0.001343       |0.001327     |0.001347     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#CLKB             |0.002209         |0.002140 |0.002078         |0.002070         |0.002192         |0.002140 |0.002072       |0.002209       |0.002176 |0.002170 |0.002111         |0.002115         |0.002109       |0.002246         |0.002223         |0.002245       |0.002201     |0.002232     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#TEST1B           |0.002214         |0.002185 |0.002170         |0.002159         |0.002214         |0.002186 |0.002111       |0.002175       |0.002200 |0.002206 |0.002186         |0.002183         |0.002131       |0.002236         |0.002232         |0.002192       |0.002218     |0.002226     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RMEB             |0.001700         |0.001675 |0.001657         |0.001658         |0.001691         |0.001675 |0.001641       |0.001685       |0.001689 |0.001684 |0.001667         |0.001672         |0.001655       |0.001712         |0.001703         |0.001699       |0.001693     |0.001708     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RMB  [3:0]       |0.000329         |0.000328 |0.000327         |0.000326         |0.000329         |0.000328 |0.000367       |0.000385       |0.000327 |0.000328 |0.000327         |0.000325         |0.000369       |0.000328         |0.000329         |0.000389       |0.000331     |0.000399     #
#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#

Note: The above capacitance values are in "pf"


Logic Truth Table (Memory Function Truth Table)
=============================================

(The Tables below show the Active High Control Signal Option)

#===========+====+====+===+===+===+=========+============#
# Function  |CLKA|CLKB|MEA|MEB|WEA|DA       |QB          #
#===========+====+====+===+===+===+=========+============#
#  Idle     |L   |L   |X  |X  |X  |X        |Q-1         #
#-----------+----+----+---+---+---+---------+------------#
#  Disabled |H   |H   |L  |L  |X  |X        |Q-1         #
#-----------+----+----+---+---+---+---------+------------#
#  Read     |X   |H   |X  |H  |X  |X        |Q           #
#-----------+----+----+---+---+---+---------+------------#
#  Write    |H   |X   |H  |X  |H  |Data-in  |Q-1         #
#===========+====+====+===+===+===+=========+============#

Note:

Negedge(1->0) of RSCRST(FISO=0) is necessary prior to start of normal memory operation(read/write).
Q-1  :  Remain the same state from previous cycle
Q    :  Output with no clk latency



A. Dual port Contention Issue ( Port A address equal to port B address )
========================================================================

Following table shows the dual port contention issue when the address
of port A is same as the address of port B -- CLKA is within Tcsep(CLKB)
and CLKA=CLKB.

#========+========+=========+=========+=============# 
# Port A | Port B |DA       |QB       |Memory State #
#========+========+=========+=========+=============#
# Write  |  Read  |DA       |Unknown* |Mem[a]<=DA   #
#========+========+=========+=========+=============# 


B. Dual port Contention Issue ( Port A address not equal to port B address )
==================================================================

Following table shows the dual port memory behavior when the address
of port A is not equal to the address of port B -- irrespective of CLKA
is within Tcsep(CLKB) or not.


#========+========+=========+=========+=============#
# Port A | Port B |DA       |QB       |Memory State #
#========+========+=========+=========+=============#
# Write  |  Read  |DA       |Mem[b]   |Mem[a]<=DA   #
#========+========+=========+=========+=============# 


Note:

 QB = Unknown*  = (X & (Mem[b]^DA))^Mem[b]
 Mem[b] = Data in memory array at ADRA/ADRB
 During the operation when read and write addresses are equal and bit writes are used,
  a valid read will occur when Mem[b] data bits and DA data bits are same.
  Those output bits will be corrupted for which different data is being written.


Logic Truth Table (Redundancy Scan Mode)
=========================================

#============+=======+=======+============+=====+=========+======#
# Function   |RSCLK  |RSCEN  |RSCIN       |ME   |RSCRST   |FISO  #
#============+=======+=======+============+=====+=========+======#
# Normal     |X      |X      |X           |H    |X        |H     #
#------------+-------+-------+------------+-----+---------+------#
# Normal     |X*     |X      |X           |H    |L        |L     #
#------------+-------+-------+------------+-----+---------+------#
# Normal     |X      |L      |X           |H    |L        |L     #
#------------+-------+-------+------------+-----+---------+------#
# Scan       |L->H   |H      |Fuse_Data   |X    |L        |L     #
#------------+-------+-------+------------+-----+---------+------#
# Reset      |X      |X      |X           |X    |H        |L     #
#============+=======+=======+============+=====+=========+======#

Note: *RSCLK is not running and is held at either H or L.

Logic Truth Table(Power Mode)
=============================

#===============+=======+=====+======+=====+===================================#
# Mode          |ME     |LS   |RM3   |QB   |Comments                           #
#===============+=======+=====+======+=====+===================================#
# Normal        |0/1    |0    |0*    |Q-1  |Normal mode                        #
#---------------+-------+-----+------+-----+-----------------------------------#
# Light Sleep   |0/1    |1    |0/1   |Q-1  |Xdec power gate,source bias        #
#===============+=======+=====+======+=====+===================================#

Note : 
* RM3 should be set to "0" in functional mode. 
Q-1 = Memory output remains the same state from previous cycle. 


RM3 Pin Logic Truth Table
========================

#==================+=======#
# Mode             |RM3    #
#==================+=======#
# Functional       |0*     #
#------------------+-------#
# Light Sleep (LS) |0/1    #
#==================+=======#


 Note: *In RM3 truth table, pin RM3 should be set to zero in Functional mode.
Hazard Information :

Read/Write:

Mode            ME              WE              ADR             DI              Memory  Q
read            High            -               -               -               NC      Valid
write           High            -               -               -               Data-In NC
read            High            -               -               Violation       NC      Valid
write           High            -               -               Violation       CCL     NC
read            High            -               Violation       -               NC      X
write           High            -               Violation       -               CEM     NC
write           High            -               Violation       Violation       CEM     NC
write           High            Violation       -               -               CCL     NC
write           High            Violation       -               Violation       CCL     NC
write           High            Violation       Violation       -               CEM     NC
write           High            Violation       Violation       Violation       CEM     NC
read            Violation       -               -               -               NC      X
write           Violation       -               -               -               CEM     NC
read/write      Low              -               -               -               NC      NC

Clock violations:


Mode            Violation              ME          Memory  Q
read            Clock Cycle Width      Low/High    NC      X
read            Clock High Pulse Width Low/High    NC      X
read            Clock Low Pulse Width  Low/High    NC      X
write           Clock Cycle Width      Low/High    CEM     NC
write           Clock High Pulse Width Low/High    CEM     NC
write           Clock Low Pulse Width  Low/High    CEM     NC


Note:
     ME   - Pin ME
     WE   - Pin WE
     DI   - Pin D
     ADR  - Pin ADR
     Q    - Pin Q
     NC   - No Change
     CCL  - Corrupt Current Location
     CEM  - Corrupt Entire Memory
     WE is High during Write Mode.


Operating Conditions
====================

#===================+==============+============+================#
# PVT corner        |Process       |Voltage(v)  |Temperature(C)  #
#===================+==============+============+================#
# ffgs_ccb0p88vn40c |FFGS_CCB      |0.88        |-40             #
#-------------------+--------------+------------+----------------#
# tt0p8v25c         |TT            |0.8         |25              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72v125c |SSGS_CCW      |0.72        |125             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72vn40c |SSGS_CCW      |0.72        |-40             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p88v125c |FFGS_CCB      |0.88        |125             #
#-------------------+--------------+------------+----------------#
# tt0p8v85c         |TT            |0.8         |85              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72v0c   |SSGS_CCW      |0.72        |0               #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p88v0c   |FFGS_CCB      |0.88        |0               #
#-------------------+--------------+------------+----------------#
# tt0p9v25c         |TT            |0.9         |25              #
#-------------------+--------------+------------+----------------#
# tt0p9v85c         |TT            |0.9         |85              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81v125c |SSGS_CCW      |0.81        |125             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81vn40c |SSGS_CCW      |0.81        |-40             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81v0c   |SSGS_CCW      |0.81        |0               #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99vn40c |FFGS_CCB      |0.99        |-40             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99v125c |FFGS_CCB      |0.99        |125             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99v0c   |FFGS_CCB      |0.99        |0               #
#-------------------+--------------+------------+----------------#
# ffgs0p88v125c     |FFGS          |0.88        |125             #
#-------------------+--------------+------------+----------------#
# ffgs0p99v125c     |FFGS          |0.99        |125             #
#===================+==============+============+================#


 
Timing Characterization
===================

Timing tables are based on 7 input slew rates and 7 output
loads. Path delays are modeled with 7x7 tables, based upon
7 output  loads and 7 input slew rates . Setup and Hold
timing is modeled with 7x7 tables, based upon 7 clock slew
rates and 7 signal slew rates.Slew rates are measured from
30.0% to 70.0%, extrapolated to 10% to 90% of the power supply.
All timing is measured from a logic  threshold  at 50% of the
power supply.  Timing is evaluated at three timing conditions
to produce three timing libraries with worst, typical and best
case timing.

Look Up Table (7x7)
===================

#==========================+======+======+======+======+======+======+======#
#       Index              |   1  |   2  |   3  |   4  |   5  |   6  |   7  #
#==========================+======+======+======+======+======+======+======#
# Input Slope (ns)         | 0.004| 0.050| 0.100| 0.200| 0.500| 0.750| 1.000#
#--------------------------+------+------+------+------+------+------+------#
#   Output Load(pF)        | 0.001| 0.020| 0.050| 0.100| 0.250| 0.300| 0.350#
#==========================+======+======+======+======+======+======+======#


 
Read and Write Cycle Timings
=================================================

#===========================================+============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Description                               |Symbol      |Condition| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#===========================================+============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RSCRST High Cycle Width                   |Trrst       |   Min.  |0.069             |0.084     |0.113             |0.120             |0.072             |0.085     |0.118           |0.069           |0.073     |0.074     |0.094             |0.094             |0.094           |0.061             |0.067             |0.062           |0.072         |0.067         # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK Low Cycle Width                     |Trclkl      |   Min.  |0.307             |0.404     |0.560             |0.601             |0.324             |0.404     |0.591           |0.312           |0.340     |0.345     |0.459             |0.465             |0.465           |0.269             |0.294             |0.276           |0.337         |0.306         # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK High Cycle Width                    |Trclkh      |   Min.  |0.123             |0.162     |0.224             |0.240             |0.130             |0.162     |0.236           |0.125           |0.136     |0.138     |0.184             |0.186             |0.186           |0.108             |0.118             |0.110           |0.135         |0.123         # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK Cycle Time                          |Trclkc      |   Min.  |0.430             |0.566     |0.784             |0.841             |0.454             |0.565     |0.827           |0.437           |0.476     |0.484     |0.643             |0.651             |0.652           |0.377             |0.411             |0.386           |0.471         |0.429         # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK Low Cycle Width(TEST1 = 0)            |Tcl         |   Min.  |0.069             |0.090     |0.122             |0.126             |0.077             |0.090     |0.125           |0.070           |0.077     |0.079     |0.104             |0.098             |0.099           |0.060             |0.070             |0.063           |0.078         |0.071         # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK Low Cycle Width(TEST1 = 1)            |Tcltest1    |   Min.  |0.207             |0.276     |0.378             |0.405             |0.222             |0.277     |0.393           |0.210           |0.231     |0.234     |0.311             |0.312             |0.314           |0.181             |0.204             |0.187           |0.232         |0.212         # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK High Cycle Width(TEST1 = 0)           |Tch         |   Min.  |0.054             |0.072     |0.096             |0.100             |0.058             |0.073     |0.100           |0.055           |0.063     |0.064     |0.082             |0.081             |0.082           |0.048             |0.053             |0.049           |0.063         |0.057         # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK High Cycle Width(TEST1 = 1)           |Tchtest1    |   Min.  |0.237             |0.318     |0.436             |0.468             |0.254             |0.319     |0.455           |0.241           |0.266     |0.269     |0.357             |0.359             |0.361           |0.207             |0.233             |0.213           |0.266         |0.243         # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK Cycle Time(RME = 0)                   |Tcc         |   Min.  |0.365             |0.462     |0.650             |0.668             |0.404             |0.471     |0.663           |0.376           |0.385     |0.398     |0.530             |0.506             |0.512           |0.320             |0.366             |0.331           |0.400         |0.357         # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK to RSCOUT Delay                     |Trclkrout   |   Max.  |0.119             |0.158     |0.219             |0.236             |0.126             |0.158     |0.232           |0.121           |0.133     |0.135     |0.180             |0.182             |0.182           |0.105             |0.114             |0.107           |0.131         |0.119         # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS active to memory                       |Tlsi        |   Max.  |0.121             |0.151     |0.205             |0.212             |0.132             |0.153     |0.211           |0.126           |0.129     |0.133     |0.172             |0.168             |0.170           |0.108             |0.120             |0.112           |0.130         |0.118         #
# low-leakage state                         |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLKB rise to QB Delay(RMEB = 0;TEST1B = 0)|Tcq         |   Max.  |0.207             |0.276     |0.378             |0.405             |0.222             |0.277     |0.393           |0.210           |0.231     |0.234     |0.311             |0.312             |0.314           |0.181             |0.204             |0.187           |0.232         |0.212         # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# QB hold time after                        |Tcqtest1x   |   Min.  |0.133             |0.164     |0.223             |0.233             |0.142             |0.166     |0.230           |0.134           |0.142     |0.145     |0.186             |0.186             |0.186           |0.118             |0.129             |0.121           |0.141         |0.129         #
# CLKB rises (TEST1B = 1)                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# QB hold time after                        |Tcqx        |   Min.  |0.133             |0.164     |0.223             |0.233             |0.142             |0.166     |0.230           |0.134           |0.142     |0.145     |0.186             |0.186             |0.186           |0.118             |0.129             |0.121           |0.141         |0.129         #
# CLKB rises (RMEB = 0;TEST1B = 0)          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLKB to QB Delay(TEST1B = 1)              |Tcqtest1    |   Max.  |0.207             |0.276     |0.378             |0.405             |0.222             |0.277     |0.393           |0.210           |0.231     |0.234     |0.311             |0.312             |0.314           |0.181             |0.204             |0.187           |0.232         |0.212         # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ADR  setup time                           |Tac         |   Min.  |0.050             |0.065     |0.088             |0.093             |0.055             |0.066     |0.093           |0.051           |0.055     |0.055     |0.073             |0.071             |0.071           |0.045             |0.049             |0.046           |0.055         |0.050         #
# before CLK rises                          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ADR hold time                             |Tcax        |   Min.  |0.083             |0.102     |0.135             |0.137             |0.090             |0.104     |0.137           |0.084           |0.088     |0.089     |0.111             |0.110             |0.111           |0.074             |0.082             |0.076           |0.090         |0.082         #
# after CLK rises                           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# DA  setup time                            |Tdc         |   Min.  |-0.008            |-0.000    |0.006             |0.013             |-0.009            |-0.002    |0.011           |-0.008          |-0.004    |-0.005    |0.001             |0.004             |0.004           |-0.010            |-0.011            |-0.010          |-0.006        |-0.008        #
# before CLKA rises                         |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# DA hold time                              |Tcdx        |   Min.  |0.088             |0.108     |0.142             |0.142             |0.097             |0.109     |0.142           |0.089           |0.093     |0.095     |0.118             |0.117             |0.117           |0.080             |0.088             |0.082           |0.095         |0.088         #
# after CLKA rises                          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# WEA  setup time                           |Twc         |   Min.  |0.045             |0.059     |0.081             |0.083             |0.050             |0.059     |0.083           |0.046           |0.051     |0.051     |0.068             |0.065             |0.065           |0.039             |0.045             |0.040           |0.051         |0.046         #
# before CLKA rises                         |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# WEA hold time                             |Tcwx        |   Min.  |0.022             |0.030     |0.042             |0.042             |0.024             |0.030     |0.043           |0.023           |0.026     |0.027     |0.034             |0.034             |0.035           |0.020             |0.022             |0.020           |0.026         |0.024         #
# after CLKA rises                          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ME  setup time                            |Tmc         |   Min.  |0.045             |0.059     |0.081             |0.083             |0.050             |0.059     |0.083           |0.046           |0.051     |0.051     |0.068             |0.065             |0.065           |0.039             |0.045             |0.040           |0.051         |0.046         #
# before CLK rises                          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ME hold time                              |Tcmx        |   Min.  |0.019             |0.027     |0.039             |0.038             |0.021             |0.028     |0.038           |0.019           |0.023     |0.023     |0.032             |0.030             |0.030           |0.017             |0.019             |0.017           |0.024         |0.021         #
# after CLK rises                           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCIN  setup time                         |Trinc       |   Min.  |0.057             |0.072     |0.095             |0.100             |0.060             |0.073     |0.099           |0.058           |0.062     |0.063     |0.079             |0.079             |0.080           |0.050             |0.054             |0.051           |0.062         |0.057         #
# before RSCLK rises                        |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCIN hold time                           |Tcrinx      |   Min.  |0.063             |0.084     |0.119             |0.120             |0.070             |0.086     |0.120           |0.064           |0.072     |0.073     |0.098             |0.095             |0.096           |0.056             |0.063             |0.058           |0.074         |0.066         #
# after RSCLK rises                         |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCEN  setup time                         |Trenc       |   Min.  |0.057             |0.072     |0.095             |0.100             |0.060             |0.073     |0.099           |0.058           |0.062     |0.063     |0.079             |0.079             |0.080           |0.050             |0.054             |0.051           |0.062         |0.057         #
# before RSCLK rises                        |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCEN hold time                           |Tcrenx      |   Min.  |0.063             |0.084     |0.119             |0.120             |0.070             |0.086     |0.120           |0.064           |0.072     |0.073     |0.098             |0.095             |0.096           |0.056             |0.063             |0.058           |0.074         |0.066         #
# after RSCLK rises                         |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# FISO  setup time                          |Trenc       |   Min.  |0.057             |0.072     |0.095             |0.100             |0.060             |0.073     |0.099           |0.058           |0.062     |0.063     |0.079             |0.079             |0.080           |0.050             |0.054             |0.051           |0.062         |0.057         #
# before RSCLK rises                        |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# FISO hold time                            |Tcrenx      |   Min.  |0.063             |0.084     |0.119             |0.120             |0.070             |0.086     |0.120           |0.064           |0.072     |0.073     |0.098             |0.095             |0.096           |0.056             |0.063             |0.058           |0.074         |0.066         #
# after RSCLK rises                         |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST1  setup time                         |Tt1c        |   Min.  |0.050             |0.065     |0.088             |0.093             |0.055             |0.066     |0.093           |0.051           |0.055     |0.055     |0.073             |0.071             |0.071           |0.045             |0.049             |0.046           |0.055         |0.050         #
# before CLK rises                          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST1 hold time                           |Tct1x       |   Min.  |0.352             |0.446     |0.628             |0.646             |0.390             |0.455     |0.642           |0.363           |0.371     |0.383     |0.511             |0.489             |0.494           |0.309             |0.353             |0.320           |0.386         |0.344         #
# after CLK falls                           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RME  setup time                           |Trmec       |   Min.  |0.137             |0.178     |0.241             |0.256             |0.146             |0.178     |0.252           |0.138           |0.149     |0.149     |0.196             |0.196             |0.196           |0.118             |0.130             |0.122           |0.148         |0.133         #
# before CLK rises                          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RME hold time                             |Tcrmex      |   Min.  |0.083             |0.102     |0.135             |0.137             |0.090             |0.104     |0.137           |0.084           |0.088     |0.089     |0.111             |0.110             |0.111           |0.074             |0.082             |0.076           |0.090         |0.082         #
# after CLK rises                           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[1:0]  setup time                       |Trmc        |   Min.  |0.137             |0.178     |0.241             |0.256             |0.146             |0.178     |0.252           |0.138           |0.149     |0.149     |0.196             |0.196             |0.196           |0.118             |0.130             |0.122           |0.148         |0.133         #
# before CLK rises                          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[2]  setup time                         |Trm2c       |   Min.  |0.051             |0.069     |0.095             |0.103             |0.054             |0.070     |0.102           |0.051           |0.058     |0.058     |0.079             |0.078             |0.079           |0.044             |0.049             |0.045           |0.057         |0.051         #
# before CLK rises                          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[3]  setup time                         |Trm3c       |   Min.  |0.083             |0.109     |0.149             |0.153             |0.092             |0.109     |0.152           |0.084           |0.094     |0.095     |0.126             |0.119             |0.120           |0.072             |0.084             |0.075           |0.094         |0.086         #
# before CLK rises                          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[1:0] hold time                         |Tcrmx       |   Min.  |0.083             |0.102     |0.135             |0.137             |0.090             |0.104     |0.137           |0.084           |0.088     |0.089     |0.111             |0.110             |0.111           |0.074             |0.082             |0.076           |0.090         |0.082         #
# after CLK rises                           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[2] hold time                           |Tcrm2x      |   Min.  |0.371             |0.471     |0.662             |0.681             |0.411             |0.480     |0.677           |0.383           |0.393     |0.405     |0.540             |0.516             |0.522           |0.326             |0.372             |0.337           |0.408         |0.363         #
# after CLK rises                           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[3] hold time                           |Tcrm3x      |   Min.  |0.371             |0.471     |0.662             |0.681             |0.411             |0.480     |0.677           |0.383           |0.393     |0.405     |0.540             |0.516             |0.522           |0.326             |0.372             |0.337           |0.408         |0.363         #
# after CLK rises                           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS rise setup time                        |Trlsc       |   Min.  |0.037             |0.045     |0.061             |0.063             |0.039             |0.044     |0.064           |0.037           |0.037     |0.038     |0.049             |0.049             |0.050           |0.032             |0.035             |0.032           |0.037         |0.033         #
# before CLK rises                          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS fall setup time                        |Tflsc       |   Min.  |0.102             |0.142     |0.196             |0.214             |0.111             |0.142     |0.210           |0.104           |0.120     |0.121     |0.164             |0.166             |0.164           |0.088             |0.100             |0.091           |0.120         |0.109         #
# before CLK rises                          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS hold time                              |Tlsx        |   Min.  |0.061             |0.081     |0.109             |0.113             |0.066             |0.082     |0.113           |0.062           |0.070     |0.072     |0.092             |0.091             |0.092           |0.054             |0.059             |0.055           |0.071         |0.064         #
# after CLK rises                           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCEN recovery                    |Trenclkrec  |   Min.  |2.595             |3.474     |4.885             |5.224             |2.714             |3.494     |5.172           |2.638           |2.907     |2.945     |3.993             |4.024             |4.030           |2.223             |2.426             |2.268           |2.833         |2.547         #
# w.r.t Posedge CLKA                        |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCEN recovery                    |Trenclkrec  |   Min.  |2.595             |3.474     |4.885             |5.224             |2.714             |3.494     |5.172           |2.638           |2.907     |2.945     |3.993             |4.024             |4.030           |2.223             |2.426             |2.268           |2.833         |2.547         #
# w.r.t Posedge CLKB                        |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCRST recovery                   |Trrstrclkrec|   Min.  |2.503             |3.347     |4.705             |5.030             |2.618             |3.367     |4.980           |2.544           |2.803     |2.839     |3.847             |3.877             |3.881           |2.145             |2.342             |2.187           |2.731         |2.455         #
# w.r.t Posedge RSCLK                       |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCRST recovery                   |Trrstclkrec |   Min.  |2.552             |3.408     |4.785             |5.112             |2.669             |3.428     |5.063           |2.594           |2.857     |2.893     |3.915             |3.944             |3.949           |2.188             |2.390             |2.232           |2.784         |2.507         #
# w.r.t Posedge CLKA                        |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCRST recovery                   |Trrstclkrec |   Min.  |2.552             |3.408     |4.785             |5.112             |2.669             |3.428     |5.063           |2.594           |2.857     |2.893     |3.915             |3.944             |3.949           |2.188             |2.390             |2.232           |2.784         |2.507         #
# w.r.t Posedge CLKB                        |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Posedge RSCLK recovery                    |Trclkclkrec |   Min.  |2.595             |3.474     |4.885             |5.224             |2.714             |3.494     |5.172           |2.638           |2.907     |2.945     |3.993             |4.024             |4.030           |2.223             |2.426             |2.268           |2.833         |2.547         #
# w.r.t Posedge CLKA                        |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Posedge RSCLK recovery                    |Trclkclkrec |   Min.  |2.595             |3.474     |4.885             |5.224             |2.714             |3.494     |5.172           |2.638           |2.907     |2.945     |3.993             |4.024             |4.030           |2.223             |2.426             |2.268           |2.833         |2.547         #
# w.r.t Posedge CLKB                        |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Posedge CLKA recovery                     |Tcsep       |   Min.  |0.371             |0.471     |0.662             |0.681             |0.411             |0.480     |0.677           |0.383           |0.393     |0.405     |0.540             |0.516             |0.522           |0.326             |0.372             |0.337           |0.408         |0.363         #
# w.r.t Posedge CLKB                        |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Posedge CLKB recovery                     |Tcsep       |   Min.  |0.371             |0.471     |0.662             |0.681             |0.411             |0.480     |0.677           |0.383           |0.393     |0.405     |0.540             |0.516             |0.522           |0.326             |0.372             |0.337           |0.408         |0.363         #
# w.r.t Posedge CLKA                        |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#-------------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#


Note: In the above table, only those pin names contain suffix which either exist for only one port or have a timing arc specific to a port.

Read and Write Cycle Timing based on RME & RM pins
===========================================================

#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Condition               |Description       |Symbol        |Condition| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 01XX |CLK Cycle Time    |Tccfaster     |Min.     |0.322             |0.416     |0.586             |0.622             |0.347             |0.419     |0.610           |0.329           |0.349     |0.355     |0.477             |0.473             |0.477           |0.282             |0.317             |0.289           |0.348         |0.312         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLKB to QB Delay  |Tcqfaster     |Max.     |0.203             |0.269     |0.369             |0.395             |0.218             |0.271     |0.383           |0.206           |0.226     |0.229     |0.304             |0.305             |0.306           |0.177             |0.201             |0.183           |0.228         |0.208         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |QB hold time after|Tcqfasterx    |Min.     |0.133             |0.164     |0.223             |0.233             |0.142             |0.166     |0.230           |0.134           |0.142     |0.145     |0.186             |0.186             |0.186           |0.118             |0.129             |0.121           |0.141         |0.129         #
#                         |CLKB rises        |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0011 |CLK Cycle Time    |Tccfast       |Min.     |0.328             |0.424     |0.597             |0.634             |0.354             |0.427     |0.622           |0.335           |0.355     |0.362     |0.487             |0.482             |0.486           |0.288             |0.323             |0.295           |0.355         |0.318         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLKB to QB Delay  |Tcqfast       |Max.     |0.205             |0.273     |0.374             |0.400             |0.220             |0.274     |0.388           |0.208           |0.229     |0.232     |0.307             |0.308             |0.310           |0.179             |0.203             |0.185           |0.230         |0.210         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |QB hold time after|Tcqfastx      |Min.     |0.133             |0.164     |0.223             |0.233             |0.142             |0.166     |0.230           |0.134           |0.142     |0.145     |0.186             |0.186             |0.186           |0.118             |0.129             |0.121           |0.141         |0.129         #
#                         |CLKB rises        |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0010 |CLK Cycle Time    |Tccdef        |Min.     |0.365             |0.462     |0.650             |0.668             |0.404             |0.471     |0.663           |0.376           |0.385     |0.398     |0.530             |0.506             |0.512           |0.320             |0.366             |0.331           |0.400         |0.357         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLKB to QB Delay  |Tcqdef        |Max.     |0.207             |0.276     |0.378             |0.405             |0.222             |0.277     |0.393           |0.210           |0.231     |0.234     |0.311             |0.312             |0.314           |0.181             |0.204             |0.187           |0.232         |0.212         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |QB hold time after|Tcqdefx       |Min.     |0.133             |0.164     |0.223             |0.233             |0.142             |0.166     |0.230           |0.134           |0.142     |0.145     |0.186             |0.186             |0.186           |0.118             |0.129             |0.121           |0.141         |0.129         #
#                         |CLKB rises        |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0001 |CLK Cycle Time    |Tccslow       |Min.     |0.470             |0.619     |0.903             |0.952             |0.524             |0.632     |0.937           |0.482           |0.512     |0.527     |0.718             |0.715             |0.721           |0.406             |0.460             |0.420           |0.517         |0.466         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLKB to QB Delay  |Tcqslow       |Max.     |0.215             |0.289     |0.396             |0.426             |0.231             |0.290     |0.413           |0.219           |0.241     |0.244     |0.324             |0.326             |0.328           |0.188             |0.212             |0.194           |0.242         |0.221         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |QB hold time after|Tcqslowx      |Min.     |0.133             |0.164     |0.223             |0.233             |0.142             |0.166     |0.230           |0.134           |0.142     |0.145     |0.186             |0.186             |0.186           |0.118             |0.129             |0.121           |0.141         |0.129         #
#                         |CLKB rises        |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0000 |CLK Cycle Time    |Tccvddmin     |Min.     |0.568             |0.762     |1.113             |1.122             |0.647             |0.782     |1.141           |0.595           |0.617     |0.652     |0.885             |0.826             |0.846           |0.492             |0.579             |0.509           |0.659         |0.571         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLKB to QB Delay  |Tcqvddmin     |Max.     |0.215             |0.289     |0.396             |0.426             |0.231             |0.290     |0.413           |0.219           |0.241     |0.244     |0.324             |0.326             |0.328           |0.188             |0.212             |0.194           |0.242         |0.221         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |QB hold time after|Tcqvddminx    |Min.     |0.133             |0.164     |0.223             |0.233             |0.142             |0.166     |0.230           |0.134           |0.142     |0.145     |0.186             |0.186             |0.186           |0.118             |0.129             |0.121           |0.141         |0.129         #
#                         |CLKB rises        |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#



Note:

 1. The data in the above table are specified with no additional load
     on the output pins. To obtain Tcq timing under a specified load (CL)
     use the following equation:

     Tcq with load = Tcq + (Ktd * CL)

 Here, value of Ktd is as per the table below.

#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Description             |Symbol| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Slope ns/pf in the      | Ktd  |0.826             |1.008     |1.262             |1.307             |0.879             |1.017     |1.300           |0.840           |0.879     |0.899     |1.084             |1.059             |1.069           |0.738             |0.809             |0.756           |0.879         |0.808         #
# extrinsic delay         |      |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#


 2. Memory Enable setup time and Address setup time in the above
    table have a minimum value regardless of PVT condition.


 3. The timing in the above table are with TEST1=L.

 4. The timing numbers in above table are in nanoseconds.

 5. There is a removal check corresponding to each recovery check in above
     table with same timing Symbol. 


Read Cycle Timing Waveform
===========================================

                    |<------------ Tcc ------------>|
                    |                               |
          _________ |<--- Tcl  ---->| _____________ |
CLKB               \|               |/             \|
                    |\_____________/|<--- Tch  ---->|\__________
                    |               |               |
                                    |
                                    |
                           |<-Tac ->|
          ________________ | _______|________ | ________________
ADRB                      \|/ADDRESS| VALID  \|/
          ________________/|\_______|________/|\________________
                                    |<-Tcax ->|
                                    |
                                    |
                       |            |            |
                       | ___________|___________ |
MEB                    |/           |           \|
          ____________/|            |            |\_____________
                       |<-- Tmc  -->|<-- Tcmx -->|
                       |            |            |
                                    |<-Tcq  ->|
                                Tcqx|<->|     |
                ____________________|___|_____|________________________
               / / /                |   \ / \ /                    
QB            x-x-x DATA VALID QBi-1     x   x DATA VALID QBi       
               \_\_\________________|___/_\_/_\_________________________


Write Cycle Timing Waveform
=============================


                    |<------------ Tcc ------------>|
                    |                               |
          _________ |<--- Tcl  ---->| _____________ |
CLKA               \|               |/             \|
                    |\_____________/|<--- Tch  ---->|\__________
                    |               |               |
                                    |
                                    |
                           |<-Tac ->|
          ________________ | _______|________ | ________________
ADRA                      \|/ADDRESS| VALID  \|/
          ________________/|\_______|________/|\________________
                                    |<-Tcax ->|
                                    |
                                    |
                       |            |            |
                       | ___________|___________ |
MEA                    |/           |           \|
          ____________/|            |            |\_____________
                       |<-- Tmc  -->|<-- Tcmx -->|
                       |            |            |
                       |            |            |
                       | ___________|___________ |
WEA                    |/           |           \|
          ____________/|            |            |\_____________
                       |<-- Twc  -->|<-- Tcwx -->|
                       |            |            |
                       |            |            |
          _____________| ___________|___________ | _____________
D          \/ \/ \/ \/\|/      DATA  VALID      \|/ \/ \/ \/ \/
          _/\_/\_/\_/\/|\___________|___________/|\_/\_/\_/\_/\_
                       |            |            |
                       |<-- Tdc  -->|<--Tcdx  -->|


Dual Port Contention Waveforms:

Write-Read Cycle Timing Waveform with no contention (ADRA=ADRB)
===============================================================
 CLKA and CLKB are separated by more than or equal to Tcsep
                             _____________                 ________
 CLKA                      |/             \               /
                 _________/|               \_____________/
                           |
                         ->| T >= Tcsep|<-
                           |           |
              _________                | _____________
 CLKB                  \               |/             \
                        \_____________/|               \___________

 ADRA         
          ____   __________|_______   ___________________
              \|/ADR VALID |       \|/
          ____/|\__________|_______/|\___________________
                           |
 MEA/WEA
             ______________|___________
            /              |           \
        ___/               |            \_____________

          __________________   ________|_______   _________________
 ADRB                       \|/ADR VALID       \|/
          __________________/|\________|_______/|\_________________
                                       |
 MEB                    
                         ______________|___________
                        /              |           \
          _____________/               |            \_____________
                                       |<--Tcq-->|
                                   Tcqx|<->|     |
               _ _ ____________________|___|_____|________________
              / / /                    |   \ / \ /
 QB           x-x-x DATA VALID QB(i-1) |    x   x DATA VALID QBi
              \_\_\____________________|___/_\_/_\________________


Write-Read Cycle Timing Waveform with contention (ADRA=ADRB)
============================================================
 CLKA and CLKB are separated by less than Tcsep
                             _____________                 ________
 CLKA                      |/             \               /
                 _________/|               \_____________/
                           |
                         ->| T < Tcsep |<-
                           |           |
              _________                | _____________
 CLKB                  \               |/             \
                        \_____________/|               \___________

 ADRA         
          ____   __________|_______   ___________________
              \|/ADR VALID |       \|/
          ____/|\__________|_______/|\___________________
                           |
 MEA/WEA
             ______________|___________
            /              |           \
        ___/               |            \_____________

          __________________   ________|_______   _________________
 ADRB                       \|/ADR VALID       \|/
          __________________/|\________|_______/|\_________________
                                       |
 MEB                    
                         ______________|___________
                        /              |           \
          _____________/               |            \_____________
                                       |<--Tcq-->|
                                   Tcqx|<->|     |
               _ _ ____________________|___|_____|________________
              / / /                    |   \ / \ /
 QB           x-x-x DATA VALID QB(i-1) |    x   x Unknown Output
              \_\_\____________________|___/_\_/_\________________


Write-Read Cycle Timing Waveform with no contention (ADRA!=ADRB)
================================================================
 CLKA and CLKB may be separated by any timing number "T"
                             _____________                 ________
 CLKA                      |/             \               /
                 _________/|               \_____________/
                           |
                           |<----T---->|
                           |           |
              _________                | _____________
 CLKB                  \               |/             \
                        \_____________/|               \___________

 ADRA         
          ____   __________|_______   ___________________
              \|/ADR_1 VALID       \|/
          ____/|\__________|_______/|\___________________
                           |
 MEA/WEA
             ______________|___________
            /              |           \
        ___/               |            \_____________

          __________________   ________|_______   _________________
 ADRB                       \|/ADR_2 VALID     \|/
          __________________/|\________|_______/|\_________________
                                       |
 MEB                    
                         ______________|___________
                        /              |           \
          _____________/               |            \_____________
                                       |<--Tcq-->|
                                   Tcqx|<->|     |
               _ _ ____________________|___|_____|________________
              / / /                    |   \ / \ /
 QB           x-x-x DATA VALID QB(i-1) |    x   x DATA VALID QBi
              \_\_\____________________|___/_\_/_\________________


Note: The above waveforms of write-read contention will be applicable
      for CLKB to CLKA as shown in the above cases.

Normal Powerup Redundancy Scan Timing
==================================

                       |<-Trrstclkrec-->|                          
                          Trrstrclkrec        
                       |<-------------->|                           
                                    Trenc                | Tcrenx|Trenclkrec
          |<-Trrst  -->|        |<----->|                |<----->|<---->|
          | __________ |        |       |                |       |      | 
RSCRST    |/          \|        |       |                |       |      |
_________/|            |\_______|_______|________________|_______|______| 
                                |       |                |       |      | 
                                | ______|________________|______ |      | 
RSCEN                           |/      |                |      \|      |
_______________________________/|       |                |       |\_____| 
                                |       |                |       |      | 
                                        | _____          | _____ |      | 
CLK                                     |/     \         |/     \|      |/
_______________________________________/|       \__***__/|       |\____/| 
                                        |                |       | 
                                        | _____          | _____ | 
RSCLK                                   |/     \         |/     \|
_______________________________________/|       \__***__/|       |\______ 
                                        |                | 
                                      __|________________|____ 
RSCIN                               |/  |                |    \|
___________________________________/|   |                |     |\______ 
                                    |   |                |     | 
                                --->|   |<---       ---->|     |<---- 
                                    Trinc                Tcrinx 
 
                                        |  | ________ 
RSCOUT                                  |  |/
________________________________________|_/| 
                                    --->|  |<--- 
                                       Trclkrout 
 
 
FISO     
_________________________________________________________________________ 
 




Note:
  The above waveforms are for the case where all control signals are
  active High.

Light Sleep Mode Timing Waveform
================================
 CLK                
          |
          | ______        | ______        | ______     
          |/      \       |/      \       |/      \ 
     ____/|        \__***_/        \_____/|        \
          |               |               |            
 LS                 
      | __|__________ |   |               |             
      |/  |          \|   |               |            
   __/|   |           |\__|___|___________|_________
      |<->|           |<->|<->|           |             
      Trlsc    |      Tflsc Tlsx          |             
      |        |                          |             
      |<-Tlsi->|                          |             
 Q                  
   ________________________________________________
  / / / /                    \ /\ / 	     \ \ \ \
 --x-x-x-x  No Change         x-x-x DATA VALID            
  \_\_\_\____________________/_\/_\__________/_/_/_/

Note:
  1. An alternate solution to avoid memory access during wake-up is to set the MEA/MEB pin to 
     inactive state for at least "Tflsc" time interval after the "LS" falling edge.
 
==========================================================================


Intrinsic Capacitance Information
==================================
#==============+==============================#
# Power Pin    |   Intrinsic Capacitance(pf)  #
#==============+==============================#
# VDD          |   5.089052                   #
#--------------+------------------------------#
# VDDF         |   0.045160                   #
#==============+==============================#


Note : Intrinsic Capacitance in above table is the sum of nwell capacitance and non-switching capacitance.

==========================================================================

Power Dissipation
===================

#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |3.394e-01              |1.318e+00          |3.417e+01              |4.792e-02              |1.650e+02              |1.749e+01          |1.584e-01            |1.212e+00            |2.109e+00          |2.450e+01          |4.668e+01              |9.439e-02              |2.568e-01            |1.607e+00              |2.370e+02              |3.315e+00            |1.650e+02          |2.370e+02          #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |3.856e-01              |1.647e+00          |4.746e+01              |6.655e-02              |1.875e+02              |2.187e+01          |2.200e-01            |1.377e+00            |2.343e+00          |2.722e+01          |5.763e+01              |1.165e-01              |3.170e-01            |1.623e+00              |2.394e+02              |3.348e+00            |1.875e+02          |2.394e+02          #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
  
   Following equation is used to derive the Static Power.
   Static Power = (static power(normal mode) * amf) + (static power(light sleep mode) * (1-amf))
   where amf = Activity Mode Factor (percentage of memory in a non-sleep state) 
   = 20%  (for power sensitive applications) 
   Please use activity mode factor relevant to your application to calculate static power. 
   Refer to Appendix A at the end of the datasheet for Static Power information in different modes.

Power Dissipation(Reconfiguration register)
===========================================

#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |2.711e-03              |1.323e-02          |2.514e-01              |4.171e-04              |1.282e+00              |1.502e-01          |1.478e-03            |1.303e-02            |1.863e-02          |1.850e-01          |2.972e-01              |8.067e-04              |2.206e-03            |8.393e-03              |1.587e+00              |2.505e-02            |1.282e+00          |1.587e+00          #
# (VDDF)              |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |3.081e-03              |1.654e-02          |3.492e-01              |5.792e-04              |1.457e+00              |1.877e-01          |2.052e-03            |1.481e-02            |2.070e-02          |2.056e-01          |3.669e-01              |9.960e-04              |2.724e-03            |8.478e-03              |1.603e+00              |2.530e-02            |1.457e+00          |1.603e+00          #
# (VDDF)              |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#



Typical Power cycle
===================


#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# PVT corner            |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#-----------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Description           |  RD       |  WR       |  RD     |  WR     |  RD       |  WR       |  RD       |  WR       |  RD       |  WR       |  RD     |  WR     |  RD      |  WR      |  RD      |  WR      |  RD     |  WR     |  RD     |  WR     |  RD       |  WR       |  RD       |  WR       |  RD      |  WR      |  RD       |  WR       |  RD       |  WR       |  RD      |  WR      |  RD     |  WR     |  RD     |  WR     #
#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# Power per frequency   |1.160e+00  |1.631e+00  |9.601e-01|1.251e+00|7.507e-01  |1.033e+00  |7.507e-01  |1.033e+00  |1.160e+00  |1.631e+00  |9.601e-01|1.251e+00|7.507e-01 |1.033e+00 |1.160e+00 |1.631e+00 |1.326e+00|1.710e+00|1.326e+00|1.710e+00|9.840e-01  |1.343e+00  |9.841e-01  |1.343e+00  |9.840e-01 |1.343e+00 |1.567e+00  |2.132e+00  |1.567e+00  |2.132e+00  |1.567e+00 |2.132e+00 |1.160e+00|1.631e+00|1.567e+00|2.132e+00#
# (uW/MHz) per port     |           |           |         |         |           |           |           |           |           |           |         |         |          |          |          |          |         |         |         |         |           |           |           |           |          |          |           |           |           |           |          |          |         |         |         |         #
#-----------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Current per frequency |1.318e+00  |1.854e+00  |1.200e+00|1.563e+00|1.043e+00  |1.435e+00  |1.043e+00  |1.435e+00  |1.318e+00  |1.854e+00  |1.200e+00|1.563e+00|1.043e+00 |1.435e+00 |1.318e+00 |1.854e+00 |1.473e+00|1.900e+00|1.473e+00|1.900e+00|1.215e+00  |1.658e+00  |1.215e+00  |1.658e+00  |1.215e+00 |1.658e+00 |1.583e+00  |2.153e+00  |1.583e+00  |2.153e+00  |1.583e+00 |2.153e+00 |1.318e+00|1.854e+00|1.583e+00|2.153e+00#
# (uA/MHz) per port     |           |           |         |         |           |           |           |           |           |           |         |         |          |          |          |          |         |         |         |         |           |           |           |           |          |          |           |           |           |           |          |          |         |         |         |         #
#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#






Power Control Pins Current 
==========================

#============================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# PVT corner                 |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#============================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# Rise Power per frequency   |1.067e+00              |8.699e-01          |7.146e-01              |7.146e-01              |1.067e+00              |8.699e-01          |7.146e-01            |1.067e+00            |1.153e+00          |1.153e+00          |8.918e-01              |8.918e-01              |8.918e-01            |1.324e+00              |1.324e+00              |1.324e+00            |1.067e+00          |1.324e+00          #
# (uW/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Rise Current per frequency |1.213e+00              |1.087e+00          |9.925e-01              |9.925e-01              |1.213e+00              |1.087e+00          |9.925e-01            |1.213e+00            |1.281e+00          |1.281e+00          |1.101e+00              |1.101e+00              |1.101e+00            |1.337e+00              |1.337e+00              |1.337e+00            |1.213e+00          |1.337e+00          #
# (uA/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Fall Power per frequency   |1.410e+00              |1.149e+00          |9.438e-01              |9.439e-01              |1.410e+00              |1.149e+00          |9.439e-01            |1.410e+00            |1.523e+00          |1.523e+00          |1.178e+00              |1.178e+00              |1.178e+00            |2.157e+00              |2.157e+00              |2.157e+00            |1.410e+00          |2.157e+00          #
# (uW/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Fall Current per frequency |1.602e+00              |1.436e+00          |1.311e+00              |1.311e+00              |1.602e+00              |1.436e+00          |1.311e+00            |1.602e+00            |1.692e+00          |1.692e+00          |1.454e+00              |1.454e+00              |1.454e+00            |2.179e+00              |2.179e+00              |2.179e+00            |1.602e+00          |2.179e+00          #
# (uA/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Peak Current               |1.488e+04              |1.059e+04          |9.533e+03              |7.409e+03              |1.935e+04              |1.059e+04          |7.495e+03            |1.506e+04            |1.979e+04          |1.982e+04          |1.386e+04              |1.023e+04              |1.072e+04            |2.082e+04              |2.642e+04              |2.180e+04            |1.935e+04          |2.642e+04          #
# (uA) LS                    |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#============================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#




 Notes: 
 
 1.  Dynamic power does not include Sub-threshold and 
     junction leakage.

 2.  Static current includes Sub-threshold and 
     junction leakage.

 3.  Typical Power Cycle (READ) 
  
      - Alternate cycles are active - 1 cycle of read but no activity in the following cycle
      - 1/2 Address bits switching 
      - 1/2 Dataout bits switching 
      - 1fF load connected to Dataout. It is the first Output Load value in the Lookup Table in the datasheet.
      - No activity to other input and output pins
      - Leakage excluded
   
 4.  Typical Power Cycle (WRITE) 
  
      - Alternate cycles are active - 1 cycle of write but no activity in the following cycle
      - 1/2 Address bits switching 
      - 1/2 Datain bits switching 
      - No activity to other input and output pins, including Dataout
      - Leakage excluded
   

======================================================================


Waveform Convention

     Waveform                  INPUTS             OUTPUTS 

 _______________________     Must be Steady     Will be Steady

 _______________________ 

 _________________ 
     \   \  \  \  \          May change from    Will be changing from
      \___\__\__\__\____     H to L             H to L

       _________________ 
      /   /  /  /  /         May change from    Will be changing from
 ____/___/__/__/__/          L to H             L to H

 __  _  _  _  _  _  _  __
   \/ \/ \/ \/ \/ \/ \/      Don't Care            Changing
 __/\_/\_/\_/\_/\_/\_/\__    Any change permitted  State Unknown


___  __  _     _  _  ___
   \/  \/ \___/ \/ \/       Does Not Apply       Center Line is High
___/\__/\_/   \_/\_/\___                        Impedance "Off" State




Timing Name Convention
=====================


ADR    : Address input               
D      : Data input                  
ME     : Memory Enable pin           
CLK    : Clock input pin             
Q      : Output                      
 

H: Logic High
L: Logic Low
X: No longer a valid logic level


Appendix A
===========
Power Dissipation
===================

#===================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# PVT corner        |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#===================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# Static Pwr (uW)   |3.850e-01              |2.062e+00          |5.114e+01              |5.328e-02              |2.393e+02              |2.675e+01          |2.371e-01            |1.699e+00            |3.082e+00          |3.745e+01          |7.257e+01              |1.028e-01              |3.529e-01            |1.675e+00              |3.579e+02              |3.972e+00            |2.393e+02          |3.579e+02          #
# (Normal Mode)     |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#-------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Static Idd (uA)   |4.375e-01              |2.577e+00          |7.103e+01              |7.400e-02              |2.719e+02              |3.343e+01          |3.293e-01            |1.931e+00            |3.424e+00          |4.161e+01          |8.959e+01              |1.269e-01              |4.356e-01            |1.692e+00              |3.615e+02              |4.012e+00            |2.719e+02          |3.615e+02          #
# (Normal Mode)     |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#-------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Static Pwr (uW)   |3.280e-01              |1.131e+00          |2.992e+01              |4.658e-02              |1.464e+02              |1.518e+01          |1.387e-01            |1.090e+00            |1.866e+00          |2.126e+01          |4.021e+01              |9.229e-02              |2.327e-01            |1.590e+00              |2.068e+02              |3.151e+00            |1.464e+02          |2.068e+02          #
# (Light Sleep Mode)|                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#-------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Static Idd (uA)   |3.727e-01              |1.414e+00          |4.156e+01              |6.469e-02              |1.664e+02              |1.897e+01          |1.927e-01            |1.239e+00            |2.073e+00          |2.362e+01          |4.964e+01              |1.139e-01              |2.873e-01            |1.606e+00              |2.089e+02              |3.182e+00            |1.664e+02          |2.089e+02          #
# (Light Sleep Mode)|                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#===================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#

Copyright Notice and Proprietary Information
