{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# FPGA programming with DaCe\n",
    "\n",
    "In this tutorial, we will see how a developer can write code using the python DaCe frontend and generate efficient code for FPGA.\n",
    "We will discuss:\n",
    "- how to parse, transform and optimize the code for FPGA devices with maximal control (for FPGA experienced users)\n",
    "- how to get this done automatically by date auto-optmization heuristics (for non-experienced users or to quickly get a working example).\n",
    "\n",
    "Let's start with `ATAX`, a Matrix Transpose vector multiplication included in polybench suite: the case of ATAX, that computes $y = A^T Ax$.\n",
    "\n",
    "Following the [Numpy API](https://nbviewer.jupyter.org/github/spcl/dace/blob/master/tutorials/numpy_frontend.ipynb) tutorial, we start by by writing the DaCe program as a regular python method, annotated with the `dace.program` annotation, with explict type annotation. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<link href=\"https://fonts.googleapis.com/icon?family=Material+Icons\" rel=\"stylesheet\"><script src=\"https://spcl.github.io/dace/webclient2/dist/sdfv.js\"></script>\n",
       "<link href=\"https://spcl.github.io/dace/webclient2/sdfv.css\" rel=\"stylesheet\">\n"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "import dace\n",
    "import numpy as np\n",
    "\n",
    "M, N  = 24, 24\n",
    "\n",
    "@dace.program\n",
    "def atax(A: dace.float32[M, N], x: dace.float32[N]):\n",
    "    return (A @ x) @ A"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Vanilla execution"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's start by compiling the program for FPGA without applying any particular optimization. First of all we can parse the program to build its SDFG and have a look at it:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "\n",
       "<div id=\"contents_7024655266880320572\" style=\"position: relative; resize: vertical; overflow: auto\"></div>\n",
       "<script>\n",
       "    var sdfg_7024655266880320572 = \"{\\n  \\\"type\\\": \\\"SDFG\\\",\\n  \\\"attributes\\\": {\\n    \\\"name\\\": \\\"atax\\\",\\n    \\\"arg_names\\\": [\\n      \\\"A\\\",\\n      \\\"x\\\"\\n    ],\\n    \\\"constants_prop\\\": {},\\n    \\\"_arrays\\\": {\\n      \\\"A\\\": {\\n        \\\"type\\\": \\\"Array\\\",\\n        \\\"attributes\\\": {\\n          \\\"allow_conflicts\\\": false,\\n          \\\"strides\\\": [\\n            \\\"24\\\",\\n            \\\"1\\\"\\n          ],\\n          \\\"total_size\\\": \\\"576\\\",\\n          \\\"offset\\\": [\\n            \\\"0\\\",\\n            \\\"0\\\"\\n          ],\\n          \\\"may_alias\\\": false,\\n          \\\"alignment\\\": 0,\\n          \\\"start_offset\\\": 0,\\n          \\\"optional\\\": false,\\n          \\\"pool\\\": false,\\n          \\\"dtype\\\": \\\"float32\\\",\\n          \\\"shape\\\": [\\n            \\\"24\\\",\\n            \\\"24\\\"\\n          ],\\n          \\\"transient\\\": false,\\n          \\\"storage\\\": \\\"Default\\\",\\n          \\\"lifetime\\\": \\\"Scope\\\",\\n          \\\"location\\\": {},\\n          \\\"debuginfo\\\": null\\n        }\\n      },\\n      \\\"x\\\": {\\n        \\\"type\\\": \\\"Array\\\",\\n        \\\"attributes\\\": {\\n          \\\"allow_conflicts\\\": false,\\n          \\\"strides\\\": [\\n            \\\"1\\\"\\n          ],\\n          \\\"total_size\\\": \\\"24\\\",\\n          \\\"offset\\\": [\\n            \\\"0\\\"\\n          ],\\n          \\\"may_alias\\\": false,\\n          \\\"alignment\\\": 0,\\n          \\\"start_offset\\\": 0,\\n          \\\"optional\\\": false,\\n          \\\"pool\\\": false,\\n          \\\"dtype\\\": \\\"float32\\\",\\n          \\\"shape\\\": [\\n            \\\"24\\\"\\n          ],\\n          \\\"transient\\\": false,\\n          \\\"storage\\\": \\\"Default\\\",\\n          \\\"lifetime\\\": \\\"Scope\\\",\\n          \\\"location\\\": {},\\n          \\\"debuginfo\\\": null\\n        }\\n      },\\n      \\\"__tmp0\\\": {\\n        \\\"type\\\": \\\"Array\\\",\\n        \\\"attributes\\\": {\\n          \\\"allow_conflicts\\\": false,\\n          \\\"strides\\\": [\\n            \\\"1\\\"\\n          ],\\n          \\\"total_size\\\": \\\"24\\\",\\n          \\\"offset\\\": [\\n            \\\"0\\\"\\n          ],\\n          \\\"may_alias\\\": false,\\n          \\\"alignment\\\": 0,\\n          \\\"start_offset\\\": 0,\\n          \\\"optional\\\": false,\\n          \\\"pool\\\": false,\\n          \\\"dtype\\\": \\\"float32\\\",\\n          \\\"shape\\\": [\\n            \\\"24\\\"\\n          ],\\n          \\\"transient\\\": true,\\n          \\\"storage\\\": \\\"Default\\\",\\n          \\\"lifetime\\\": \\\"Scope\\\",\\n          \\\"location\\\": {},\\n          \\\"debuginfo\\\": null\\n        }\\n      },\\n      \\\"__return\\\": {\\n        \\\"type\\\": \\\"Array\\\",\\n        \\\"attributes\\\": {\\n          \\\"allow_conflicts\\\": false,\\n          \\\"strides\\\": [\\n            \\\"1\\\"\\n          ],\\n          \\\"total_size\\\": \\\"24\\\",\\n          \\\"offset\\\": [\\n            \\\"0\\\"\\n          ],\\n          \\\"may_alias\\\": false,\\n          \\\"alignment\\\": 0,\\n          \\\"start_offset\\\": 0,\\n          \\\"optional\\\": false,\\n          \\\"pool\\\": false,\\n          \\\"dtype\\\": \\\"float32\\\",\\n          \\\"shape\\\": [\\n            \\\"24\\\"\\n          ],\\n          \\\"transient\\\": false,\\n          \\\"storage\\\": \\\"Default\\\",\\n          \\\"lifetime\\\": \\\"Scope\\\",\\n          \\\"location\\\": {},\\n          \\\"debuginfo\\\": null\\n        }\\n      }\\n    },\\n    \\\"symbols\\\": {},\\n    \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n    \\\"global_code\\\": {\\n      \\\"frame\\\": {\\n        \\\"string_data\\\": \\\"\\\",\\n        \\\"language\\\": \\\"CPP\\\"\\n      }\\n    },\\n    \\\"init_code\\\": {\\n      \\\"frame\\\": {\\n        \\\"string_data\\\": \\\"\\\",\\n        \\\"language\\\": \\\"CPP\\\"\\n      }\\n    },\\n    \\\"exit_code\\\": {\\n      \\\"frame\\\": {\\n        \\\"string_data\\\": \\\"\\\",\\n        \\\"language\\\": \\\"CPP\\\"\\n      }\\n    },\\n    \\\"orig_sdfg\\\": null,\\n    \\\"transformation_hist\\\": [],\\n    \\\"logical_groups\\\": [],\\n    \\\"openmp_sections\\\": false,\\n    \\\"debuginfo\\\": {\\n      \\\"type\\\": \\\"DebugInfo\\\",\\n      \\\"start_line\\\": 6,\\n      \\\"end_line\\\": 8,\\n      \\\"start_column\\\": 0,\\n      \\\"end_column\\\": 0,\\n      \\\"filename\\\": \\\"/tmp/ipykernel_39240/3449428683.py\\\"\\n    },\\n    \\\"_pgrids\\\": {},\\n    \\\"_subarrays\\\": {},\\n    \\\"_rdistrarrays\\\": {},\\n    \\\"callback_mapping\\\": {},\\n    \\\"is_collapsed\\\": false\\n  },\\n  \\\"nodes\\\": [\\n    {\\n      \\\"type\\\": \\\"SDFGState\\\",\\n      \\\"label\\\": \\\"BinOp_8\\\",\\n      \\\"id\\\": 0,\\n      \\\"collapsed\\\": false,\\n      \\\"scope_dict\\\": {\\n        \\\"-1\\\": [\\n          0,\\n          1,\\n          2,\\n          3,\\n          4,\\n          5\\n        ]\\n      },\\n      \\\"nodes\\\": [\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"A\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 8,\\n              \\\"end_line\\\": 8,\\n              \\\"start_column\\\": 16,\\n              \\\"end_column\\\": 16,\\n              \\\"filename\\\": \\\"/tmp/ipykernel_39240/3449428683.py\\\"\\n            },\\n            \\\"data\\\": \\\"A\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 0,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"x\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 8,\\n              \\\"end_line\\\": 8,\\n              \\\"start_column\\\": 16,\\n              \\\"end_column\\\": 16,\\n              \\\"filename\\\": \\\"/tmp/ipykernel_39240/3449428683.py\\\"\\n            },\\n            \\\"data\\\": \\\"x\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 1,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"__tmp0\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 8,\\n              \\\"end_line\\\": 8,\\n              \\\"start_column\\\": 16,\\n              \\\"end_column\\\": 16,\\n              \\\"filename\\\": \\\"/tmp/ipykernel_39240/3449428683.py\\\"\\n            },\\n            \\\"data\\\": \\\"__tmp0\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 2,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"LibraryNode\\\",\\n          \\\"label\\\": \\\"_MatMult_\\\",\\n          \\\"attributes\\\": {\\n            \\\"alpha\\\": 1,\\n            \\\"beta\\\": 0,\\n            \\\"name\\\": \\\"_MatMult_\\\",\\n            \\\"implementation\\\": null,\\n            \\\"schedule\\\": \\\"Default\\\",\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 0,\\n              \\\"end_line\\\": 0,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": null\\n            },\\n            \\\"label\\\": \\\"_MatMult_\\\",\\n            \\\"location\\\": {},\\n            \\\"environments\\\": [],\\n            \\\"in_connectors\\\": {\\n              \\\"_a\\\": null,\\n              \\\"_b\\\": null\\n            },\\n            \\\"out_connectors\\\": {\\n              \\\"_c\\\": null\\n            }\\n          },\\n          \\\"id\\\": 3,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null,\\n          \\\"classpath\\\": \\\"dace.libraries.blas.nodes.matmul.MatMul\\\"\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"__return\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 8,\\n              \\\"end_line\\\": 8,\\n              \\\"start_column\\\": 21,\\n              \\\"end_column\\\": 21,\\n              \\\"filename\\\": \\\"/tmp/ipykernel_39240/3449428683.py\\\"\\n            },\\n            \\\"data\\\": \\\"__return\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 4,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"LibraryNode\\\",\\n          \\\"label\\\": \\\"_MatMult_\\\",\\n          \\\"attributes\\\": {\\n            \\\"alpha\\\": 1,\\n            \\\"beta\\\": 0,\\n            \\\"name\\\": \\\"_MatMult_\\\",\\n            \\\"implementation\\\": null,\\n            \\\"schedule\\\": \\\"Default\\\",\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 0,\\n              \\\"end_line\\\": 0,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": null\\n            },\\n            \\\"label\\\": \\\"_MatMult_\\\",\\n            \\\"location\\\": {},\\n            \\\"environments\\\": [],\\n            \\\"in_connectors\\\": {\\n              \\\"_a\\\": null,\\n              \\\"_b\\\": null\\n            },\\n            \\\"out_connectors\\\": {\\n              \\\"_c\\\": null\\n            }\\n          },\\n          \\\"id\\\": 5,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null,\\n          \\\"classpath\\\": \\\"dace.libraries.blas.nodes.matmul.MatMul\\\"\\n        }\\n      ],\\n      \\\"edges\\\": [\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"576\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    },\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"A\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    },\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"dst_subset\\\": null,\\n                \\\"is_data_src\\\": true,\\n                \\\"num_accesses\\\": \\\"576\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"0\\\",\\n          \\\"dst\\\": \\\"3\\\",\\n          \\\"dst_connector\\\": \\\"_a\\\",\\n          \\\"src_connector\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"24\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"__tmp0\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"dst_subset\\\": null,\\n                \\\"is_data_src\\\": true,\\n                \\\"num_accesses\\\": \\\"24\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"2\\\",\\n          \\\"dst\\\": \\\"5\\\",\\n          \\\"dst_connector\\\": \\\"_a\\\",\\n          \\\"src_connector\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"24\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"x\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"dst_subset\\\": null,\\n                \\\"is_data_src\\\": true,\\n                \\\"num_accesses\\\": \\\"24\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"1\\\",\\n          \\\"dst\\\": \\\"3\\\",\\n          \\\"dst_connector\\\": \\\"_b\\\",\\n          \\\"src_connector\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"576\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    },\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"A\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    },\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"dst_subset\\\": null,\\n                \\\"is_data_src\\\": true,\\n                \\\"num_accesses\\\": \\\"576\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"0\\\",\\n          \\\"dst\\\": \\\"5\\\",\\n          \\\"dst_connector\\\": \\\"_b\\\",\\n          \\\"src_connector\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"24\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"__tmp0\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": null,\\n                \\\"dst_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"is_data_src\\\": false,\\n                \\\"num_accesses\\\": \\\"24\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"3\\\",\\n          \\\"dst\\\": \\\"2\\\",\\n          \\\"dst_connector\\\": null,\\n          \\\"src_connector\\\": \\\"_c\\\"\\n        },\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"24\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"__return\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": null,\\n                \\\"dst_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"is_data_src\\\": false,\\n                \\\"num_accesses\\\": \\\"24\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"5\\\",\\n          \\\"dst\\\": \\\"4\\\",\\n          \\\"dst_connector\\\": null,\\n          \\\"src_connector\\\": \\\"_c\\\"\\n        }\\n      ],\\n      \\\"attributes\\\": {\\n        \\\"nosync\\\": false,\\n        \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n        \\\"symbol_instrument\\\": \\\"No_Instrumentation\\\",\\n        \\\"symbol_instrument_condition\\\": {\\n          \\\"string_data\\\": \\\"1\\\",\\n          \\\"language\\\": \\\"CPP\\\"\\n        },\\n        \\\"executions\\\": \\\"1\\\",\\n        \\\"dynamic_executions\\\": false,\\n        \\\"ranges\\\": {},\\n        \\\"location\\\": {},\\n        \\\"is_collapsed\\\": false\\n      }\\n    }\\n  ],\\n  \\\"edges\\\": [],\\n  \\\"collapsed\\\": false,\\n  \\\"label\\\": \\\"\\\",\\n  \\\"id\\\": null,\\n  \\\"sdfg_list_id\\\": 0,\\n  \\\"start_state\\\": 0,\\n  \\\"dace_version\\\": \\\"0.15\\\"\\n}\";\n",
       "    var sdfv_7024655266880320572 = new SDFV();\n",
       "    var renderer_7024655266880320572 = new SDFGRenderer(sdfv_7024655266880320572, parse_sdfg(sdfg_7024655266880320572),\n",
       "        document.getElementById('contents_7024655266880320572'));\n",
       "</script>"
      ],
      "text/plain": [
       "SDFG (atax)"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "sdfg = atax.to_sdfg()\n",
    "sdfg"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "At this point, we need to transform it for FPGA execution: "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Applied 1 FPGATransformSDFG.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/tdematt/src/dace/dace/sdfg/validation.py:438: UserWarning: WARNING: Use of uninitialized transient \"__tmp0\" in state atax\n",
      "  warnings.warn('WARNING: Use of uninitialized transient \"%s\" in state %s' %\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "<div id=\"contents_5891936537463583991\" style=\"position: relative; resize: vertical; overflow: auto\"></div>\n",
       "<script>\n",
       "    var sdfg_5891936537463583991 = \"{\\n  \\\"type\\\": \\\"SDFG\\\",\\n  \\\"attributes\\\": {\\n    \\\"name\\\": \\\"atax\\\",\\n    \\\"arg_names\\\": [\\n      \\\"A\\\",\\n      \\\"x\\\"\\n    ],\\n    \\\"constants_prop\\\": {},\\n    \\\"_arrays\\\": {\\n      \\\"A\\\": {\\n        \\\"type\\\": \\\"Array\\\",\\n        \\\"attributes\\\": {\\n          \\\"allow_conflicts\\\": false,\\n          \\\"strides\\\": [\\n            \\\"24\\\",\\n            \\\"1\\\"\\n          ],\\n          \\\"total_size\\\": \\\"576\\\",\\n          \\\"offset\\\": [\\n            \\\"0\\\",\\n            \\\"0\\\"\\n          ],\\n          \\\"may_alias\\\": false,\\n          \\\"alignment\\\": 0,\\n          \\\"start_offset\\\": 0,\\n          \\\"optional\\\": false,\\n          \\\"pool\\\": false,\\n          \\\"dtype\\\": \\\"float32\\\",\\n          \\\"shape\\\": [\\n            \\\"24\\\",\\n            \\\"24\\\"\\n          ],\\n          \\\"transient\\\": false,\\n          \\\"storage\\\": \\\"Default\\\",\\n          \\\"lifetime\\\": \\\"Scope\\\",\\n          \\\"location\\\": {},\\n          \\\"debuginfo\\\": null\\n        }\\n      },\\n      \\\"x\\\": {\\n        \\\"type\\\": \\\"Array\\\",\\n        \\\"attributes\\\": {\\n          \\\"allow_conflicts\\\": false,\\n          \\\"strides\\\": [\\n            \\\"1\\\"\\n          ],\\n          \\\"total_size\\\": \\\"24\\\",\\n          \\\"offset\\\": [\\n            \\\"0\\\"\\n          ],\\n          \\\"may_alias\\\": false,\\n          \\\"alignment\\\": 0,\\n          \\\"start_offset\\\": 0,\\n          \\\"optional\\\": false,\\n          \\\"pool\\\": false,\\n          \\\"dtype\\\": \\\"float32\\\",\\n          \\\"shape\\\": [\\n            \\\"24\\\"\\n          ],\\n          \\\"transient\\\": false,\\n          \\\"storage\\\": \\\"Default\\\",\\n          \\\"lifetime\\\": \\\"Scope\\\",\\n          \\\"location\\\": {},\\n          \\\"debuginfo\\\": null\\n        }\\n      },\\n      \\\"__return\\\": {\\n        \\\"type\\\": \\\"Array\\\",\\n        \\\"attributes\\\": {\\n          \\\"allow_conflicts\\\": false,\\n          \\\"strides\\\": [\\n            \\\"1\\\"\\n          ],\\n          \\\"total_size\\\": \\\"24\\\",\\n          \\\"offset\\\": [\\n            \\\"0\\\"\\n          ],\\n          \\\"may_alias\\\": false,\\n          \\\"alignment\\\": 0,\\n          \\\"start_offset\\\": 0,\\n          \\\"optional\\\": false,\\n          \\\"pool\\\": false,\\n          \\\"dtype\\\": \\\"float32\\\",\\n          \\\"shape\\\": [\\n            \\\"24\\\"\\n          ],\\n          \\\"transient\\\": false,\\n          \\\"storage\\\": \\\"Default\\\",\\n          \\\"lifetime\\\": \\\"Scope\\\",\\n          \\\"location\\\": {},\\n          \\\"debuginfo\\\": null\\n        }\\n      },\\n      \\\"__tmp0\\\": {\\n        \\\"type\\\": \\\"Array\\\",\\n        \\\"attributes\\\": {\\n          \\\"allow_conflicts\\\": false,\\n          \\\"strides\\\": [\\n            \\\"1\\\"\\n          ],\\n          \\\"total_size\\\": \\\"24\\\",\\n          \\\"offset\\\": [\\n            \\\"0\\\"\\n          ],\\n          \\\"may_alias\\\": false,\\n          \\\"alignment\\\": 0,\\n          \\\"start_offset\\\": 0,\\n          \\\"optional\\\": false,\\n          \\\"pool\\\": false,\\n          \\\"dtype\\\": \\\"float32\\\",\\n          \\\"shape\\\": [\\n            \\\"24\\\"\\n          ],\\n          \\\"transient\\\": true,\\n          \\\"storage\\\": \\\"FPGA_Global\\\",\\n          \\\"lifetime\\\": \\\"Scope\\\",\\n          \\\"location\\\": {},\\n          \\\"debuginfo\\\": null\\n        }\\n      },\\n      \\\"fpga_A\\\": {\\n        \\\"type\\\": \\\"Array\\\",\\n        \\\"attributes\\\": {\\n          \\\"allow_conflicts\\\": false,\\n          \\\"strides\\\": [\\n            \\\"24\\\",\\n            \\\"1\\\"\\n          ],\\n          \\\"total_size\\\": \\\"576\\\",\\n          \\\"offset\\\": [\\n            \\\"0\\\",\\n            \\\"0\\\"\\n          ],\\n          \\\"may_alias\\\": false,\\n          \\\"alignment\\\": 0,\\n          \\\"start_offset\\\": 0,\\n          \\\"optional\\\": false,\\n          \\\"pool\\\": false,\\n          \\\"dtype\\\": \\\"float32\\\",\\n          \\\"shape\\\": [\\n            \\\"24\\\",\\n            \\\"24\\\"\\n          ],\\n          \\\"transient\\\": true,\\n          \\\"storage\\\": \\\"FPGA_Global\\\",\\n          \\\"lifetime\\\": \\\"Scope\\\",\\n          \\\"location\\\": {},\\n          \\\"debuginfo\\\": null\\n        }\\n      },\\n      \\\"fpga_x\\\": {\\n        \\\"type\\\": \\\"Array\\\",\\n        \\\"attributes\\\": {\\n          \\\"allow_conflicts\\\": false,\\n          \\\"strides\\\": [\\n            \\\"1\\\"\\n          ],\\n          \\\"total_size\\\": \\\"24\\\",\\n          \\\"offset\\\": [\\n            \\\"0\\\"\\n          ],\\n          \\\"may_alias\\\": false,\\n          \\\"alignment\\\": 0,\\n          \\\"start_offset\\\": 0,\\n          \\\"optional\\\": false,\\n          \\\"pool\\\": false,\\n          \\\"dtype\\\": \\\"float32\\\",\\n          \\\"shape\\\": [\\n            \\\"24\\\"\\n          ],\\n          \\\"transient\\\": true,\\n          \\\"storage\\\": \\\"FPGA_Global\\\",\\n          \\\"lifetime\\\": \\\"Scope\\\",\\n          \\\"location\\\": {},\\n          \\\"debuginfo\\\": null\\n        }\\n      },\\n      \\\"fpga___return\\\": {\\n        \\\"type\\\": \\\"Array\\\",\\n        \\\"attributes\\\": {\\n          \\\"allow_conflicts\\\": false,\\n          \\\"strides\\\": [\\n            \\\"1\\\"\\n          ],\\n          \\\"total_size\\\": \\\"24\\\",\\n          \\\"offset\\\": [\\n            \\\"0\\\"\\n          ],\\n          \\\"may_alias\\\": false,\\n          \\\"alignment\\\": 0,\\n          \\\"start_offset\\\": 0,\\n          \\\"optional\\\": false,\\n          \\\"pool\\\": false,\\n          \\\"dtype\\\": \\\"float32\\\",\\n          \\\"shape\\\": [\\n            \\\"24\\\"\\n          ],\\n          \\\"transient\\\": true,\\n          \\\"storage\\\": \\\"FPGA_Global\\\",\\n          \\\"lifetime\\\": \\\"Scope\\\",\\n          \\\"location\\\": {},\\n          \\\"debuginfo\\\": null\\n        }\\n      }\\n    },\\n    \\\"symbols\\\": {},\\n    \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n    \\\"global_code\\\": {\\n      \\\"frame\\\": {\\n        \\\"string_data\\\": \\\"\\\",\\n        \\\"language\\\": \\\"CPP\\\"\\n      }\\n    },\\n    \\\"init_code\\\": {\\n      \\\"frame\\\": {\\n        \\\"string_data\\\": \\\"\\\",\\n        \\\"language\\\": \\\"CPP\\\"\\n      }\\n    },\\n    \\\"exit_code\\\": {\\n      \\\"frame\\\": {\\n        \\\"string_data\\\": \\\"\\\",\\n        \\\"language\\\": \\\"CPP\\\"\\n      }\\n    },\\n    \\\"orig_sdfg\\\": null,\\n    \\\"transformation_hist\\\": [],\\n    \\\"logical_groups\\\": [],\\n    \\\"openmp_sections\\\": false,\\n    \\\"debuginfo\\\": {\\n      \\\"type\\\": \\\"DebugInfo\\\",\\n      \\\"start_line\\\": 6,\\n      \\\"end_line\\\": 8,\\n      \\\"start_column\\\": 0,\\n      \\\"end_column\\\": 0,\\n      \\\"filename\\\": \\\"/tmp/ipykernel_39240/3449428683.py\\\"\\n    },\\n    \\\"_pgrids\\\": {},\\n    \\\"_subarrays\\\": {},\\n    \\\"_rdistrarrays\\\": {},\\n    \\\"callback_mapping\\\": {},\\n    \\\"is_collapsed\\\": false\\n  },\\n  \\\"nodes\\\": [\\n    {\\n      \\\"type\\\": \\\"SDFGState\\\",\\n      \\\"label\\\": \\\"atax\\\",\\n      \\\"id\\\": 0,\\n      \\\"collapsed\\\": false,\\n      \\\"scope_dict\\\": {\\n        \\\"-1\\\": [\\n          0,\\n          1,\\n          2,\\n          3,\\n          4,\\n          5,\\n          6\\n        ]\\n      },\\n      \\\"nodes\\\": [\\n        {\\n          \\\"type\\\": \\\"NestedSDFG\\\",\\n          \\\"label\\\": \\\"atax\\\",\\n          \\\"attributes\\\": {\\n            \\\"sdfg\\\": {\\n              \\\"type\\\": \\\"SDFG\\\",\\n              \\\"attributes\\\": {\\n                \\\"name\\\": \\\"atax\\\",\\n                \\\"arg_names\\\": [\\n                  \\\"A\\\",\\n                  \\\"x\\\"\\n                ],\\n                \\\"constants_prop\\\": {},\\n                \\\"_arrays\\\": {\\n                  \\\"__A_in\\\": {\\n                    \\\"type\\\": \\\"Array\\\",\\n                    \\\"attributes\\\": {\\n                      \\\"allow_conflicts\\\": false,\\n                      \\\"strides\\\": [\\n                        \\\"24\\\",\\n                        \\\"1\\\"\\n                      ],\\n                      \\\"total_size\\\": \\\"576\\\",\\n                      \\\"offset\\\": [\\n                        \\\"0\\\",\\n                        \\\"0\\\"\\n                      ],\\n                      \\\"may_alias\\\": false,\\n                      \\\"alignment\\\": 0,\\n                      \\\"start_offset\\\": 0,\\n                      \\\"optional\\\": false,\\n                      \\\"pool\\\": false,\\n                      \\\"dtype\\\": \\\"float32\\\",\\n                      \\\"shape\\\": [\\n                        \\\"24\\\",\\n                        \\\"24\\\"\\n                      ],\\n                      \\\"transient\\\": false,\\n                      \\\"storage\\\": \\\"FPGA_Global\\\",\\n                      \\\"lifetime\\\": \\\"Scope\\\",\\n                      \\\"location\\\": {},\\n                      \\\"debuginfo\\\": null\\n                    }\\n                  },\\n                  \\\"__x_in\\\": {\\n                    \\\"type\\\": \\\"Array\\\",\\n                    \\\"attributes\\\": {\\n                      \\\"allow_conflicts\\\": false,\\n                      \\\"strides\\\": [\\n                        \\\"1\\\"\\n                      ],\\n                      \\\"total_size\\\": \\\"24\\\",\\n                      \\\"offset\\\": [\\n                        \\\"0\\\"\\n                      ],\\n                      \\\"may_alias\\\": false,\\n                      \\\"alignment\\\": 0,\\n                      \\\"start_offset\\\": 0,\\n                      \\\"optional\\\": false,\\n                      \\\"pool\\\": false,\\n                      \\\"dtype\\\": \\\"float32\\\",\\n                      \\\"shape\\\": [\\n                        \\\"24\\\"\\n                      ],\\n                      \\\"transient\\\": false,\\n                      \\\"storage\\\": \\\"FPGA_Global\\\",\\n                      \\\"lifetime\\\": \\\"Scope\\\",\\n                      \\\"location\\\": {},\\n                      \\\"debuginfo\\\": null\\n                    }\\n                  },\\n                  \\\"____return_out\\\": {\\n                    \\\"type\\\": \\\"Array\\\",\\n                    \\\"attributes\\\": {\\n                      \\\"allow_conflicts\\\": false,\\n                      \\\"strides\\\": [\\n                        \\\"1\\\"\\n                      ],\\n                      \\\"total_size\\\": \\\"24\\\",\\n                      \\\"offset\\\": [\\n                        \\\"0\\\"\\n                      ],\\n                      \\\"may_alias\\\": false,\\n                      \\\"alignment\\\": 0,\\n                      \\\"start_offset\\\": 0,\\n                      \\\"optional\\\": false,\\n                      \\\"pool\\\": false,\\n                      \\\"dtype\\\": \\\"float32\\\",\\n                      \\\"shape\\\": [\\n                        \\\"24\\\"\\n                      ],\\n                      \\\"transient\\\": false,\\n                      \\\"storage\\\": \\\"FPGA_Global\\\",\\n                      \\\"lifetime\\\": \\\"Scope\\\",\\n                      \\\"location\\\": {},\\n                      \\\"debuginfo\\\": null\\n                    }\\n                  },\\n                  \\\"____tmp0_out\\\": {\\n                    \\\"type\\\": \\\"Array\\\",\\n                    \\\"attributes\\\": {\\n                      \\\"allow_conflicts\\\": false,\\n                      \\\"strides\\\": [\\n                        \\\"1\\\"\\n                      ],\\n                      \\\"total_size\\\": \\\"24\\\",\\n                      \\\"offset\\\": [\\n                        \\\"0\\\"\\n                      ],\\n                      \\\"may_alias\\\": false,\\n                      \\\"alignment\\\": 0,\\n                      \\\"start_offset\\\": 0,\\n                      \\\"optional\\\": false,\\n                      \\\"pool\\\": false,\\n                      \\\"dtype\\\": \\\"float32\\\",\\n                      \\\"shape\\\": [\\n                        \\\"24\\\"\\n                      ],\\n                      \\\"transient\\\": false,\\n                      \\\"storage\\\": \\\"FPGA_Global\\\",\\n                      \\\"lifetime\\\": \\\"Scope\\\",\\n                      \\\"location\\\": {},\\n                      \\\"debuginfo\\\": null\\n                    }\\n                  },\\n                  \\\"____return_in\\\": {\\n                    \\\"type\\\": \\\"Array\\\",\\n                    \\\"attributes\\\": {\\n                      \\\"allow_conflicts\\\": false,\\n                      \\\"strides\\\": [\\n                        \\\"1\\\"\\n                      ],\\n                      \\\"total_size\\\": \\\"24\\\",\\n                      \\\"offset\\\": [\\n                        \\\"0\\\"\\n                      ],\\n                      \\\"may_alias\\\": false,\\n                      \\\"alignment\\\": 0,\\n                      \\\"start_offset\\\": 0,\\n                      \\\"optional\\\": false,\\n                      \\\"pool\\\": false,\\n                      \\\"dtype\\\": \\\"float32\\\",\\n                      \\\"shape\\\": [\\n                        \\\"24\\\"\\n                      ],\\n                      \\\"transient\\\": false,\\n                      \\\"storage\\\": \\\"Default\\\",\\n                      \\\"lifetime\\\": \\\"Scope\\\",\\n                      \\\"location\\\": {},\\n                      \\\"debuginfo\\\": null\\n                    }\\n                  }\\n                },\\n                \\\"symbols\\\": {},\\n                \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n                \\\"global_code\\\": {\\n                  \\\"frame\\\": {\\n                    \\\"string_data\\\": \\\"\\\",\\n                    \\\"language\\\": \\\"CPP\\\"\\n                  }\\n                },\\n                \\\"init_code\\\": {\\n                  \\\"frame\\\": {\\n                    \\\"string_data\\\": \\\"\\\",\\n                    \\\"language\\\": \\\"CPP\\\"\\n                  }\\n                },\\n                \\\"exit_code\\\": {\\n                  \\\"frame\\\": {\\n                    \\\"string_data\\\": \\\"\\\",\\n                    \\\"language\\\": \\\"CPP\\\"\\n                  }\\n                },\\n                \\\"orig_sdfg\\\": null,\\n                \\\"transformation_hist\\\": [],\\n                \\\"logical_groups\\\": [],\\n                \\\"openmp_sections\\\": false,\\n                \\\"debuginfo\\\": {\\n                  \\\"type\\\": \\\"DebugInfo\\\",\\n                  \\\"start_line\\\": 6,\\n                  \\\"end_line\\\": 8,\\n                  \\\"start_column\\\": 0,\\n                  \\\"end_column\\\": 0,\\n                  \\\"filename\\\": \\\"/tmp/ipykernel_39240/3449428683.py\\\"\\n                },\\n                \\\"_pgrids\\\": {},\\n                \\\"_subarrays\\\": {},\\n                \\\"_rdistrarrays\\\": {},\\n                \\\"callback_mapping\\\": {},\\n                \\\"is_collapsed\\\": false\\n              },\\n              \\\"nodes\\\": [\\n                {\\n                  \\\"type\\\": \\\"SDFGState\\\",\\n                  \\\"label\\\": \\\"BinOp_8\\\",\\n                  \\\"id\\\": 0,\\n                  \\\"collapsed\\\": false,\\n                  \\\"scope_dict\\\": {\\n                    \\\"-1\\\": [\\n                      0,\\n                      1,\\n                      2,\\n                      3,\\n                      4,\\n                      5\\n                    ]\\n                  },\\n                  \\\"nodes\\\": [\\n                    {\\n                      \\\"type\\\": \\\"AccessNode\\\",\\n                      \\\"label\\\": \\\"__A_in\\\",\\n                      \\\"attributes\\\": {\\n                        \\\"setzero\\\": false,\\n                        \\\"debuginfo\\\": {\\n                          \\\"type\\\": \\\"DebugInfo\\\",\\n                          \\\"start_line\\\": 8,\\n                          \\\"end_line\\\": 8,\\n                          \\\"start_column\\\": 16,\\n                          \\\"end_column\\\": 16,\\n                          \\\"filename\\\": \\\"/tmp/ipykernel_39240/3449428683.py\\\"\\n                        },\\n                        \\\"data\\\": \\\"__A_in\\\",\\n                        \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n                        \\\"instrument_condition\\\": {\\n                          \\\"string_data\\\": \\\"1\\\",\\n                          \\\"language\\\": \\\"CPP\\\"\\n                        },\\n                        \\\"in_connectors\\\": {},\\n                        \\\"out_connectors\\\": {}\\n                      },\\n                      \\\"id\\\": 0,\\n                      \\\"scope_entry\\\": null,\\n                      \\\"scope_exit\\\": null\\n                    },\\n                    {\\n                      \\\"type\\\": \\\"AccessNode\\\",\\n                      \\\"label\\\": \\\"__x_in\\\",\\n                      \\\"attributes\\\": {\\n                        \\\"setzero\\\": false,\\n                        \\\"debuginfo\\\": {\\n                          \\\"type\\\": \\\"DebugInfo\\\",\\n                          \\\"start_line\\\": 8,\\n                          \\\"end_line\\\": 8,\\n                          \\\"start_column\\\": 16,\\n                          \\\"end_column\\\": 16,\\n                          \\\"filename\\\": \\\"/tmp/ipykernel_39240/3449428683.py\\\"\\n                        },\\n                        \\\"data\\\": \\\"__x_in\\\",\\n                        \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n                        \\\"instrument_condition\\\": {\\n                          \\\"string_data\\\": \\\"1\\\",\\n                          \\\"language\\\": \\\"CPP\\\"\\n                        },\\n                        \\\"in_connectors\\\": {},\\n                        \\\"out_connectors\\\": {}\\n                      },\\n                      \\\"id\\\": 1,\\n                      \\\"scope_entry\\\": null,\\n                      \\\"scope_exit\\\": null\\n                    },\\n                    {\\n                      \\\"type\\\": \\\"AccessNode\\\",\\n                      \\\"label\\\": \\\"____tmp0_out\\\",\\n                      \\\"attributes\\\": {\\n                        \\\"setzero\\\": false,\\n                        \\\"debuginfo\\\": {\\n                          \\\"type\\\": \\\"DebugInfo\\\",\\n                          \\\"start_line\\\": 8,\\n                          \\\"end_line\\\": 8,\\n                          \\\"start_column\\\": 16,\\n                          \\\"end_column\\\": 16,\\n                          \\\"filename\\\": \\\"/tmp/ipykernel_39240/3449428683.py\\\"\\n                        },\\n                        \\\"data\\\": \\\"____tmp0_out\\\",\\n                        \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n                        \\\"instrument_condition\\\": {\\n                          \\\"string_data\\\": \\\"1\\\",\\n                          \\\"language\\\": \\\"CPP\\\"\\n                        },\\n                        \\\"in_connectors\\\": {},\\n                        \\\"out_connectors\\\": {}\\n                      },\\n                      \\\"id\\\": 2,\\n                      \\\"scope_entry\\\": null,\\n                      \\\"scope_exit\\\": null\\n                    },\\n                    {\\n                      \\\"type\\\": \\\"LibraryNode\\\",\\n                      \\\"label\\\": \\\"_MatMult_\\\",\\n                      \\\"attributes\\\": {\\n                        \\\"alpha\\\": 1,\\n                        \\\"beta\\\": 0,\\n                        \\\"name\\\": \\\"_MatMult_\\\",\\n                        \\\"implementation\\\": null,\\n                        \\\"schedule\\\": \\\"FPGA_Device\\\",\\n                        \\\"debuginfo\\\": {\\n                          \\\"type\\\": \\\"DebugInfo\\\",\\n                          \\\"start_line\\\": 0,\\n                          \\\"end_line\\\": 0,\\n                          \\\"start_column\\\": 0,\\n                          \\\"end_column\\\": 0,\\n                          \\\"filename\\\": null\\n                        },\\n                        \\\"label\\\": \\\"_MatMult_\\\",\\n                        \\\"location\\\": {},\\n                        \\\"environments\\\": [],\\n                        \\\"in_connectors\\\": {\\n                          \\\"_a\\\": null,\\n                          \\\"_b\\\": null\\n                        },\\n                        \\\"out_connectors\\\": {\\n                          \\\"_c\\\": null\\n                        }\\n                      },\\n                      \\\"id\\\": 3,\\n                      \\\"scope_entry\\\": null,\\n                      \\\"scope_exit\\\": null,\\n                      \\\"classpath\\\": \\\"dace.libraries.blas.nodes.matmul.MatMul\\\"\\n                    },\\n                    {\\n                      \\\"type\\\": \\\"AccessNode\\\",\\n                      \\\"label\\\": \\\"____return_out\\\",\\n                      \\\"attributes\\\": {\\n                        \\\"setzero\\\": false,\\n                        \\\"debuginfo\\\": {\\n                          \\\"type\\\": \\\"DebugInfo\\\",\\n                          \\\"start_line\\\": 8,\\n                          \\\"end_line\\\": 8,\\n                          \\\"start_column\\\": 21,\\n                          \\\"end_column\\\": 21,\\n                          \\\"filename\\\": \\\"/tmp/ipykernel_39240/3449428683.py\\\"\\n                        },\\n                        \\\"data\\\": \\\"____return_out\\\",\\n                        \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n                        \\\"instrument_condition\\\": {\\n                          \\\"string_data\\\": \\\"1\\\",\\n                          \\\"language\\\": \\\"CPP\\\"\\n                        },\\n                        \\\"in_connectors\\\": {},\\n                        \\\"out_connectors\\\": {}\\n                      },\\n                      \\\"id\\\": 4,\\n                      \\\"scope_entry\\\": null,\\n                      \\\"scope_exit\\\": null\\n                    },\\n                    {\\n                      \\\"type\\\": \\\"LibraryNode\\\",\\n                      \\\"label\\\": \\\"_MatMult_\\\",\\n                      \\\"attributes\\\": {\\n                        \\\"alpha\\\": 1,\\n                        \\\"beta\\\": 0,\\n                        \\\"name\\\": \\\"_MatMult_\\\",\\n                        \\\"implementation\\\": null,\\n                        \\\"schedule\\\": \\\"FPGA_Device\\\",\\n                        \\\"debuginfo\\\": {\\n                          \\\"type\\\": \\\"DebugInfo\\\",\\n                          \\\"start_line\\\": 0,\\n                          \\\"end_line\\\": 0,\\n                          \\\"start_column\\\": 0,\\n                          \\\"end_column\\\": 0,\\n                          \\\"filename\\\": null\\n                        },\\n                        \\\"label\\\": \\\"_MatMult_\\\",\\n                        \\\"location\\\": {},\\n                        \\\"environments\\\": [],\\n                        \\\"in_connectors\\\": {\\n                          \\\"_a\\\": null,\\n                          \\\"_b\\\": null\\n                        },\\n                        \\\"out_connectors\\\": {\\n                          \\\"_c\\\": null\\n                        }\\n                      },\\n                      \\\"id\\\": 5,\\n                      \\\"scope_entry\\\": null,\\n                      \\\"scope_exit\\\": null,\\n                      \\\"classpath\\\": \\\"dace.libraries.blas.nodes.matmul.MatMul\\\"\\n                    }\\n                  ],\\n                  \\\"edges\\\": [\\n                    {\\n                      \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n                      \\\"attributes\\\": {\\n                        \\\"data\\\": {\\n                          \\\"type\\\": \\\"Memlet\\\",\\n                          \\\"attributes\\\": {\\n                            \\\"volume\\\": \\\"576\\\",\\n                            \\\"dynamic\\\": false,\\n                            \\\"subset\\\": {\\n                              \\\"type\\\": \\\"Range\\\",\\n                              \\\"ranges\\\": [\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                },\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                }\\n                              ]\\n                            },\\n                            \\\"other_subset\\\": null,\\n                            \\\"data\\\": \\\"__A_in\\\",\\n                            \\\"wcr\\\": null,\\n                            \\\"debuginfo\\\": null,\\n                            \\\"wcr_nonatomic\\\": false,\\n                            \\\"allow_oob\\\": false,\\n                            \\\"src_subset\\\": {\\n                              \\\"type\\\": \\\"Range\\\",\\n                              \\\"ranges\\\": [\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                },\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                }\\n                              ]\\n                            },\\n                            \\\"dst_subset\\\": null,\\n                            \\\"is_data_src\\\": true,\\n                            \\\"num_accesses\\\": \\\"576\\\"\\n                          }\\n                        }\\n                      },\\n                      \\\"src\\\": \\\"0\\\",\\n                      \\\"dst\\\": \\\"3\\\",\\n                      \\\"dst_connector\\\": \\\"_a\\\",\\n                      \\\"src_connector\\\": null\\n                    },\\n                    {\\n                      \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n                      \\\"attributes\\\": {\\n                        \\\"data\\\": {\\n                          \\\"type\\\": \\\"Memlet\\\",\\n                          \\\"attributes\\\": {\\n                            \\\"volume\\\": \\\"24\\\",\\n                            \\\"dynamic\\\": false,\\n                            \\\"subset\\\": {\\n                              \\\"type\\\": \\\"Range\\\",\\n                              \\\"ranges\\\": [\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                }\\n                              ]\\n                            },\\n                            \\\"other_subset\\\": null,\\n                            \\\"data\\\": \\\"____tmp0_out\\\",\\n                            \\\"wcr\\\": null,\\n                            \\\"debuginfo\\\": null,\\n                            \\\"wcr_nonatomic\\\": false,\\n                            \\\"allow_oob\\\": false,\\n                            \\\"src_subset\\\": {\\n                              \\\"type\\\": \\\"Range\\\",\\n                              \\\"ranges\\\": [\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                }\\n                              ]\\n                            },\\n                            \\\"dst_subset\\\": null,\\n                            \\\"is_data_src\\\": true,\\n                            \\\"num_accesses\\\": \\\"24\\\"\\n                          }\\n                        }\\n                      },\\n                      \\\"src\\\": \\\"2\\\",\\n                      \\\"dst\\\": \\\"5\\\",\\n                      \\\"dst_connector\\\": \\\"_a\\\",\\n                      \\\"src_connector\\\": null\\n                    },\\n                    {\\n                      \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n                      \\\"attributes\\\": {\\n                        \\\"data\\\": {\\n                          \\\"type\\\": \\\"Memlet\\\",\\n                          \\\"attributes\\\": {\\n                            \\\"volume\\\": \\\"24\\\",\\n                            \\\"dynamic\\\": false,\\n                            \\\"subset\\\": {\\n                              \\\"type\\\": \\\"Range\\\",\\n                              \\\"ranges\\\": [\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                }\\n                              ]\\n                            },\\n                            \\\"other_subset\\\": null,\\n                            \\\"data\\\": \\\"__x_in\\\",\\n                            \\\"wcr\\\": null,\\n                            \\\"debuginfo\\\": null,\\n                            \\\"wcr_nonatomic\\\": false,\\n                            \\\"allow_oob\\\": false,\\n                            \\\"src_subset\\\": {\\n                              \\\"type\\\": \\\"Range\\\",\\n                              \\\"ranges\\\": [\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                }\\n                              ]\\n                            },\\n                            \\\"dst_subset\\\": null,\\n                            \\\"is_data_src\\\": true,\\n                            \\\"num_accesses\\\": \\\"24\\\"\\n                          }\\n                        }\\n                      },\\n                      \\\"src\\\": \\\"1\\\",\\n                      \\\"dst\\\": \\\"3\\\",\\n                      \\\"dst_connector\\\": \\\"_b\\\",\\n                      \\\"src_connector\\\": null\\n                    },\\n                    {\\n                      \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n                      \\\"attributes\\\": {\\n                        \\\"data\\\": {\\n                          \\\"type\\\": \\\"Memlet\\\",\\n                          \\\"attributes\\\": {\\n                            \\\"volume\\\": \\\"576\\\",\\n                            \\\"dynamic\\\": false,\\n                            \\\"subset\\\": {\\n                              \\\"type\\\": \\\"Range\\\",\\n                              \\\"ranges\\\": [\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                },\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                }\\n                              ]\\n                            },\\n                            \\\"other_subset\\\": null,\\n                            \\\"data\\\": \\\"__A_in\\\",\\n                            \\\"wcr\\\": null,\\n                            \\\"debuginfo\\\": null,\\n                            \\\"wcr_nonatomic\\\": false,\\n                            \\\"allow_oob\\\": false,\\n                            \\\"src_subset\\\": {\\n                              \\\"type\\\": \\\"Range\\\",\\n                              \\\"ranges\\\": [\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                },\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                }\\n                              ]\\n                            },\\n                            \\\"dst_subset\\\": null,\\n                            \\\"is_data_src\\\": true,\\n                            \\\"num_accesses\\\": \\\"576\\\"\\n                          }\\n                        }\\n                      },\\n                      \\\"src\\\": \\\"0\\\",\\n                      \\\"dst\\\": \\\"5\\\",\\n                      \\\"dst_connector\\\": \\\"_b\\\",\\n                      \\\"src_connector\\\": null\\n                    },\\n                    {\\n                      \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n                      \\\"attributes\\\": {\\n                        \\\"data\\\": {\\n                          \\\"type\\\": \\\"Memlet\\\",\\n                          \\\"attributes\\\": {\\n                            \\\"volume\\\": \\\"24\\\",\\n                            \\\"dynamic\\\": false,\\n                            \\\"subset\\\": {\\n                              \\\"type\\\": \\\"Range\\\",\\n                              \\\"ranges\\\": [\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                }\\n                              ]\\n                            },\\n                            \\\"other_subset\\\": null,\\n                            \\\"data\\\": \\\"____tmp0_out\\\",\\n                            \\\"wcr\\\": null,\\n                            \\\"debuginfo\\\": null,\\n                            \\\"wcr_nonatomic\\\": false,\\n                            \\\"allow_oob\\\": false,\\n                            \\\"src_subset\\\": null,\\n                            \\\"dst_subset\\\": {\\n                              \\\"type\\\": \\\"Range\\\",\\n                              \\\"ranges\\\": [\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                }\\n                              ]\\n                            },\\n                            \\\"is_data_src\\\": false,\\n                            \\\"num_accesses\\\": \\\"24\\\"\\n                          }\\n                        }\\n                      },\\n                      \\\"src\\\": \\\"3\\\",\\n                      \\\"dst\\\": \\\"2\\\",\\n                      \\\"dst_connector\\\": null,\\n                      \\\"src_connector\\\": \\\"_c\\\"\\n                    },\\n                    {\\n                      \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n                      \\\"attributes\\\": {\\n                        \\\"data\\\": {\\n                          \\\"type\\\": \\\"Memlet\\\",\\n                          \\\"attributes\\\": {\\n                            \\\"volume\\\": \\\"24\\\",\\n                            \\\"dynamic\\\": false,\\n                            \\\"subset\\\": {\\n                              \\\"type\\\": \\\"Range\\\",\\n                              \\\"ranges\\\": [\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                }\\n                              ]\\n                            },\\n                            \\\"other_subset\\\": null,\\n                            \\\"data\\\": \\\"____return_out\\\",\\n                            \\\"wcr\\\": null,\\n                            \\\"debuginfo\\\": null,\\n                            \\\"wcr_nonatomic\\\": false,\\n                            \\\"allow_oob\\\": false,\\n                            \\\"src_subset\\\": null,\\n                            \\\"dst_subset\\\": {\\n                              \\\"type\\\": \\\"Range\\\",\\n                              \\\"ranges\\\": [\\n                                {\\n                                  \\\"start\\\": \\\"0\\\",\\n                                  \\\"end\\\": \\\"23\\\",\\n                                  \\\"step\\\": \\\"1\\\",\\n                                  \\\"tile\\\": \\\"1\\\"\\n                                }\\n                              ]\\n                            },\\n                            \\\"is_data_src\\\": false,\\n                            \\\"num_accesses\\\": \\\"24\\\"\\n                          }\\n                        }\\n                      },\\n                      \\\"src\\\": \\\"5\\\",\\n                      \\\"dst\\\": \\\"4\\\",\\n                      \\\"dst_connector\\\": null,\\n                      \\\"src_connector\\\": \\\"_c\\\"\\n                    }\\n                  ],\\n                  \\\"attributes\\\": {\\n                    \\\"nosync\\\": false,\\n                    \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n                    \\\"symbol_instrument\\\": \\\"No_Instrumentation\\\",\\n                    \\\"symbol_instrument_condition\\\": {\\n                      \\\"string_data\\\": \\\"1\\\",\\n                      \\\"language\\\": \\\"CPP\\\"\\n                    },\\n                    \\\"executions\\\": \\\"1\\\",\\n                    \\\"dynamic_executions\\\": false,\\n                    \\\"ranges\\\": {},\\n                    \\\"location\\\": {},\\n                    \\\"is_collapsed\\\": false\\n                  }\\n                }\\n              ],\\n              \\\"edges\\\": [],\\n              \\\"collapsed\\\": false,\\n              \\\"label\\\": \\\"\\\",\\n              \\\"id\\\": null,\\n              \\\"sdfg_list_id\\\": 1,\\n              \\\"start_state\\\": 0\\n            },\\n            \\\"schedule\\\": \\\"FPGA_Device\\\",\\n            \\\"symbol_mapping\\\": {},\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 1297,\\n              \\\"end_line\\\": 1297,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/sdfg_nesting.py\\\"\\n            },\\n            \\\"is_collapsed\\\": false,\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"no_inline\\\": false,\\n            \\\"unique_name\\\": \\\"\\\",\\n            \\\"label\\\": \\\"atax\\\",\\n            \\\"location\\\": {},\\n            \\\"environments\\\": [],\\n            \\\"in_connectors\\\": {\\n              \\\"__A_in\\\": null,\\n              \\\"____return_in\\\": null,\\n              \\\"____tmp0_out\\\": null,\\n              \\\"__x_in\\\": null\\n            },\\n            \\\"out_connectors\\\": {\\n              \\\"____return_out\\\": null,\\n              \\\"____tmp0_out\\\": null\\n            }\\n          },\\n          \\\"id\\\": 0,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"__tmp0\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 1300,\\n              \\\"end_line\\\": 1300,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/sdfg_nesting.py\\\"\\n            },\\n            \\\"data\\\": \\\"__tmp0\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 1,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"__tmp0\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 1304,\\n              \\\"end_line\\\": 1304,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/sdfg_nesting.py\\\"\\n            },\\n            \\\"data\\\": \\\"__tmp0\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 2,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"fpga_A\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 156,\\n              \\\"end_line\\\": 156,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/fpga_transform_state.py\\\"\\n            },\\n            \\\"data\\\": \\\"fpga_A\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 3,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"fpga_x\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 156,\\n              \\\"end_line\\\": 156,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/fpga_transform_state.py\\\"\\n            },\\n            \\\"data\\\": \\\"fpga_x\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 4,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"fpga___return\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 156,\\n              \\\"end_line\\\": 156,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/fpga_transform_state.py\\\"\\n            },\\n            \\\"data\\\": \\\"fpga___return\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 5,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"fpga___return\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 198,\\n              \\\"end_line\\\": 198,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/fpga_transform_state.py\\\"\\n            },\\n            \\\"data\\\": \\\"fpga___return\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 6,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        }\\n      ],\\n      \\\"edges\\\": [\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"576\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    },\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"fpga_A\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    },\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"dst_subset\\\": null,\\n                \\\"is_data_src\\\": true,\\n                \\\"num_accesses\\\": \\\"576\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"3\\\",\\n          \\\"dst\\\": \\\"0\\\",\\n          \\\"dst_connector\\\": \\\"__A_in\\\",\\n          \\\"src_connector\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"24\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"fpga___return\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"dst_subset\\\": null,\\n                \\\"is_data_src\\\": true,\\n                \\\"num_accesses\\\": \\\"24\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"5\\\",\\n          \\\"dst\\\": \\\"0\\\",\\n          \\\"dst_connector\\\": \\\"____return_in\\\",\\n          \\\"src_connector\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"24\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"__tmp0\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"dst_subset\\\": null,\\n                \\\"is_data_src\\\": true,\\n                \\\"num_accesses\\\": \\\"24\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"1\\\",\\n          \\\"dst\\\": \\\"0\\\",\\n          \\\"dst_connector\\\": \\\"____tmp0_out\\\",\\n          \\\"src_connector\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"24\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"fpga_x\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"dst_subset\\\": null,\\n                \\\"is_data_src\\\": true,\\n                \\\"num_accesses\\\": \\\"24\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"4\\\",\\n          \\\"dst\\\": \\\"0\\\",\\n          \\\"dst_connector\\\": \\\"__x_in\\\",\\n          \\\"src_connector\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"24\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"fpga___return\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": null,\\n                \\\"dst_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"is_data_src\\\": false,\\n                \\\"num_accesses\\\": \\\"24\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"0\\\",\\n          \\\"dst\\\": \\\"6\\\",\\n          \\\"dst_connector\\\": null,\\n          \\\"src_connector\\\": \\\"____return_out\\\"\\n        },\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"24\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"__tmp0\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": null,\\n                \\\"dst_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"is_data_src\\\": false,\\n                \\\"num_accesses\\\": \\\"24\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"0\\\",\\n          \\\"dst\\\": \\\"2\\\",\\n          \\\"dst_connector\\\": null,\\n          \\\"src_connector\\\": \\\"____tmp0_out\\\"\\n        }\\n      ],\\n      \\\"attributes\\\": {\\n        \\\"nosync\\\": false,\\n        \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n        \\\"symbol_instrument\\\": \\\"No_Instrumentation\\\",\\n        \\\"symbol_instrument_condition\\\": {\\n          \\\"string_data\\\": \\\"1\\\",\\n          \\\"language\\\": \\\"CPP\\\"\\n        },\\n        \\\"executions\\\": \\\"0\\\",\\n        \\\"dynamic_executions\\\": true,\\n        \\\"ranges\\\": {},\\n        \\\"location\\\": {},\\n        \\\"is_collapsed\\\": false\\n      }\\n    },\\n    {\\n      \\\"type\\\": \\\"SDFGState\\\",\\n      \\\"label\\\": \\\"pre_atax\\\",\\n      \\\"id\\\": 1,\\n      \\\"collapsed\\\": false,\\n      \\\"scope_dict\\\": {\\n        \\\"-1\\\": [\\n          0,\\n          1,\\n          2,\\n          3,\\n          4,\\n          5\\n        ]\\n      },\\n      \\\"nodes\\\": [\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"A\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 150,\\n              \\\"end_line\\\": 150,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/fpga_transform_state.py\\\"\\n            },\\n            \\\"data\\\": \\\"A\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 0,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"fpga_A\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 151,\\n              \\\"end_line\\\": 151,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/fpga_transform_state.py\\\"\\n            },\\n            \\\"data\\\": \\\"fpga_A\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 1,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"x\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 150,\\n              \\\"end_line\\\": 150,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/fpga_transform_state.py\\\"\\n            },\\n            \\\"data\\\": \\\"x\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 2,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"fpga_x\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 151,\\n              \\\"end_line\\\": 151,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/fpga_transform_state.py\\\"\\n            },\\n            \\\"data\\\": \\\"fpga_x\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 3,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"__return\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 150,\\n              \\\"end_line\\\": 150,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/fpga_transform_state.py\\\"\\n            },\\n            \\\"data\\\": \\\"__return\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 4,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"fpga___return\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 151,\\n              \\\"end_line\\\": 151,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/fpga_transform_state.py\\\"\\n            },\\n            \\\"data\\\": \\\"fpga___return\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 5,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        }\\n      ],\\n      \\\"edges\\\": [\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"576\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    },\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"A\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    },\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"dst_subset\\\": null,\\n                \\\"is_data_src\\\": true,\\n                \\\"num_accesses\\\": \\\"576\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"0\\\",\\n          \\\"dst\\\": \\\"1\\\",\\n          \\\"dst_connector\\\": null,\\n          \\\"src_connector\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"24\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"x\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"dst_subset\\\": null,\\n                \\\"is_data_src\\\": true,\\n                \\\"num_accesses\\\": \\\"24\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"2\\\",\\n          \\\"dst\\\": \\\"3\\\",\\n          \\\"dst_connector\\\": null,\\n          \\\"src_connector\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"24\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"__return\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"dst_subset\\\": null,\\n                \\\"is_data_src\\\": true,\\n                \\\"num_accesses\\\": \\\"24\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"4\\\",\\n          \\\"dst\\\": \\\"5\\\",\\n          \\\"dst_connector\\\": null,\\n          \\\"src_connector\\\": null\\n        }\\n      ],\\n      \\\"attributes\\\": {\\n        \\\"nosync\\\": false,\\n        \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n        \\\"symbol_instrument\\\": \\\"No_Instrumentation\\\",\\n        \\\"symbol_instrument_condition\\\": {\\n          \\\"string_data\\\": \\\"1\\\",\\n          \\\"language\\\": \\\"CPP\\\"\\n        },\\n        \\\"executions\\\": \\\"0\\\",\\n        \\\"dynamic_executions\\\": true,\\n        \\\"ranges\\\": {},\\n        \\\"location\\\": {},\\n        \\\"is_collapsed\\\": false\\n      }\\n    },\\n    {\\n      \\\"type\\\": \\\"SDFGState\\\",\\n      \\\"label\\\": \\\"post_atax\\\",\\n      \\\"id\\\": 2,\\n      \\\"collapsed\\\": false,\\n      \\\"scope_dict\\\": {\\n        \\\"-1\\\": [\\n          0,\\n          1\\n        ]\\n      },\\n      \\\"nodes\\\": [\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"__return\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 193,\\n              \\\"end_line\\\": 193,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/fpga_transform_state.py\\\"\\n            },\\n            \\\"data\\\": \\\"__return\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 0,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        },\\n        {\\n          \\\"type\\\": \\\"AccessNode\\\",\\n          \\\"label\\\": \\\"fpga___return\\\",\\n          \\\"attributes\\\": {\\n            \\\"setzero\\\": false,\\n            \\\"debuginfo\\\": {\\n              \\\"type\\\": \\\"DebugInfo\\\",\\n              \\\"start_line\\\": 194,\\n              \\\"end_line\\\": 194,\\n              \\\"start_column\\\": 0,\\n              \\\"end_column\\\": 0,\\n              \\\"filename\\\": \\\"/home/tdematt/src/dace/dace/transformation/interstate/fpga_transform_state.py\\\"\\n            },\\n            \\\"data\\\": \\\"fpga___return\\\",\\n            \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n            \\\"instrument_condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"CPP\\\"\\n            },\\n            \\\"in_connectors\\\": {},\\n            \\\"out_connectors\\\": {}\\n          },\\n          \\\"id\\\": 1,\\n          \\\"scope_entry\\\": null,\\n          \\\"scope_exit\\\": null\\n        }\\n      ],\\n      \\\"edges\\\": [\\n        {\\n          \\\"type\\\": \\\"MultiConnectorEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"data\\\": {\\n              \\\"type\\\": \\\"Memlet\\\",\\n              \\\"attributes\\\": {\\n                \\\"volume\\\": \\\"24\\\",\\n                \\\"dynamic\\\": false,\\n                \\\"subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"other_subset\\\": null,\\n                \\\"data\\\": \\\"fpga___return\\\",\\n                \\\"wcr\\\": null,\\n                \\\"debuginfo\\\": null,\\n                \\\"wcr_nonatomic\\\": false,\\n                \\\"allow_oob\\\": false,\\n                \\\"src_subset\\\": {\\n                  \\\"type\\\": \\\"Range\\\",\\n                  \\\"ranges\\\": [\\n                    {\\n                      \\\"start\\\": \\\"0\\\",\\n                      \\\"end\\\": \\\"23\\\",\\n                      \\\"step\\\": \\\"1\\\",\\n                      \\\"tile\\\": \\\"1\\\"\\n                    }\\n                  ]\\n                },\\n                \\\"dst_subset\\\": null,\\n                \\\"is_data_src\\\": true,\\n                \\\"num_accesses\\\": \\\"24\\\"\\n              }\\n            }\\n          },\\n          \\\"src\\\": \\\"1\\\",\\n          \\\"dst\\\": \\\"0\\\",\\n          \\\"dst_connector\\\": null,\\n          \\\"src_connector\\\": null\\n        }\\n      ],\\n      \\\"attributes\\\": {\\n        \\\"nosync\\\": false,\\n        \\\"instrument\\\": \\\"No_Instrumentation\\\",\\n        \\\"symbol_instrument\\\": \\\"No_Instrumentation\\\",\\n        \\\"symbol_instrument_condition\\\": {\\n          \\\"string_data\\\": \\\"1\\\",\\n          \\\"language\\\": \\\"CPP\\\"\\n        },\\n        \\\"executions\\\": \\\"0\\\",\\n        \\\"dynamic_executions\\\": true,\\n        \\\"ranges\\\": {},\\n        \\\"location\\\": {},\\n        \\\"is_collapsed\\\": false\\n      }\\n    }\\n  ],\\n  \\\"edges\\\": [\\n    {\\n      \\\"type\\\": \\\"Edge\\\",\\n      \\\"attributes\\\": {\\n        \\\"data\\\": {\\n          \\\"type\\\": \\\"InterstateEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"assignments\\\": {},\\n            \\\"condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"Python\\\"\\n            }\\n          },\\n          \\\"label\\\": \\\"\\\"\\n        }\\n      },\\n      \\\"src\\\": \\\"1\\\",\\n      \\\"dst\\\": \\\"0\\\"\\n    },\\n    {\\n      \\\"type\\\": \\\"Edge\\\",\\n      \\\"attributes\\\": {\\n        \\\"data\\\": {\\n          \\\"type\\\": \\\"InterstateEdge\\\",\\n          \\\"attributes\\\": {\\n            \\\"assignments\\\": {},\\n            \\\"condition\\\": {\\n              \\\"string_data\\\": \\\"1\\\",\\n              \\\"language\\\": \\\"Python\\\"\\n            }\\n          },\\n          \\\"label\\\": \\\"\\\"\\n        }\\n      },\\n      \\\"src\\\": \\\"0\\\",\\n      \\\"dst\\\": \\\"2\\\"\\n    }\\n  ],\\n  \\\"collapsed\\\": false,\\n  \\\"label\\\": \\\"\\\",\\n  \\\"id\\\": null,\\n  \\\"sdfg_list_id\\\": 0,\\n  \\\"start_state\\\": 0,\\n  \\\"dace_version\\\": \\\"0.15\\\"\\n}\";\n",
       "    var sdfv_5891936537463583991 = new SDFV();\n",
       "    var renderer_5891936537463583991 = new SDFGRenderer(sdfv_5891936537463583991, parse_sdfg(sdfg_5891936537463583991),\n",
       "        document.getElementById('contents_5891936537463583991'));\n",
       "</script>"
      ],
      "text/plain": [
       "SDFG (atax)"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from dace.transformation.interstate import FPGATransformSDFG\n",
    "sdfg.apply_transformations(FPGATransformSDFG)\n",
    "sdfg"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This transformation takes care of creating create additional pre- and post-states to perform memory transfers between host and device performing memory transfers between host and device. \n",
    "The actual computation is now scheduled to be executed on the FPGA as an FPGA kernel, and memories accessed by the transformed subgraph are replaced with their FPGA equivalents.\n",
    "\n",
    "Now we can compile and run it for execution (now commented for the sake of the jupyter notebook)."
   ]
  },
  {
   "cell_type": "raw",
   "metadata": {},
   "source": [
    "sdfg.compile()\n",
    "# generate/load input data A and x\n",
    "y = sdfg(A,x, N=N, M=M)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Manually optmize for FPGA execution"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can notice how the current SDFG contains two library nodes Library nodes are high-level nodes that represent two (generic) matrix multiplication. During compilation and optimization, Library Nodes are expanded by replacing them with a subgraph, lowering them towards a concrete implementation of their behavior. For FPGA, it is convenient to do this explicitly. \n",
    "\n",
    "First of all, specialize the two generic matrix multiplication. In this case they are indeed two matrix-vector multiplication (one transposed)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "sdfg = atax.to_sdfg()\n",
    "sdfg.apply_transformations(FPGATransformSDFG)\n",
    "sdfg.expand_library_nodes(recursive=False)\n",
    "sdfg"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "For all matrix-vector multiplications (`gemv` and `gemvt`) we can use the `FPGA_Accumulate` expension this FPGA-oriented expansion iterates over the input matrix in simple row-major order (with optional tiling). The user can also specify a different expansion for each library node. Please refer to the documentation to see [all available FPGA expensions](https://spcldace.readthedocs.io/en/latest/optimization/fpga.html#available-fpga-expansions). We now choose the expansion and apply it (expanding it)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from dace.libraries.blas import Gemv\n",
    "Gemv.default_implementation = \"FPGA_Accumulate\"\n",
    "sdfg.expand_library_nodes()\n",
    "sdfg"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "In the resulting SDFG we can notice how the two `gemv` have been replaced by the corresponding implementations. \n",
    "We note how in this computation the memory access pattern (to the inputs `A` and `x` and output `return`) are known a priori. We can therefore decouple them from the computation creating streaming memory accessors, for the benifit of a simplified circuit implementation. DaCe offers the `StreamingMemory` transformation that automatically does this."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from dace.transformation.dataflow import StreamingMemory\n",
    "sdfg.apply_transformations_repeated([InlineSDFG, StreamingMemory],\n",
    "                                                         [{}, {\n",
    "                                                             'storage': dace.StorageType.FPGA_Local\n",
    "                                                         }],\n",
    "                                                         print_report=True)\n",
    "sdfg"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "As we can notice from the SDFG, the transformation applied 3 times: for the reads from `A` (transposed and non-trasposed), for the reads from `x` and the writings of the final result in memory. While applying the transformation, we also Inlined (\"flattened\") the SDFG so that we can fully analyze data access patterns, and we specified that the resulting streams must be stored in FPGA local memory (BRAM).\n",
    "\n",
    "In more complicated use cases, this can be useful to make use of burst-mode in memory controller (see the [transformation documentation](https://spcldace.readthedocs.io/en/latest/source/dace.transformation.dataflow.html#dace.transformation.dataflow.streaming_memory.StreamingMemory)), or broadcasting off-chip memory to multiple processing elements. \n",
    "\n",
    "It could occurs that subsequent computations share data through off-chip memory. If the memory access patterns are analyzable, we can avoid this undesiderable situation by using the `StreamingComposition` transformation. Similar to `StreamingMemory` this transformation will analyze data access patterns and, when applicable, converts two connected computations  into two separate processing elements, with a stream connecting the results, removing the need of off-chip accesses and enabling the concurrent execution of the two components. This transformation does not apply in the considered use case, but the interested reader can refer to the related [documentation](https://spcldace.readthedocs.io/en/latest/source/dace.transformation.dataflow.html#dace.transformation.dataflow.streaming_memory.StreamingComposition)."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Finally, since in this case we have multiple memory buffer being accessed concurrently, we can distributed them on different memory banks (if the target device supports more than one memory bank)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from dace.transformation.auto.auto_optimize import fpga_auto_opt\n",
    "fpga_auto_opt.fpga_rr_interleave_containers_to_banks(sdfg, num_banks = 4, memory_type = \"DDR\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The `fpga_auto_opt` module contains FPGA-specific optimizations. Another example of automatic optimization that can be applied is `fpga_global_to_local`, that changes the storage of containers allocated in global memory to local memory when this is possible."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Auto-Optimization"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
