$date
	Sat Nov 15 01:19:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 9 ! product [8:0] $end
$var reg 1 " clk $end
$var reg 8 # multiplicand [7:0] $end
$var reg 4 $ multiplier [3:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 8 & multiplicand [7:0] $end
$var wire 4 ' multiplier [3:0] $end
$var wire 1 % rst $end
$var wire 3 ( to_cmp1 [2:0] $end
$var wire 3 ) to_cmp0 [2:0] $end
$var wire 1 * shift_direction $end
$var wire 3 + shift_amount [2:0] $end
$var wire 9 , product [8:0] $end
$var wire 1 - out_enable $end
$var wire 1 . muxsel $end
$var wire 1 / load $end
$var wire 3 0 Tshift_amount [2:0] $end
$var wire 3 1 ALUop [2:0] $end
$scope module CU1 $end
$var wire 1 " clk $end
$var wire 1 % rst $end
$var wire 3 2 cmp1 [2:0] $end
$var wire 3 3 cmp0 [2:0] $end
$var parameter 2 4 S0 $end
$var parameter 2 5 S1 $end
$var parameter 2 6 S2 $end
$var reg 3 7 ALUop [2:0] $end
$var reg 2 8 NS [1:0] $end
$var reg 2 9 PS [1:0] $end
$var reg 3 : Tshift_amount [2:0] $end
$var reg 1 / load $end
$var reg 1 . muxsel $end
$var reg 1 - out_enable $end
$var reg 3 ; shift_amount [2:0] $end
$var reg 1 * shift_direction $end
$upscope $end
$scope module DP1 $end
$var wire 3 < ALUop [2:0] $end
$var wire 3 = Tshift_amount [2:0] $end
$var wire 1 " clk $end
$var wire 1 / load $end
$var wire 8 > multiplicand [7:0] $end
$var wire 4 ? multiplier [3:0] $end
$var wire 1 . muxsel $end
$var wire 1 - out_enable $end
$var wire 1 % rst $end
$var wire 3 @ shift_amount [2:0] $end
$var wire 1 * shift_direction $end
$var wire 9 A to_ALU_A [8:0] $end
$var wire 8 B to_A [7:0] $end
$var wire 9 C product [8:0] $end
$var wire 8 D fromP [7:0] $end
$var wire 9 E fromALU [8:0] $end
$var wire 3 F cmp1 [2:0] $end
$var wire 3 G cmp0 [2:0] $end
$scope module Tshift $end
$var wire 9 H data [8:0] $end
$var wire 9 I outp [8:0] $end
$var wire 3 J shamt [2:0] $end
$var wire 1 * shdir $end
$upscope $end
$scope module alu1 $end
$var wire 8 K A [7:0] $end
$var wire 3 L S [2:0] $end
$var wire 3 M shamt [2:0] $end
$var wire 1 * shdir $end
$var wire 8 N sum [7:0] $end
$var wire 9 O outp [8:0] $end
$var wire 1 P cout $end
$var wire 8 Q B [7:0] $end
$scope module add_sub $end
$var wire 3 R S [2:0] $end
$var wire 8 S Y [7:0] $end
$var wire 8 T to_A [7:0] $end
$var wire 7 U c [6:0] $end
$var wire 8 V X [7:0] $end
$var wire 8 W G [7:0] $end
$var wire 1 P Cout $end
$scope module fulladder0 $end
$var wire 1 X A $end
$var wire 1 Y B $end
$var wire 1 Z CI $end
$var wire 1 [ S $end
$var wire 1 \ CO $end
$upscope $end
$scope module fulladder1 $end
$var wire 1 ] A $end
$var wire 1 ^ B $end
$var wire 1 _ CI $end
$var wire 1 ` S $end
$var wire 1 a CO $end
$upscope $end
$scope module fulladder2 $end
$var wire 1 b A $end
$var wire 1 c B $end
$var wire 1 d CI $end
$var wire 1 e S $end
$var wire 1 f CO $end
$upscope $end
$scope module fulladder3 $end
$var wire 1 g A $end
$var wire 1 h B $end
$var wire 1 i CI $end
$var wire 1 j S $end
$var wire 1 k CO $end
$upscope $end
$scope module fulladder4 $end
$var wire 1 l A $end
$var wire 1 m B $end
$var wire 1 n CI $end
$var wire 1 o S $end
$var wire 1 p CO $end
$upscope $end
$scope module fulladder5 $end
$var wire 1 q A $end
$var wire 1 r B $end
$var wire 1 s CI $end
$var wire 1 t S $end
$var wire 1 u CO $end
$upscope $end
$scope module fulladder6 $end
$var wire 1 v A $end
$var wire 1 w B $end
$var wire 1 x CI $end
$var wire 1 y S $end
$var wire 1 z CO $end
$upscope $end
$scope module fulladder7 $end
$var wire 1 { A $end
$var wire 1 | B $end
$var wire 1 } CI $end
$var wire 1 ~ S $end
$var wire 1 P CO $end
$upscope $end
$upscope $end
$scope module shift $end
$var wire 9 !" data [8:0] $end
$var wire 3 "" shamt [2:0] $end
$var wire 1 * shdir $end
$var wire 9 #" outp [8:0] $end
$upscope $end
$upscope $end
$scope module compare0 $end
$var wire 3 $" X [2:0] $end
$var wire 3 %" Y [2:0] $end
$upscope $end
$scope module compare1 $end
$var wire 3 &" X [2:0] $end
$var wire 3 '" Y [2:0] $end
$upscope $end
$scope module mux $end
$var wire 8 (" A [7:0] $end
$var wire 8 )" B [7:0] $end
$var wire 1 . sel $end
$var wire 8 *" outp [7:0] $end
$upscope $end
$scope module regP $end
$var wire 8 +" D [7:0] $end
$var wire 1 " clk $end
$var wire 1 / load $end
$var wire 1 % rst $end
$var parameter 32 ," N $end
$var reg 8 -" Q [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 ,"
b10 6
b1 5
b0 4
$end
#0
$dumpvars
b0 -"
bx +"
bx *"
b0 )"
bx ("
bx '"
bx &"
bx %"
bx0 $"
bx #"
bx ""
bx !"
x~
x}
0|
x{
xz
xy
xx
0w
xv
xu
xt
xs
0r
xq
xp
xo
xn
0m
xl
xk
xj
xi
0h
xg
xf
xe
xd
0c
xb
xa
x`
x_
0^
x]
x\
x[
xZ
0Y
xX
bx W
b0 V
bx U
bx T
bx S
bx R
b0 Q
xP
bx O
bx N
bx M
bx L
bx K
b0 J
b0xxxxxxxx I
b0xxxxxxxx H
bx G
bx F
bx E
b0 D
bz C
bx B
b0xxxxxxxx A
bx @
bx ?
bx >
b0 =
bx <
bx ;
b0 :
b0 9
b1 8
bx 7
bx 3
bx 2
bx 1
b0 0
1/
x.
0-
bz ,
bx +
0*
bx )
bx (
bx '
bx &
0%
bx $
bx #
0"
bz !
$end
#2000
0~
0P
0}
0y
0z
0x
0t
0u
0s
0o
0p
0n
0j
0k
0i
1e
0f
0d
1`
0a
0{
0v
0q
0l
0g
0]
1_
b110 !"
b110 N
b110 W
0[
b1 U
1\
1b
1X
b101 T
b1100 +"
b1100 E
b1100 O
b1100 #"
1Z
b1 +
b1 ;
b1 @
b1 M
b1 ""
b101 1
b101 7
b101 <
b101 L
b101 R
0.
b11 )
b11 3
b11 G
b11 %"
b0 (
b0 2
b0 F
b0 '"
b11111010 K
b11111010 S
b11111010 A
b11111010 I
b100 $"
b111 &"
b11111010 H
b11111010 B
b11111010 *"
b1110 $
b1110 '
b1110 ?
b11111010 #
b11111010 &
b11111010 >
b11111010 ("
1%
#5000
0x
0u
0s
0~
0y
0t
0p
0{
0v
0q
0l
0g
0b
0]
0X
0`
b0 T
0_
b0 K
b0 S
0[
0\
b0 H
b0 B
b0 *"
b0 A
b0 I
0Z
b10 8
b10 0
b10 :
b10 =
b10 J
b10 1
b10 7
b10 <
b10 L
b10 R
1.
b0 +
b0 ;
b0 @
b0 M
b0 ""
0o
0n
b1100 +"
0k
b1100 E
b1100 O
b1100 #"
0i
1j
b1100 !"
b1100 N
b1100 W
1e
b0 U
0f
1h
1c
b1100 D
b1100 Q
b1100 V
b1100 -"
b1 9
1"
#10000
0"
#15000
b11111010 K
b11111010 S
b11111010 A
b11111010 I
b11111010 H
b11111010 B
b11111010 *"
b1100 !
b1100 ,
b1100 C
b0 0
b0 :
b0 =
b0 J
b0 1
b0 7
b0 <
b0 L
b0 R
1-
0.
0/
b10 9
1"
#20000
0"
#25000
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#50000
0"
#52000
