// Seed: 3537480764
module module_0;
  parameter id_1 = 1;
  logic id_2, id_3 = id_1[-1];
endmodule
module module_1 #(
    parameter id_2 = 32'd36
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7[1 : 1],
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout uwire id_8;
  output logic [7:0] id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire _id_2;
  module_0 modCall_1 ();
  input wire id_1;
  xnor primCall (id_10, id_3, id_4, id_6, id_8, id_9);
  wire [id_2 : 1] id_12;
  assign id_8 = (1);
endmodule
