{
  "module_name": "iavf_type.h",
  "hash_id": "9a63b680d483ccd68d19f4fea7e3f0bb08d3dd35b175291b32c7793124d5e2a3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/iavf/iavf_type.h",
  "human_readable_source": " \n \n\n#ifndef _IAVF_TYPE_H_\n#define _IAVF_TYPE_H_\n\n#include \"iavf_status.h\"\n#include \"iavf_osdep.h\"\n#include \"iavf_register.h\"\n#include \"iavf_adminq.h\"\n#include \"iavf_devids.h\"\n\n#define IAVF_RXQ_CTX_DBUFF_SHIFT 7\n\n \n#define IAVF_MASK(mask, shift) ((u32)(mask) << (shift))\n\n#define IAVF_MAX_VSI_QP\t\t\t16\n#define IAVF_MAX_VF_VSI\t\t\t3\n#define IAVF_MAX_CHAINED_RX_BUFFERS\t5\n\n \nstruct iavf_hw;\ntypedef void (*IAVF_ADMINQ_CALLBACK)(struct iavf_hw *, struct iavf_aq_desc *);\n\n \n\n#define IAVF_DESC_UNUSED(R)\t\\\n\t((((R)->next_to_clean > (R)->next_to_use) ? 0 : (R)->count) + \\\n\t(R)->next_to_clean - (R)->next_to_use - 1)\n\n \n#define IAVF_QTX_CTL_VF_QUEUE\t0x0\n#define IAVF_QTX_CTL_VM_QUEUE\t0x1\n#define IAVF_QTX_CTL_PF_QUEUE\t0x2\n\n \nenum iavf_debug_mask {\n\tIAVF_DEBUG_INIT\t\t\t= 0x00000001,\n\tIAVF_DEBUG_RELEASE\t\t= 0x00000002,\n\n\tIAVF_DEBUG_LINK\t\t\t= 0x00000010,\n\tIAVF_DEBUG_PHY\t\t\t= 0x00000020,\n\tIAVF_DEBUG_HMC\t\t\t= 0x00000040,\n\tIAVF_DEBUG_NVM\t\t\t= 0x00000080,\n\tIAVF_DEBUG_LAN\t\t\t= 0x00000100,\n\tIAVF_DEBUG_FLOW\t\t\t= 0x00000200,\n\tIAVF_DEBUG_DCB\t\t\t= 0x00000400,\n\tIAVF_DEBUG_DIAG\t\t\t= 0x00000800,\n\tIAVF_DEBUG_FD\t\t\t= 0x00001000,\n\tIAVF_DEBUG_PACKAGE\t\t= 0x00002000,\n\n\tIAVF_DEBUG_AQ_MESSAGE\t\t= 0x01000000,\n\tIAVF_DEBUG_AQ_DESCRIPTOR\t= 0x02000000,\n\tIAVF_DEBUG_AQ_DESC_BUFFER\t= 0x04000000,\n\tIAVF_DEBUG_AQ_COMMAND\t\t= 0x06000000,\n\tIAVF_DEBUG_AQ\t\t\t= 0x0F000000,\n\n\tIAVF_DEBUG_USER\t\t\t= 0xF0000000,\n\n\tIAVF_DEBUG_ALL\t\t\t= 0xFFFFFFFF\n};\n\n \nenum iavf_mac_type {\n\tIAVF_MAC_UNKNOWN = 0,\n\tIAVF_MAC_XL710,\n\tIAVF_MAC_VF,\n\tIAVF_MAC_X722,\n\tIAVF_MAC_X722_VF,\n\tIAVF_MAC_GENERIC,\n};\n\nenum iavf_vsi_type {\n\tIAVF_VSI_MAIN\t= 0,\n\tIAVF_VSI_VMDQ1\t= 1,\n\tIAVF_VSI_VMDQ2\t= 2,\n\tIAVF_VSI_CTRL\t= 3,\n\tIAVF_VSI_FCOE\t= 4,\n\tIAVF_VSI_MIRROR\t= 5,\n\tIAVF_VSI_SRIOV\t= 6,\n\tIAVF_VSI_FDIR\t= 7,\n\tIAVF_VSI_TYPE_UNKNOWN\n};\n\nenum iavf_queue_type {\n\tIAVF_QUEUE_TYPE_RX = 0,\n\tIAVF_QUEUE_TYPE_TX,\n\tIAVF_QUEUE_TYPE_PE_CEQ,\n\tIAVF_QUEUE_TYPE_UNKNOWN\n};\n\n#define IAVF_HW_CAP_MAX_GPIO\t\t30\n \nstruct iavf_hw_capabilities {\n\tbool dcb;\n\tbool fcoe;\n\tu32 num_vsis;\n\tu32 num_rx_qp;\n\tu32 num_tx_qp;\n\tu32 base_queue;\n\tu32 num_msix_vectors_vf;\n};\n\nstruct iavf_mac_info {\n\tenum iavf_mac_type type;\n\tu8 addr[ETH_ALEN];\n\tu8 perm_addr[ETH_ALEN];\n\tu8 san_addr[ETH_ALEN];\n\tu16 max_fcoeq;\n};\n\n \nenum iavf_bus_type {\n\tiavf_bus_type_unknown = 0,\n\tiavf_bus_type_pci,\n\tiavf_bus_type_pcix,\n\tiavf_bus_type_pci_express,\n\tiavf_bus_type_reserved\n};\n\n \nenum iavf_bus_speed {\n\tiavf_bus_speed_unknown\t= 0,\n\tiavf_bus_speed_33\t= 33,\n\tiavf_bus_speed_66\t= 66,\n\tiavf_bus_speed_100\t= 100,\n\tiavf_bus_speed_120\t= 120,\n\tiavf_bus_speed_133\t= 133,\n\tiavf_bus_speed_2500\t= 2500,\n\tiavf_bus_speed_5000\t= 5000,\n\tiavf_bus_speed_8000\t= 8000,\n\tiavf_bus_speed_reserved\n};\n\n \nenum iavf_bus_width {\n\tiavf_bus_width_unknown\t= 0,\n\tiavf_bus_width_pcie_x1\t= 1,\n\tiavf_bus_width_pcie_x2\t= 2,\n\tiavf_bus_width_pcie_x4\t= 4,\n\tiavf_bus_width_pcie_x8\t= 8,\n\tiavf_bus_width_32\t= 32,\n\tiavf_bus_width_64\t= 64,\n\tiavf_bus_width_reserved\n};\n\n \nstruct iavf_bus_info {\n\tenum iavf_bus_speed speed;\n\tenum iavf_bus_width width;\n\tenum iavf_bus_type type;\n\n\tu16 func;\n\tu16 device;\n\tu16 lan_id;\n\tu16 bus_id;\n};\n\n#define IAVF_MAX_USER_PRIORITY\t\t8\n \nstruct iavf_hw {\n\tu8 __iomem *hw_addr;\n\tvoid *back;\n\n\t \n\tstruct iavf_mac_info mac;\n\tstruct iavf_bus_info bus;\n\n\t \n\tu16 device_id;\n\tu16 vendor_id;\n\tu16 subsystem_device_id;\n\tu16 subsystem_vendor_id;\n\tu8 revision_id;\n\n\t \n\tstruct iavf_hw_capabilities dev_caps;\n\n\t \n\tstruct iavf_adminq_info aq;\n\n\t \n\tu32 debug_mask;\n\tchar err_str[16];\n};\n\n \nunion iavf_16byte_rx_desc {\n\tstruct {\n\t\t__le64 pkt_addr;  \n\t\t__le64 hdr_addr;  \n\t} read;\n\tstruct {\n\t\tstruct {\n\t\t\tstruct {\n\t\t\t\tunion {\n\t\t\t\t\t__le16 mirroring_status;\n\t\t\t\t\t__le16 fcoe_ctx_id;\n\t\t\t\t} mirr_fcoe;\n\t\t\t\t__le16 l2tag1;\n\t\t\t} lo_dword;\n\t\t\tunion {\n\t\t\t\t__le32 rss;  \n\t\t\t\t__le32 fd_id;  \n\t\t\t\t__le32 fcoe_param;  \n\t\t\t} hi_dword;\n\t\t} qword0;\n\t\tstruct {\n\t\t\t \n\t\t\t__le64 status_error_len;\n\t\t} qword1;\n\t} wb;   \n};\n\nunion iavf_32byte_rx_desc {\n\tstruct {\n\t\t__le64  pkt_addr;  \n\t\t__le64  hdr_addr;  \n\t\t\t \n\t\t__le64  rsvd1;\n\t\t__le64  rsvd2;\n\t} read;\n\tstruct {\n\t\tstruct {\n\t\t\tstruct {\n\t\t\t\tunion {\n\t\t\t\t\t__le16 mirroring_status;\n\t\t\t\t\t__le16 fcoe_ctx_id;\n\t\t\t\t} mirr_fcoe;\n\t\t\t\t__le16 l2tag1;\n\t\t\t} lo_dword;\n\t\t\tunion {\n\t\t\t\t__le32 rss;  \n\t\t\t\t__le32 fcoe_param;  \n\t\t\t\t \n\t\t\t\t__le32 fd_id;\n\t\t\t} hi_dword;\n\t\t} qword0;\n\t\tstruct {\n\t\t\t \n\t\t\t__le64 status_error_len;\n\t\t} qword1;\n\t\tstruct {\n\t\t\t__le16 ext_status;  \n\t\t\t__le16 rsvd;\n\t\t\t__le16 l2tag2_1;\n\t\t\t__le16 l2tag2_2;\n\t\t} qword2;\n\t\tstruct {\n\t\t\tunion {\n\t\t\t\t__le32 flex_bytes_lo;\n\t\t\t\t__le32 pe_status;\n\t\t\t} lo_dword;\n\t\t\tunion {\n\t\t\t\t__le32 flex_bytes_hi;\n\t\t\t\t__le32 fd_id;\n\t\t\t} hi_dword;\n\t\t} qword3;\n\t} wb;   \n};\n\nenum iavf_rx_desc_status_bits {\n\t \n\tIAVF_RX_DESC_STATUS_DD_SHIFT\t\t= 0,\n\tIAVF_RX_DESC_STATUS_EOF_SHIFT\t\t= 1,\n\tIAVF_RX_DESC_STATUS_L2TAG1P_SHIFT\t= 2,\n\tIAVF_RX_DESC_STATUS_L3L4P_SHIFT\t\t= 3,\n\tIAVF_RX_DESC_STATUS_CRCP_SHIFT\t\t= 4,\n\tIAVF_RX_DESC_STATUS_TSYNINDX_SHIFT\t= 5,  \n\tIAVF_RX_DESC_STATUS_TSYNVALID_SHIFT\t= 7,\n\t \n\tIAVF_RX_DESC_STATUS_EXT_UDP_0_SHIFT\t= 8,\n\tIAVF_RX_DESC_STATUS_UMBCAST_SHIFT\t= 9,  \n\tIAVF_RX_DESC_STATUS_FLM_SHIFT\t\t= 11,\n\tIAVF_RX_DESC_STATUS_FLTSTAT_SHIFT\t= 12,  \n\tIAVF_RX_DESC_STATUS_LPBK_SHIFT\t\t= 14,\n\tIAVF_RX_DESC_STATUS_IPV6EXADD_SHIFT\t= 15,\n\tIAVF_RX_DESC_STATUS_RESERVED_SHIFT\t= 16,  \n\t \n\tIAVF_RX_DESC_STATUS_INT_UDP_0_SHIFT\t= 18,\n\tIAVF_RX_DESC_STATUS_LAST  \n};\n\n#define IAVF_RXD_QW1_STATUS_SHIFT\t0\n#define IAVF_RXD_QW1_STATUS_MASK\t((BIT(IAVF_RX_DESC_STATUS_LAST) - 1) \\\n\t\t\t\t\t << IAVF_RXD_QW1_STATUS_SHIFT)\n\n#define IAVF_RXD_QW1_STATUS_TSYNINDX_SHIFT IAVF_RX_DESC_STATUS_TSYNINDX_SHIFT\n#define IAVF_RXD_QW1_STATUS_TSYNINDX_MASK  (0x3UL << \\\n\t\t\t\t\t    IAVF_RXD_QW1_STATUS_TSYNINDX_SHIFT)\n\n#define IAVF_RXD_QW1_STATUS_TSYNVALID_SHIFT IAVF_RX_DESC_STATUS_TSYNVALID_SHIFT\n#define IAVF_RXD_QW1_STATUS_TSYNVALID_MASK \\\n\t\t\t\t    BIT_ULL(IAVF_RXD_QW1_STATUS_TSYNVALID_SHIFT)\n\nenum iavf_rx_desc_fltstat_values {\n\tIAVF_RX_DESC_FLTSTAT_NO_DATA\t= 0,\n\tIAVF_RX_DESC_FLTSTAT_RSV_FD_ID\t= 1,  \n\tIAVF_RX_DESC_FLTSTAT_RSV\t= 2,\n\tIAVF_RX_DESC_FLTSTAT_RSS_HASH\t= 3,\n};\n\n#define IAVF_RXD_QW1_ERROR_SHIFT\t19\n#define IAVF_RXD_QW1_ERROR_MASK\t\t(0xFFUL << IAVF_RXD_QW1_ERROR_SHIFT)\n\nenum iavf_rx_desc_error_bits {\n\t \n\tIAVF_RX_DESC_ERROR_RXE_SHIFT\t\t= 0,\n\tIAVF_RX_DESC_ERROR_RECIPE_SHIFT\t\t= 1,\n\tIAVF_RX_DESC_ERROR_HBO_SHIFT\t\t= 2,\n\tIAVF_RX_DESC_ERROR_L3L4E_SHIFT\t\t= 3,  \n\tIAVF_RX_DESC_ERROR_IPE_SHIFT\t\t= 3,\n\tIAVF_RX_DESC_ERROR_L4E_SHIFT\t\t= 4,\n\tIAVF_RX_DESC_ERROR_EIPE_SHIFT\t\t= 5,\n\tIAVF_RX_DESC_ERROR_OVERSIZE_SHIFT\t= 6,\n\tIAVF_RX_DESC_ERROR_PPRS_SHIFT\t\t= 7\n};\n\nenum iavf_rx_desc_error_l3l4e_fcoe_masks {\n\tIAVF_RX_DESC_ERROR_L3L4E_NONE\t\t= 0,\n\tIAVF_RX_DESC_ERROR_L3L4E_PROT\t\t= 1,\n\tIAVF_RX_DESC_ERROR_L3L4E_FC\t\t= 2,\n\tIAVF_RX_DESC_ERROR_L3L4E_DMAC_ERR\t= 3,\n\tIAVF_RX_DESC_ERROR_L3L4E_DMAC_WARN\t= 4\n};\n\n#define IAVF_RXD_QW1_PTYPE_SHIFT\t30\n#define IAVF_RXD_QW1_PTYPE_MASK\t\t(0xFFULL << IAVF_RXD_QW1_PTYPE_SHIFT)\n\n \nenum iavf_rx_l2_ptype {\n\tIAVF_RX_PTYPE_L2_RESERVED\t\t\t= 0,\n\tIAVF_RX_PTYPE_L2_MAC_PAY2\t\t\t= 1,\n\tIAVF_RX_PTYPE_L2_TIMESYNC_PAY2\t\t\t= 2,\n\tIAVF_RX_PTYPE_L2_FIP_PAY2\t\t\t= 3,\n\tIAVF_RX_PTYPE_L2_OUI_PAY2\t\t\t= 4,\n\tIAVF_RX_PTYPE_L2_MACCNTRL_PAY2\t\t\t= 5,\n\tIAVF_RX_PTYPE_L2_LLDP_PAY2\t\t\t= 6,\n\tIAVF_RX_PTYPE_L2_ECP_PAY2\t\t\t= 7,\n\tIAVF_RX_PTYPE_L2_EVB_PAY2\t\t\t= 8,\n\tIAVF_RX_PTYPE_L2_QCN_PAY2\t\t\t= 9,\n\tIAVF_RX_PTYPE_L2_EAPOL_PAY2\t\t\t= 10,\n\tIAVF_RX_PTYPE_L2_ARP\t\t\t\t= 11,\n\tIAVF_RX_PTYPE_L2_FCOE_PAY3\t\t\t= 12,\n\tIAVF_RX_PTYPE_L2_FCOE_FCDATA_PAY3\t\t= 13,\n\tIAVF_RX_PTYPE_L2_FCOE_FCRDY_PAY3\t\t= 14,\n\tIAVF_RX_PTYPE_L2_FCOE_FCRSP_PAY3\t\t= 15,\n\tIAVF_RX_PTYPE_L2_FCOE_FCOTHER_PA\t\t= 16,\n\tIAVF_RX_PTYPE_L2_FCOE_VFT_PAY3\t\t\t= 17,\n\tIAVF_RX_PTYPE_L2_FCOE_VFT_FCDATA\t\t= 18,\n\tIAVF_RX_PTYPE_L2_FCOE_VFT_FCRDY\t\t\t= 19,\n\tIAVF_RX_PTYPE_L2_FCOE_VFT_FCRSP\t\t\t= 20,\n\tIAVF_RX_PTYPE_L2_FCOE_VFT_FCOTHER\t\t= 21,\n\tIAVF_RX_PTYPE_GRENAT4_MAC_PAY3\t\t\t= 58,\n\tIAVF_RX_PTYPE_GRENAT4_MACVLAN_IPV6_ICMP_PAY4\t= 87,\n\tIAVF_RX_PTYPE_GRENAT6_MAC_PAY3\t\t\t= 124,\n\tIAVF_RX_PTYPE_GRENAT6_MACVLAN_IPV6_ICMP_PAY4\t= 153\n};\n\nstruct iavf_rx_ptype_decoded {\n\tu32 known:1;\n\tu32 outer_ip:1;\n\tu32 outer_ip_ver:1;\n\tu32 outer_frag:1;\n\tu32 tunnel_type:3;\n\tu32 tunnel_end_prot:2;\n\tu32 tunnel_end_frag:1;\n\tu32 inner_prot:4;\n\tu32 payload_layer:3;\n};\n\nenum iavf_rx_ptype_outer_ip {\n\tIAVF_RX_PTYPE_OUTER_L2\t= 0,\n\tIAVF_RX_PTYPE_OUTER_IP\t= 1\n};\n\nenum iavf_rx_ptype_outer_ip_ver {\n\tIAVF_RX_PTYPE_OUTER_NONE\t= 0,\n\tIAVF_RX_PTYPE_OUTER_IPV4\t= 0,\n\tIAVF_RX_PTYPE_OUTER_IPV6\t= 1\n};\n\nenum iavf_rx_ptype_outer_fragmented {\n\tIAVF_RX_PTYPE_NOT_FRAG\t= 0,\n\tIAVF_RX_PTYPE_FRAG\t= 1\n};\n\nenum iavf_rx_ptype_tunnel_type {\n\tIAVF_RX_PTYPE_TUNNEL_NONE\t\t= 0,\n\tIAVF_RX_PTYPE_TUNNEL_IP_IP\t\t= 1,\n\tIAVF_RX_PTYPE_TUNNEL_IP_GRENAT\t\t= 2,\n\tIAVF_RX_PTYPE_TUNNEL_IP_GRENAT_MAC\t= 3,\n\tIAVF_RX_PTYPE_TUNNEL_IP_GRENAT_MAC_VLAN\t= 4,\n};\n\nenum iavf_rx_ptype_tunnel_end_prot {\n\tIAVF_RX_PTYPE_TUNNEL_END_NONE\t= 0,\n\tIAVF_RX_PTYPE_TUNNEL_END_IPV4\t= 1,\n\tIAVF_RX_PTYPE_TUNNEL_END_IPV6\t= 2,\n};\n\nenum iavf_rx_ptype_inner_prot {\n\tIAVF_RX_PTYPE_INNER_PROT_NONE\t\t= 0,\n\tIAVF_RX_PTYPE_INNER_PROT_UDP\t\t= 1,\n\tIAVF_RX_PTYPE_INNER_PROT_TCP\t\t= 2,\n\tIAVF_RX_PTYPE_INNER_PROT_SCTP\t\t= 3,\n\tIAVF_RX_PTYPE_INNER_PROT_ICMP\t\t= 4,\n\tIAVF_RX_PTYPE_INNER_PROT_TIMESYNC\t= 5\n};\n\nenum iavf_rx_ptype_payload_layer {\n\tIAVF_RX_PTYPE_PAYLOAD_LAYER_NONE\t= 0,\n\tIAVF_RX_PTYPE_PAYLOAD_LAYER_PAY2\t= 1,\n\tIAVF_RX_PTYPE_PAYLOAD_LAYER_PAY3\t= 2,\n\tIAVF_RX_PTYPE_PAYLOAD_LAYER_PAY4\t= 3,\n};\n\n#define IAVF_RXD_QW1_LENGTH_PBUF_SHIFT\t38\n#define IAVF_RXD_QW1_LENGTH_PBUF_MASK\t(0x3FFFULL << \\\n\t\t\t\t\t IAVF_RXD_QW1_LENGTH_PBUF_SHIFT)\n\n#define IAVF_RXD_QW1_LENGTH_HBUF_SHIFT\t52\n#define IAVF_RXD_QW1_LENGTH_HBUF_MASK\t(0x7FFULL << \\\n\t\t\t\t\t IAVF_RXD_QW1_LENGTH_HBUF_SHIFT)\n\n#define IAVF_RXD_QW1_LENGTH_SPH_SHIFT\t63\n#define IAVF_RXD_QW1_LENGTH_SPH_MASK\tBIT_ULL(IAVF_RXD_QW1_LENGTH_SPH_SHIFT)\n\nenum iavf_rx_desc_ext_status_bits {\n\t \n\tIAVF_RX_DESC_EXT_STATUS_L2TAG2P_SHIFT\t= 0,\n\tIAVF_RX_DESC_EXT_STATUS_L2TAG3P_SHIFT\t= 1,\n\tIAVF_RX_DESC_EXT_STATUS_FLEXBL_SHIFT\t= 2,  \n\tIAVF_RX_DESC_EXT_STATUS_FLEXBH_SHIFT\t= 4,  \n\tIAVF_RX_DESC_EXT_STATUS_FDLONGB_SHIFT\t= 9,\n\tIAVF_RX_DESC_EXT_STATUS_FCOELONGB_SHIFT\t= 10,\n\tIAVF_RX_DESC_EXT_STATUS_PELONGB_SHIFT\t= 11,\n};\n\nenum iavf_rx_desc_pe_status_bits {\n\t \n\tIAVF_RX_DESC_PE_STATUS_QPID_SHIFT\t= 0,  \n\tIAVF_RX_DESC_PE_STATUS_L4PORT_SHIFT\t= 0,  \n\tIAVF_RX_DESC_PE_STATUS_IPINDEX_SHIFT\t= 16,  \n\tIAVF_RX_DESC_PE_STATUS_QPIDHIT_SHIFT\t= 24,\n\tIAVF_RX_DESC_PE_STATUS_APBVTHIT_SHIFT\t= 25,\n\tIAVF_RX_DESC_PE_STATUS_PORTV_SHIFT\t= 26,\n\tIAVF_RX_DESC_PE_STATUS_URG_SHIFT\t= 27,\n\tIAVF_RX_DESC_PE_STATUS_IPFRAG_SHIFT\t= 28,\n\tIAVF_RX_DESC_PE_STATUS_IPOPT_SHIFT\t= 29\n};\n\n#define IAVF_RX_PROG_STATUS_DESC_LENGTH_SHIFT\t\t38\n#define IAVF_RX_PROG_STATUS_DESC_LENGTH\t\t\t0x2000000\n\n#define IAVF_RX_PROG_STATUS_DESC_QW1_PROGID_SHIFT\t2\n#define IAVF_RX_PROG_STATUS_DESC_QW1_PROGID_MASK\t(0x7UL << \\\n\t\t\t\tIAVF_RX_PROG_STATUS_DESC_QW1_PROGID_SHIFT)\n\n#define IAVF_RX_PROG_STATUS_DESC_QW1_ERROR_SHIFT\t19\n#define IAVF_RX_PROG_STATUS_DESC_QW1_ERROR_MASK\t\t(0x3FUL << \\\n\t\t\t\tIAVF_RX_PROG_STATUS_DESC_QW1_ERROR_SHIFT)\n\nenum iavf_rx_prog_status_desc_status_bits {\n\t \n\tIAVF_RX_PROG_STATUS_DESC_DD_SHIFT\t= 0,\n\tIAVF_RX_PROG_STATUS_DESC_PROG_ID_SHIFT\t= 2  \n};\n\nenum iavf_rx_prog_status_desc_prog_id_masks {\n\tIAVF_RX_PROG_STATUS_DESC_FD_FILTER_STATUS\t= 1,\n\tIAVF_RX_PROG_STATUS_DESC_FCOE_CTXT_PROG_STATUS\t= 2,\n\tIAVF_RX_PROG_STATUS_DESC_FCOE_CTXT_INVL_STATUS\t= 4,\n};\n\nenum iavf_rx_prog_status_desc_error_bits {\n\t \n\tIAVF_RX_PROG_STATUS_DESC_FD_TBL_FULL_SHIFT\t= 0,\n\tIAVF_RX_PROG_STATUS_DESC_NO_FD_ENTRY_SHIFT\t= 1,\n\tIAVF_RX_PROG_STATUS_DESC_FCOE_TBL_FULL_SHIFT\t= 2,\n\tIAVF_RX_PROG_STATUS_DESC_FCOE_CONFLICT_SHIFT\t= 3\n};\n\n \nstruct iavf_tx_desc {\n\t__le64 buffer_addr;  \n\t__le64 cmd_type_offset_bsz;\n};\n\n#define IAVF_TXD_QW1_DTYPE_SHIFT\t0\n#define IAVF_TXD_QW1_DTYPE_MASK\t\t(0xFUL << IAVF_TXD_QW1_DTYPE_SHIFT)\n\nenum iavf_tx_desc_dtype_value {\n\tIAVF_TX_DESC_DTYPE_DATA\t\t= 0x0,\n\tIAVF_TX_DESC_DTYPE_NOP\t\t= 0x1,  \n\tIAVF_TX_DESC_DTYPE_CONTEXT\t= 0x1,\n\tIAVF_TX_DESC_DTYPE_FCOE_CTX\t= 0x2,\n\tIAVF_TX_DESC_DTYPE_FILTER_PROG\t= 0x8,\n\tIAVF_TX_DESC_DTYPE_DDP_CTX\t= 0x9,\n\tIAVF_TX_DESC_DTYPE_FLEX_DATA\t= 0xB,\n\tIAVF_TX_DESC_DTYPE_FLEX_CTX_1\t= 0xC,\n\tIAVF_TX_DESC_DTYPE_FLEX_CTX_2\t= 0xD,\n\tIAVF_TX_DESC_DTYPE_DESC_DONE\t= 0xF\n};\n\n#define IAVF_TXD_QW1_CMD_SHIFT\t4\n#define IAVF_TXD_QW1_CMD_MASK\t(0x3FFUL << IAVF_TXD_QW1_CMD_SHIFT)\n\nenum iavf_tx_desc_cmd_bits {\n\tIAVF_TX_DESC_CMD_EOP\t\t\t= 0x0001,\n\tIAVF_TX_DESC_CMD_RS\t\t\t= 0x0002,\n\tIAVF_TX_DESC_CMD_ICRC\t\t\t= 0x0004,\n\tIAVF_TX_DESC_CMD_IL2TAG1\t\t= 0x0008,\n\tIAVF_TX_DESC_CMD_DUMMY\t\t\t= 0x0010,\n\tIAVF_TX_DESC_CMD_IIPT_NONIP\t\t= 0x0000,  \n\tIAVF_TX_DESC_CMD_IIPT_IPV6\t\t= 0x0020,  \n\tIAVF_TX_DESC_CMD_IIPT_IPV4\t\t= 0x0040,  \n\tIAVF_TX_DESC_CMD_IIPT_IPV4_CSUM\t\t= 0x0060,  \n\tIAVF_TX_DESC_CMD_FCOET\t\t\t= 0x0080,\n\tIAVF_TX_DESC_CMD_L4T_EOFT_UNK\t\t= 0x0000,  \n\tIAVF_TX_DESC_CMD_L4T_EOFT_TCP\t\t= 0x0100,  \n\tIAVF_TX_DESC_CMD_L4T_EOFT_SCTP\t\t= 0x0200,  \n\tIAVF_TX_DESC_CMD_L4T_EOFT_UDP\t\t= 0x0300,  \n\tIAVF_TX_DESC_CMD_L4T_EOFT_EOF_N\t\t= 0x0000,  \n\tIAVF_TX_DESC_CMD_L4T_EOFT_EOF_T\t\t= 0x0100,  \n\tIAVF_TX_DESC_CMD_L4T_EOFT_EOF_NI\t= 0x0200,  \n\tIAVF_TX_DESC_CMD_L4T_EOFT_EOF_A\t\t= 0x0300,  \n};\n\n#define IAVF_TXD_QW1_OFFSET_SHIFT\t16\n#define IAVF_TXD_QW1_OFFSET_MASK\t(0x3FFFFULL << \\\n\t\t\t\t\t IAVF_TXD_QW1_OFFSET_SHIFT)\n\nenum iavf_tx_desc_length_fields {\n\t \n\tIAVF_TX_DESC_LENGTH_MACLEN_SHIFT\t= 0,  \n\tIAVF_TX_DESC_LENGTH_IPLEN_SHIFT\t\t= 7,  \n\tIAVF_TX_DESC_LENGTH_L4_FC_LEN_SHIFT\t= 14  \n};\n\n#define IAVF_TXD_QW1_TX_BUF_SZ_SHIFT\t34\n#define IAVF_TXD_QW1_TX_BUF_SZ_MASK\t(0x3FFFULL << \\\n\t\t\t\t\t IAVF_TXD_QW1_TX_BUF_SZ_SHIFT)\n\n#define IAVF_TXD_QW1_L2TAG1_SHIFT\t48\n#define IAVF_TXD_QW1_L2TAG1_MASK\t(0xFFFFULL << IAVF_TXD_QW1_L2TAG1_SHIFT)\n\n \nstruct iavf_tx_context_desc {\n\t__le32 tunneling_params;\n\t__le16 l2tag2;\n\t__le16 rsvd;\n\t__le64 type_cmd_tso_mss;\n};\n\n#define IAVF_TXD_CTX_QW1_CMD_SHIFT\t4\n#define IAVF_TXD_CTX_QW1_CMD_MASK\t(0xFFFFUL << IAVF_TXD_CTX_QW1_CMD_SHIFT)\n\nenum iavf_tx_ctx_desc_cmd_bits {\n\tIAVF_TX_CTX_DESC_TSO\t\t= 0x01,\n\tIAVF_TX_CTX_DESC_TSYN\t\t= 0x02,\n\tIAVF_TX_CTX_DESC_IL2TAG2\t= 0x04,\n\tIAVF_TX_CTX_DESC_IL2TAG2_IL2H\t= 0x08,\n\tIAVF_TX_CTX_DESC_SWTCH_NOTAG\t= 0x00,\n\tIAVF_TX_CTX_DESC_SWTCH_UPLINK\t= 0x10,\n\tIAVF_TX_CTX_DESC_SWTCH_LOCAL\t= 0x20,\n\tIAVF_TX_CTX_DESC_SWTCH_VSI\t= 0x30,\n\tIAVF_TX_CTX_DESC_SWPE\t\t= 0x40\n};\n\n \nenum iavf_filter_pctype {\n\t \n\tIAVF_FILTER_PCTYPE_NONF_UNICAST_IPV4_UDP\t= 29,\n\tIAVF_FILTER_PCTYPE_NONF_MULTICAST_IPV4_UDP\t= 30,\n\tIAVF_FILTER_PCTYPE_NONF_IPV4_UDP\t\t= 31,\n\tIAVF_FILTER_PCTYPE_NONF_IPV4_TCP_SYN_NO_ACK\t= 32,\n\tIAVF_FILTER_PCTYPE_NONF_IPV4_TCP\t\t= 33,\n\tIAVF_FILTER_PCTYPE_NONF_IPV4_SCTP\t\t= 34,\n\tIAVF_FILTER_PCTYPE_NONF_IPV4_OTHER\t\t= 35,\n\tIAVF_FILTER_PCTYPE_FRAG_IPV4\t\t\t= 36,\n\t \n\tIAVF_FILTER_PCTYPE_NONF_UNICAST_IPV6_UDP\t= 39,\n\tIAVF_FILTER_PCTYPE_NONF_MULTICAST_IPV6_UDP\t= 40,\n\tIAVF_FILTER_PCTYPE_NONF_IPV6_UDP\t\t= 41,\n\tIAVF_FILTER_PCTYPE_NONF_IPV6_TCP_SYN_NO_ACK\t= 42,\n\tIAVF_FILTER_PCTYPE_NONF_IPV6_TCP\t\t= 43,\n\tIAVF_FILTER_PCTYPE_NONF_IPV6_SCTP\t\t= 44,\n\tIAVF_FILTER_PCTYPE_NONF_IPV6_OTHER\t\t= 45,\n\tIAVF_FILTER_PCTYPE_FRAG_IPV6\t\t\t= 46,\n\t \n\tIAVF_FILTER_PCTYPE_FCOE_OX\t\t\t= 48,\n\tIAVF_FILTER_PCTYPE_FCOE_RX\t\t\t= 49,\n\tIAVF_FILTER_PCTYPE_FCOE_OTHER\t\t\t= 50,\n\t \n\tIAVF_FILTER_PCTYPE_L2_PAYLOAD\t\t\t= 63,\n};\n\n#define IAVF_TXD_CTX_QW1_TSO_LEN_SHIFT\t30\n#define IAVF_TXD_CTX_QW1_TSO_LEN_MASK\t(0x3FFFFULL << \\\n\t\t\t\t\t IAVF_TXD_CTX_QW1_TSO_LEN_SHIFT)\n\n#define IAVF_TXD_CTX_QW1_MSS_SHIFT\t50\n#define IAVF_TXD_CTX_QW1_MSS_MASK\t(0x3FFFULL << \\\n\t\t\t\t\t IAVF_TXD_CTX_QW1_MSS_SHIFT)\n\n#define IAVF_TXD_CTX_QW1_VSI_SHIFT\t50\n#define IAVF_TXD_CTX_QW1_VSI_MASK\t(0x1FFULL << IAVF_TXD_CTX_QW1_VSI_SHIFT)\n\n#define IAVF_TXD_CTX_QW0_EXT_IP_SHIFT\t0\n#define IAVF_TXD_CTX_QW0_EXT_IP_MASK\t(0x3ULL << \\\n\t\t\t\t\t IAVF_TXD_CTX_QW0_EXT_IP_SHIFT)\n\nenum iavf_tx_ctx_desc_eipt_offload {\n\tIAVF_TX_CTX_EXT_IP_NONE\t\t= 0x0,\n\tIAVF_TX_CTX_EXT_IP_IPV6\t\t= 0x1,\n\tIAVF_TX_CTX_EXT_IP_IPV4_NO_CSUM\t= 0x2,\n\tIAVF_TX_CTX_EXT_IP_IPV4\t\t= 0x3\n};\n\n#define IAVF_TXD_CTX_QW0_EXT_IPLEN_SHIFT\t2\n#define IAVF_TXD_CTX_QW0_EXT_IPLEN_MASK\t(0x3FULL << \\\n\t\t\t\t\t IAVF_TXD_CTX_QW0_EXT_IPLEN_SHIFT)\n\n#define IAVF_TXD_CTX_QW0_NATT_SHIFT\t9\n#define IAVF_TXD_CTX_QW0_NATT_MASK\t(0x3ULL << IAVF_TXD_CTX_QW0_NATT_SHIFT)\n\n#define IAVF_TXD_CTX_UDP_TUNNELING\tBIT_ULL(IAVF_TXD_CTX_QW0_NATT_SHIFT)\n#define IAVF_TXD_CTX_GRE_TUNNELING\t(0x2ULL << IAVF_TXD_CTX_QW0_NATT_SHIFT)\n\n#define IAVF_TXD_CTX_QW0_EIP_NOINC_SHIFT\t11\n#define IAVF_TXD_CTX_QW0_EIP_NOINC_MASK \\\n\t\t\t\t       BIT_ULL(IAVF_TXD_CTX_QW0_EIP_NOINC_SHIFT)\n\n#define IAVF_TXD_CTX_EIP_NOINC_IPID_CONST\tIAVF_TXD_CTX_QW0_EIP_NOINC_MASK\n\n#define IAVF_TXD_CTX_QW0_NATLEN_SHIFT\t12\n#define IAVF_TXD_CTX_QW0_NATLEN_MASK\t(0X7FULL << \\\n\t\t\t\t\t IAVF_TXD_CTX_QW0_NATLEN_SHIFT)\n\n#define IAVF_TXD_CTX_QW0_DECTTL_SHIFT\t19\n#define IAVF_TXD_CTX_QW0_DECTTL_MASK\t(0xFULL << \\\n\t\t\t\t\t IAVF_TXD_CTX_QW0_DECTTL_SHIFT)\n\n#define IAVF_TXD_CTX_QW0_L4T_CS_SHIFT\t23\n#define IAVF_TXD_CTX_QW0_L4T_CS_MASK\tBIT_ULL(IAVF_TXD_CTX_QW0_L4T_CS_SHIFT)\n\n \nstruct iavf_eth_stats {\n\tu64 rx_bytes;\t\t\t \n\tu64 rx_unicast;\t\t\t \n\tu64 rx_multicast;\t\t \n\tu64 rx_broadcast;\t\t \n\tu64 rx_discards;\t\t \n\tu64 rx_unknown_protocol;\t \n\tu64 tx_bytes;\t\t\t \n\tu64 tx_unicast;\t\t\t \n\tu64 tx_multicast;\t\t \n\tu64 tx_broadcast;\t\t \n\tu64 tx_discards;\t\t \n\tu64 tx_errors;\t\t\t \n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}