Simulator report for kr_r_6
Fri May 26 16:18:51 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 231 nodes    ;
; Simulation Coverage         ;      88.31 % ;
; Total Number of Transitions ; 1001         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      88.31 % ;
; Total nodes checked                                 ; 231          ;
; Total output ports checked                          ; 231          ;
; Total output ports with complete 1/0-value coverage ; 204          ;
; Total output ports with no 1/0-value coverage       ; 26           ;
; Total output ports with no 1-value coverage         ; 27           ;
; Total output ports with no 0-value coverage         ; 26           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                      ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; Node Name                                     ; Output Port Name                              ; Output Port Type ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; |kr_r_6|em_1                                  ; |kr_r_6|em_1                                  ; pin_out          ;
; |kr_r_6|inst17                                ; |kr_r_6|inst17                                ; out0             ;
; |kr_r_6|START                                 ; |kr_r_6|START                                 ; out              ;
; |kr_r_6|STOP                                  ; |kr_r_6|STOP                                  ; out              ;
; |kr_r_6|auto_mode                             ; |kr_r_6|auto_mode                             ; out              ;
; |kr_r_6|cycle_1                               ; |kr_r_6|cycle_1                               ; out              ;
; |kr_r_6|sq_1                                  ; |kr_r_6|sq_1                                  ; out              ;
; |kr_r_6|sq_2                                  ; |kr_r_6|sq_2                                  ; out              ;
; |kr_r_6|sq_3                                  ; |kr_r_6|sq_3                                  ; out              ;
; |kr_r_6|sq_4                                  ; |kr_r_6|sq_4                                  ; out              ;
; |kr_r_6|sq_5                                  ; |kr_r_6|sq_5                                  ; out              ;
; |kr_r_6|rt_relay                              ; |kr_r_6|rt_relay                              ; out              ;
; |kr_r_6|rt_press                              ; |kr_r_6|rt_press                              ; out              ;
; |kr_r_6|t1                                    ; |kr_r_6|t1                                    ; out              ;
; |kr_r_6|cycle_3                               ; |kr_r_6|cycle_3                               ; out              ;
; |kr_r_6|sq_6                                  ; |kr_r_6|sq_6                                  ; out              ;
; |kr_r_6|cycle_2                               ; |kr_r_6|cycle_2                               ; out              ;
; |kr_r_6|t2                                    ; |kr_r_6|t2                                    ; out              ;
; |kr_r_6|em_2                                  ; |kr_r_6|em_2                                  ; pin_out          ;
; |kr_r_6|inst18                                ; |kr_r_6|inst18                                ; out0             ;
; |kr_r_6|em_3                                  ; |kr_r_6|em_3                                  ; pin_out          ;
; |kr_r_6|inst19                                ; |kr_r_6|inst19                                ; out0             ;
; |kr_r_6|M1                                    ; |kr_r_6|M1                                    ; pin_out          ;
; |kr_r_6|inst14                                ; |kr_r_6|inst14                                ; out0             ;
; |kr_r_6|rt_m1                                 ; |kr_r_6|rt_m1                                 ; out              ;
; |kr_r_6|M2                                    ; |kr_r_6|M2                                    ; pin_out          ;
; |kr_r_6|inst15                                ; |kr_r_6|inst15                                ; out0             ;
; |kr_r_6|P1m                                   ; |kr_r_6|P1m                                   ; pin_out          ;
; |kr_r_6|P2m                                   ; |kr_r_6|P2m                                   ; pin_out          ;
; |kr_r_6|P3m                                   ; |kr_r_6|P3m                                   ; pin_out          ;
; |kr_r_6|manual_table:inst|inst12              ; |kr_r_6|manual_table:inst|inst12              ; out0             ;
; |kr_r_6|manual_table:inst|inst14              ; |kr_r_6|manual_table:inst|inst14              ; out0             ;
; |kr_r_6|auto_table:inst5|inst31               ; |kr_r_6|auto_table:inst5|inst31               ; out0             ;
; |kr_r_6|auto_table:inst5|inst12               ; |kr_r_6|auto_table:inst5|inst12               ; out0             ;
; |kr_r_6|auto_table:inst5|inst20               ; |kr_r_6|auto_table:inst5|inst20               ; out0             ;
; |kr_r_6|auto_table:inst5|inst15               ; |kr_r_6|auto_table:inst5|inst15               ; out0             ;
; |kr_r_6|auto_table:inst5|inst27               ; |kr_r_6|auto_table:inst5|inst27               ; out0             ;
; |kr_r_6|auto_table:inst5|inst28               ; |kr_r_6|auto_table:inst5|inst28               ; out0             ;
; |kr_r_6|auto_table:inst5|inst30               ; |kr_r_6|auto_table:inst5|inst30               ; out0             ;
; |kr_r_6|auto_table:inst5|inst29               ; |kr_r_6|auto_table:inst5|inst29               ; out0             ;
; |kr_r_6|auto_table:inst5|inst21               ; |kr_r_6|auto_table:inst5|inst21               ; out0             ;
; |kr_r_6|auto_table:inst5|inst19               ; |kr_r_6|auto_table:inst5|inst19               ; out0             ;
; |kr_r_6|auto_table:inst5|inst24               ; |kr_r_6|auto_table:inst5|inst24               ; out0             ;
; |kr_r_6|auto_table:inst5|inst17               ; |kr_r_6|auto_table:inst5|inst17               ; out0             ;
; |kr_r_6|auto_table:inst5|inst23               ; |kr_r_6|auto_table:inst5|inst23               ; out0             ;
; |kr_r_6|auto_table:inst5|inst18               ; |kr_r_6|auto_table:inst5|inst18               ; out0             ;
; |kr_r_6|auto_table:inst5|inst22               ; |kr_r_6|auto_table:inst5|inst22               ; out0             ;
; |kr_r_6|auto_table:inst5|inst16               ; |kr_r_6|auto_table:inst5|inst16               ; out0             ;
; |kr_r_6|auto_table:inst5|inst14               ; |kr_r_6|auto_table:inst5|inst14               ; out0             ;
; |kr_r_6|auto_table:inst5|inst13               ; |kr_r_6|auto_table:inst5|inst13               ; out0             ;
; |kr_r_6|auto_table:inst5|inst34               ; |kr_r_6|auto_table:inst5|inst34               ; out0             ;
; |kr_r_6|auto_table:inst5|inst33               ; |kr_r_6|auto_table:inst5|inst33               ; out0             ;
; |kr_r_6|auto_table:inst5|inst32               ; |kr_r_6|auto_table:inst5|inst32               ; out0             ;
; |kr_r_6|auto_table:inst5|rs_trig:inst11|inst  ; |kr_r_6|auto_table:inst5|rs_trig:inst11|inst  ; out0             ;
; |kr_r_6|auto_table:inst5|rs_trig:inst11|inst4 ; |kr_r_6|auto_table:inst5|rs_trig:inst11|inst4 ; out0             ;
; |kr_r_6|auto_table:inst5|rs_trig:inst10|inst  ; |kr_r_6|auto_table:inst5|rs_trig:inst10|inst  ; out0             ;
; |kr_r_6|auto_table:inst5|rs_trig:inst10|inst4 ; |kr_r_6|auto_table:inst5|rs_trig:inst10|inst4 ; out0             ;
; |kr_r_6|auto_table:inst5|rs_trig:inst|inst    ; |kr_r_6|auto_table:inst5|rs_trig:inst|inst    ; out0             ;
; |kr_r_6|auto_table:inst5|rs_trig:inst|inst4   ; |kr_r_6|auto_table:inst5|rs_trig:inst|inst4   ; out0             ;
; |kr_r_6|cycle_2:inst4|inst45                  ; |kr_r_6|cycle_2:inst4|inst45                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst44                  ; |kr_r_6|cycle_2:inst4|inst44                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst16                  ; |kr_r_6|cycle_2:inst4|inst16                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst21                  ; |kr_r_6|cycle_2:inst4|inst21                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst20                  ; |kr_r_6|cycle_2:inst4|inst20                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst30                  ; |kr_r_6|cycle_2:inst4|inst30                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst28                  ; |kr_r_6|cycle_2:inst4|inst28                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst39                  ; |kr_r_6|cycle_2:inst4|inst39                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst38                  ; |kr_r_6|cycle_2:inst4|inst38                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst37                  ; |kr_r_6|cycle_2:inst4|inst37                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst42                  ; |kr_r_6|cycle_2:inst4|inst42                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst41                  ; |kr_r_6|cycle_2:inst4|inst41                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst40                  ; |kr_r_6|cycle_2:inst4|inst40                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst29                  ; |kr_r_6|cycle_2:inst4|inst29                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst26                  ; |kr_r_6|cycle_2:inst4|inst26                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst27                  ; |kr_r_6|cycle_2:inst4|inst27                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst31                  ; |kr_r_6|cycle_2:inst4|inst31                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst32                  ; |kr_r_6|cycle_2:inst4|inst32                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst34                  ; |kr_r_6|cycle_2:inst4|inst34                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst36                  ; |kr_r_6|cycle_2:inst4|inst36                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst35                  ; |kr_r_6|cycle_2:inst4|inst35                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst19                  ; |kr_r_6|cycle_2:inst4|inst19                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst23                  ; |kr_r_6|cycle_2:inst4|inst23                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst22                  ; |kr_r_6|cycle_2:inst4|inst22                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst25                  ; |kr_r_6|cycle_2:inst4|inst25                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst24                  ; |kr_r_6|cycle_2:inst4|inst24                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst18                  ; |kr_r_6|cycle_2:inst4|inst18                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst17                  ; |kr_r_6|cycle_2:inst4|inst17                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst43                  ; |kr_r_6|cycle_2:inst4|inst43                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst46                  ; |kr_r_6|cycle_2:inst4|inst46                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst47                  ; |kr_r_6|cycle_2:inst4|inst47                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst49                  ; |kr_r_6|cycle_2:inst4|inst49                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst48                  ; |kr_r_6|cycle_2:inst4|inst48                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst50                  ; |kr_r_6|cycle_2:inst4|inst50                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst51                  ; |kr_r_6|cycle_2:inst4|inst51                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst55                  ; |kr_r_6|cycle_2:inst4|inst55                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst53                  ; |kr_r_6|cycle_2:inst4|inst53                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst54                  ; |kr_r_6|cycle_2:inst4|inst54                  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst52                  ; |kr_r_6|cycle_2:inst4|inst52                  ; out0             ;
; |kr_r_6|cycle_2:inst4|rs_trig:inst15|inst     ; |kr_r_6|cycle_2:inst4|rs_trig:inst15|inst     ; out0             ;
; |kr_r_6|cycle_2:inst4|rs_trig:inst15|inst4    ; |kr_r_6|cycle_2:inst4|rs_trig:inst15|inst4    ; out0             ;
; |kr_r_6|cycle_2:inst4|rs_trig:inst14|inst     ; |kr_r_6|cycle_2:inst4|rs_trig:inst14|inst     ; out0             ;
; |kr_r_6|cycle_2:inst4|rs_trig:inst14|inst4    ; |kr_r_6|cycle_2:inst4|rs_trig:inst14|inst4    ; out0             ;
; |kr_r_6|cycle_2:inst4|rs_trig:inst13|inst     ; |kr_r_6|cycle_2:inst4|rs_trig:inst13|inst     ; out0             ;
; |kr_r_6|cycle_2:inst4|rs_trig:inst13|inst4    ; |kr_r_6|cycle_2:inst4|rs_trig:inst13|inst4    ; out0             ;
; |kr_r_6|cycle_2:inst4|rs_trig:inst|inst       ; |kr_r_6|cycle_2:inst4|rs_trig:inst|inst       ; out0             ;
; |kr_r_6|cycle_2:inst4|rs_trig:inst|inst4      ; |kr_r_6|cycle_2:inst4|rs_trig:inst|inst4      ; out0             ;
; |kr_r_6|cycle_3:inst1|inst47                  ; |kr_r_6|cycle_3:inst1|inst47                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst46                  ; |kr_r_6|cycle_3:inst1|inst46                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst37                  ; |kr_r_6|cycle_3:inst1|inst37                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst39                  ; |kr_r_6|cycle_3:inst1|inst39                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst16                  ; |kr_r_6|cycle_3:inst1|inst16                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst21                  ; |kr_r_6|cycle_3:inst1|inst21                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst20                  ; |kr_r_6|cycle_3:inst1|inst20                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst31                  ; |kr_r_6|cycle_3:inst1|inst31                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst27                  ; |kr_r_6|cycle_3:inst1|inst27                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst28                  ; |kr_r_6|cycle_3:inst1|inst28                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst26                  ; |kr_r_6|cycle_3:inst1|inst26                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst29                  ; |kr_r_6|cycle_3:inst1|inst29                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst35                  ; |kr_r_6|cycle_3:inst1|inst35                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst30                  ; |kr_r_6|cycle_3:inst1|inst30                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst33                  ; |kr_r_6|cycle_3:inst1|inst33                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst32                  ; |kr_r_6|cycle_3:inst1|inst32                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst34                  ; |kr_r_6|cycle_3:inst1|inst34                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst36                  ; |kr_r_6|cycle_3:inst1|inst36                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst19                  ; |kr_r_6|cycle_3:inst1|inst19                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst22                  ; |kr_r_6|cycle_3:inst1|inst22                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst23                  ; |kr_r_6|cycle_3:inst1|inst23                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst25                  ; |kr_r_6|cycle_3:inst1|inst25                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst24                  ; |kr_r_6|cycle_3:inst1|inst24                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst18                  ; |kr_r_6|cycle_3:inst1|inst18                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst17                  ; |kr_r_6|cycle_3:inst1|inst17                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst38                  ; |kr_r_6|cycle_3:inst1|inst38                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst42                  ; |kr_r_6|cycle_3:inst1|inst42                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst41                  ; |kr_r_6|cycle_3:inst1|inst41                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst40                  ; |kr_r_6|cycle_3:inst1|inst40                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst44                  ; |kr_r_6|cycle_3:inst1|inst44                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst45                  ; |kr_r_6|cycle_3:inst1|inst45                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst43                  ; |kr_r_6|cycle_3:inst1|inst43                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst48                  ; |kr_r_6|cycle_3:inst1|inst48                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst50                  ; |kr_r_6|cycle_3:inst1|inst50                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst49                  ; |kr_r_6|cycle_3:inst1|inst49                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst55                  ; |kr_r_6|cycle_3:inst1|inst55                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst51                  ; |kr_r_6|cycle_3:inst1|inst51                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst53                  ; |kr_r_6|cycle_3:inst1|inst53                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst54                  ; |kr_r_6|cycle_3:inst1|inst54                  ; out0             ;
; |kr_r_6|cycle_3:inst1|inst52                  ; |kr_r_6|cycle_3:inst1|inst52                  ; out0             ;
; |kr_r_6|cycle_3:inst1|rs_trig:inst14|inst     ; |kr_r_6|cycle_3:inst1|rs_trig:inst14|inst     ; out0             ;
; |kr_r_6|cycle_3:inst1|rs_trig:inst14|inst4    ; |kr_r_6|cycle_3:inst1|rs_trig:inst14|inst4    ; out0             ;
; |kr_r_6|cycle_3:inst1|rs_trig:inst13|inst     ; |kr_r_6|cycle_3:inst1|rs_trig:inst13|inst     ; out0             ;
; |kr_r_6|cycle_3:inst1|rs_trig:inst13|inst4    ; |kr_r_6|cycle_3:inst1|rs_trig:inst13|inst4    ; out0             ;
; |kr_r_6|cycle_3:inst1|rs_trig:inst|inst       ; |kr_r_6|cycle_3:inst1|rs_trig:inst|inst       ; out0             ;
; |kr_r_6|cycle_3:inst1|rs_trig:inst|inst4      ; |kr_r_6|cycle_3:inst1|rs_trig:inst|inst4      ; out0             ;
; |kr_r_6|cycle_3:inst1|rs_trig:inst15|inst     ; |kr_r_6|cycle_3:inst1|rs_trig:inst15|inst     ; out0             ;
; |kr_r_6|cycle_3:inst1|rs_trig:inst15|inst4    ; |kr_r_6|cycle_3:inst1|rs_trig:inst15|inst4    ; out0             ;
; |kr_r_6|cycle_1:inst3|inst38                  ; |kr_r_6|cycle_1:inst3|inst38                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst39                  ; |kr_r_6|cycle_1:inst3|inst39                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst15                  ; |kr_r_6|cycle_1:inst3|inst15                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst20                  ; |kr_r_6|cycle_1:inst3|inst20                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst19                  ; |kr_r_6|cycle_1:inst3|inst19                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst21                  ; |kr_r_6|cycle_1:inst3|inst21                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst24                  ; |kr_r_6|cycle_1:inst3|inst24                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst34                  ; |kr_r_6|cycle_1:inst3|inst34                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst33                  ; |kr_r_6|cycle_1:inst3|inst33                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst32                  ; |kr_r_6|cycle_1:inst3|inst32                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst35                  ; |kr_r_6|cycle_1:inst3|inst35                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst37                  ; |kr_r_6|cycle_1:inst3|inst37                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst36                  ; |kr_r_6|cycle_1:inst3|inst36                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst25                  ; |kr_r_6|cycle_1:inst3|inst25                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst23                  ; |kr_r_6|cycle_1:inst3|inst23                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst22                  ; |kr_r_6|cycle_1:inst3|inst22                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst26                  ; |kr_r_6|cycle_1:inst3|inst26                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst27                  ; |kr_r_6|cycle_1:inst3|inst27                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst29                  ; |kr_r_6|cycle_1:inst3|inst29                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst28                  ; |kr_r_6|cycle_1:inst3|inst28                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst30                  ; |kr_r_6|cycle_1:inst3|inst30                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst18                  ; |kr_r_6|cycle_1:inst3|inst18                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst55                  ; |kr_r_6|cycle_1:inst3|inst55                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst54                  ; |kr_r_6|cycle_1:inst3|inst54                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst56                  ; |kr_r_6|cycle_1:inst3|inst56                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst57                  ; |kr_r_6|cycle_1:inst3|inst57                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst17                  ; |kr_r_6|cycle_1:inst3|inst17                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst16                  ; |kr_r_6|cycle_1:inst3|inst16                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst41                  ; |kr_r_6|cycle_1:inst3|inst41                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst42                  ; |kr_r_6|cycle_1:inst3|inst42                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst40                  ; |kr_r_6|cycle_1:inst3|inst40                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst43                  ; |kr_r_6|cycle_1:inst3|inst43                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst44                  ; |kr_r_6|cycle_1:inst3|inst44                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst46                  ; |kr_r_6|cycle_1:inst3|inst46                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst45                  ; |kr_r_6|cycle_1:inst3|inst45                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst47                  ; |kr_r_6|cycle_1:inst3|inst47                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst48                  ; |kr_r_6|cycle_1:inst3|inst48                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst49                  ; |kr_r_6|cycle_1:inst3|inst49                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst50                  ; |kr_r_6|cycle_1:inst3|inst50                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst52                  ; |kr_r_6|cycle_1:inst3|inst52                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst53                  ; |kr_r_6|cycle_1:inst3|inst53                  ; out0             ;
; |kr_r_6|cycle_1:inst3|inst51                  ; |kr_r_6|cycle_1:inst3|inst51                  ; out0             ;
; |kr_r_6|cycle_1:inst3|rs_trig:inst14|inst     ; |kr_r_6|cycle_1:inst3|rs_trig:inst14|inst     ; out0             ;
; |kr_r_6|cycle_1:inst3|rs_trig:inst14|inst4    ; |kr_r_6|cycle_1:inst3|rs_trig:inst14|inst4    ; out0             ;
; |kr_r_6|cycle_1:inst3|rs_trig:inst13|inst     ; |kr_r_6|cycle_1:inst3|rs_trig:inst13|inst     ; out0             ;
; |kr_r_6|cycle_1:inst3|rs_trig:inst13|inst4    ; |kr_r_6|cycle_1:inst3|rs_trig:inst13|inst4    ; out0             ;
; |kr_r_6|cycle_1:inst3|rs_trig:inst12|inst     ; |kr_r_6|cycle_1:inst3|rs_trig:inst12|inst     ; out0             ;
; |kr_r_6|cycle_1:inst3|rs_trig:inst12|inst4    ; |kr_r_6|cycle_1:inst3|rs_trig:inst12|inst4    ; out0             ;
; |kr_r_6|cycle_1:inst3|rs_trig:inst|inst       ; |kr_r_6|cycle_1:inst3|rs_trig:inst|inst       ; out0             ;
; |kr_r_6|cycle_1:inst3|rs_trig:inst|inst4      ; |kr_r_6|cycle_1:inst3|rs_trig:inst|inst4      ; out0             ;
+-----------------------------------------------+-----------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                         ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; Node Name                                     ; Output Port Name                              ; Output Port Type ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; |kr_r_6|ALL_RESET                             ; |kr_r_6|ALL_RESET                             ; out              ;
; |kr_r_6|semi_mode                             ; |kr_r_6|semi_mode                             ; out              ;
; |kr_r_6|manual_mode                           ; |kr_r_6|manual_mode                           ; out              ;
; |kr_r_6|fast_supply                           ; |kr_r_6|fast_supply                           ; out              ;
; |kr_r_6|feeding_1                             ; |kr_r_6|feeding_1                             ; out              ;
; |kr_r_6|feeding_2                             ; |kr_r_6|feeding_2                             ; out              ;
; |kr_r_6|feeding_back                          ; |kr_r_6|feeding_back                          ; out              ;
; |kr_r_6|fast_pullback                         ; |kr_r_6|fast_pullback                         ; out              ;
; |kr_r_6|rotate_table                          ; |kr_r_6|rotate_table                          ; out              ;
; |kr_r_6|manual_table:inst|inst15              ; |kr_r_6|manual_table:inst|inst15              ; out0             ;
; |kr_r_6|manual_table:inst|inst9               ; |kr_r_6|manual_table:inst|inst9               ; out0             ;
; |kr_r_6|manual_table:inst|inst11              ; |kr_r_6|manual_table:inst|inst11              ; out0             ;
; |kr_r_6|manual_table:inst|inst13              ; |kr_r_6|manual_table:inst|inst13              ; out0             ;
; |kr_r_6|manual_table:inst|inst10              ; |kr_r_6|manual_table:inst|inst10              ; out0             ;
; |kr_r_6|manual_table:inst|inst16              ; |kr_r_6|manual_table:inst|inst16              ; out0             ;
; |kr_r_6|manual_table:inst|rs_trig:inst6|inst  ; |kr_r_6|manual_table:inst|rs_trig:inst6|inst  ; out0             ;
; |kr_r_6|manual_table:inst|rs_trig:inst6|inst4 ; |kr_r_6|manual_table:inst|rs_trig:inst6|inst4 ; out0             ;
; |kr_r_6|manual_table:inst|rs_trig:inst|inst   ; |kr_r_6|manual_table:inst|rs_trig:inst|inst   ; out0             ;
; |kr_r_6|manual_table:inst|rs_trig:inst|inst4  ; |kr_r_6|manual_table:inst|rs_trig:inst|inst4  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst33                  ; |kr_r_6|cycle_2:inst4|inst33                  ; out0             ;
; |kr_r_6|manual_mode:inst2|inst                ; |kr_r_6|manual_mode:inst2|inst                ; out0             ;
; |kr_r_6|manual_mode:inst2|inst10              ; |kr_r_6|manual_mode:inst2|inst10              ; out0             ;
; |kr_r_6|manual_mode:inst2|inst8               ; |kr_r_6|manual_mode:inst2|inst8               ; out0             ;
; |kr_r_6|manual_mode:inst2|inst11              ; |kr_r_6|manual_mode:inst2|inst11              ; out0             ;
; |kr_r_6|manual_mode:inst2|inst9               ; |kr_r_6|manual_mode:inst2|inst9               ; out0             ;
; |kr_r_6|manual_mode:inst2|inst12              ; |kr_r_6|manual_mode:inst2|inst12              ; out0             ;
; |kr_r_6|cycle_1:inst3|inst31                  ; |kr_r_6|cycle_1:inst3|inst31                  ; out0             ;
+-----------------------------------------------+-----------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                         ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; Node Name                                     ; Output Port Name                              ; Output Port Type ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; |kr_r_6|semi_mode                             ; |kr_r_6|semi_mode                             ; out              ;
; |kr_r_6|manual_mode                           ; |kr_r_6|manual_mode                           ; out              ;
; |kr_r_6|fast_supply                           ; |kr_r_6|fast_supply                           ; out              ;
; |kr_r_6|feeding_1                             ; |kr_r_6|feeding_1                             ; out              ;
; |kr_r_6|feeding_2                             ; |kr_r_6|feeding_2                             ; out              ;
; |kr_r_6|feeding_back                          ; |kr_r_6|feeding_back                          ; out              ;
; |kr_r_6|fast_pullback                         ; |kr_r_6|fast_pullback                         ; out              ;
; |kr_r_6|rotate_table                          ; |kr_r_6|rotate_table                          ; out              ;
; |kr_r_6|manual_table:inst|inst15              ; |kr_r_6|manual_table:inst|inst15              ; out0             ;
; |kr_r_6|manual_table:inst|inst9               ; |kr_r_6|manual_table:inst|inst9               ; out0             ;
; |kr_r_6|manual_table:inst|inst11              ; |kr_r_6|manual_table:inst|inst11              ; out0             ;
; |kr_r_6|manual_table:inst|inst13              ; |kr_r_6|manual_table:inst|inst13              ; out0             ;
; |kr_r_6|manual_table:inst|inst10              ; |kr_r_6|manual_table:inst|inst10              ; out0             ;
; |kr_r_6|manual_table:inst|inst16              ; |kr_r_6|manual_table:inst|inst16              ; out0             ;
; |kr_r_6|manual_table:inst|rs_trig:inst6|inst  ; |kr_r_6|manual_table:inst|rs_trig:inst6|inst  ; out0             ;
; |kr_r_6|manual_table:inst|rs_trig:inst6|inst4 ; |kr_r_6|manual_table:inst|rs_trig:inst6|inst4 ; out0             ;
; |kr_r_6|manual_table:inst|rs_trig:inst|inst   ; |kr_r_6|manual_table:inst|rs_trig:inst|inst   ; out0             ;
; |kr_r_6|manual_table:inst|rs_trig:inst|inst4  ; |kr_r_6|manual_table:inst|rs_trig:inst|inst4  ; out0             ;
; |kr_r_6|cycle_2:inst4|inst33                  ; |kr_r_6|cycle_2:inst4|inst33                  ; out0             ;
; |kr_r_6|manual_mode:inst2|inst                ; |kr_r_6|manual_mode:inst2|inst                ; out0             ;
; |kr_r_6|manual_mode:inst2|inst10              ; |kr_r_6|manual_mode:inst2|inst10              ; out0             ;
; |kr_r_6|manual_mode:inst2|inst8               ; |kr_r_6|manual_mode:inst2|inst8               ; out0             ;
; |kr_r_6|manual_mode:inst2|inst11              ; |kr_r_6|manual_mode:inst2|inst11              ; out0             ;
; |kr_r_6|manual_mode:inst2|inst9               ; |kr_r_6|manual_mode:inst2|inst9               ; out0             ;
; |kr_r_6|manual_mode:inst2|inst12              ; |kr_r_6|manual_mode:inst2|inst12              ; out0             ;
; |kr_r_6|cycle_1:inst3|inst31                  ; |kr_r_6|cycle_1:inst3|inst31                  ; out0             ;
+-----------------------------------------------+-----------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 26 16:18:50 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off kr_r_6 -c kr_r_6
Info: Using vector source file "D:/KPI/Second_course/Second_semester/Курсова робота з систем автоматизації/Розділ 6/kr_r_6/kr_r_6.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      88.31 %
Info: Number of transitions in simulation is 1001
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 154 megabytes
    Info: Processing ended: Fri May 26 16:18:51 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


