vendor_name = ModelSim
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/seven_seg_decoder.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.txt
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/altsyncram_2s72.tdf
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/xm23_cpu.ram0_memory_e411fb78.hdl.mif
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/decode_rsa.tdf
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/mux_bnb.tdf
design_name = xm23_cpu
instance = comp, \HEX0[0]~output , HEX0[0]~output, xm23_cpu, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, xm23_cpu, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, xm23_cpu, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, xm23_cpu, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, xm23_cpu, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, xm23_cpu, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, xm23_cpu, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, xm23_cpu, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, xm23_cpu, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, xm23_cpu, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, xm23_cpu, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, xm23_cpu, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, xm23_cpu, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, xm23_cpu, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, xm23_cpu, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, xm23_cpu, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, xm23_cpu, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, xm23_cpu, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, xm23_cpu, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, xm23_cpu, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, xm23_cpu, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, xm23_cpu, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, xm23_cpu, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, xm23_cpu, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, xm23_cpu, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, xm23_cpu, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, xm23_cpu, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, xm23_cpu, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, xm23_cpu, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, xm23_cpu, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, xm23_cpu, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, xm23_cpu, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, xm23_cpu, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, xm23_cpu, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, xm23_cpu, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, xm23_cpu, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, xm23_cpu, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, xm23_cpu, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, xm23_cpu, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, xm23_cpu, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, xm23_cpu, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, xm23_cpu, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, xm23_cpu, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, xm23_cpu, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, xm23_cpu, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, xm23_cpu, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, xm23_cpu, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, xm23_cpu, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, xm23_cpu, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, xm23_cpu, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, xm23_cpu, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, xm23_cpu, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, xm23_cpu, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, xm23_cpu, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, xm23_cpu, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, xm23_cpu, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, xm23_cpu, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, xm23_cpu, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, xm23_cpu, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, xm23_cpu, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, xm23_cpu, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, xm23_cpu, 1
instance = comp, \LEDG7~output , LEDG7~output, xm23_cpu, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, xm23_cpu, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, xm23_cpu, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, xm23_cpu, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, xm23_cpu, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, xm23_cpu, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, xm23_cpu, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, xm23_cpu, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, xm23_cpu, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, xm23_cpu, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, xm23_cpu, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, xm23_cpu, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, xm23_cpu, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, xm23_cpu, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, xm23_cpu, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, xm23_cpu, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, xm23_cpu, 1
instance = comp, \LEDR16_17[0]~output , LEDR16_17[0]~output, xm23_cpu, 1
instance = comp, \LEDR16_17[1]~output , LEDR16_17[1]~output, xm23_cpu, 1
instance = comp, \KEY[3]~input , KEY[3]~input, xm23_cpu, 1
instance = comp, \KEY[1]~input , KEY[1]~input, xm23_cpu, 1
instance = comp, \KEY[2]~input , KEY[2]~input, xm23_cpu, 1
instance = comp, \data_viewer|Equal1~0 , data_viewer|Equal1~0, xm23_cpu, 1
instance = comp, \data_viewer|Equal0~0 , data_viewer|Equal0~0, xm23_cpu, 1
instance = comp, \data_viewer|view_mode[0] , data_viewer|view_mode[0], xm23_cpu, 1
instance = comp, \SW[0]~input , SW[0]~input, xm23_cpu, 1
instance = comp, \SW[1]~input , SW[1]~input, xm23_cpu, 1
instance = comp, \SW[3]~input , SW[3]~input, xm23_cpu, 1
instance = comp, \SW[2]~input , SW[2]~input, xm23_cpu, 1
instance = comp, \data_viewer|Equal2~0 , data_viewer|Equal2~0, xm23_cpu, 1
instance = comp, \GPIO~input , GPIO~input, xm23_cpu, 1
instance = comp, \SW[4]~input , SW[4]~input, xm23_cpu, 1
instance = comp, \SW[17]~input , SW[17]~input, xm23_cpu, 1
instance = comp, \bkpnt[4] , bkpnt[4], xm23_cpu, 1
instance = comp, \SW[5]~input , SW[5]~input, xm23_cpu, 1
instance = comp, \bkpnt[5] , bkpnt[5], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector129~0 , ctrl_unit|Selector129~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Add7~0 , ctrl_unit|Add7~0, xm23_cpu, 1
instance = comp, \ctrl_unit|step~1 , ctrl_unit|step~1, xm23_cpu, 1
instance = comp, \ctrl_unit|step[0]~feeder , ctrl_unit|step[0]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|step[0] , ctrl_unit|step[0], xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~17 , ctrl_unit|cpucycle~17, xm23_cpu, 1
instance = comp, \ctrl_unit|step~2 , ctrl_unit|step~2, xm23_cpu, 1
instance = comp, \ctrl_unit|step[1] , ctrl_unit|step[1], xm23_cpu, 1
instance = comp, \ctrl_unit|step~4 , ctrl_unit|step~4, xm23_cpu, 1
instance = comp, \ctrl_unit|step[2] , ctrl_unit|step[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~18 , ctrl_unit|cpucycle~18, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~19 , ctrl_unit|cpucycle~19, xm23_cpu, 1
instance = comp, \ctrl_unit|step~0 , ctrl_unit|step~0, xm23_cpu, 1
instance = comp, \ctrl_unit|step[4] , ctrl_unit|step[4], xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~25 , ctrl_unit|cpucycle~25, xm23_cpu, 1
instance = comp, \ctrl_unit|step~7 , ctrl_unit|step~7, xm23_cpu, 1
instance = comp, \ctrl_unit|step[5] , ctrl_unit|step[5], xm23_cpu, 1
instance = comp, \ctrl_unit|step~3 , ctrl_unit|step~3, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~26 , ctrl_unit|cpucycle~26, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0110 , ctrl_unit|cpucycle.0110, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~21 , ctrl_unit|cpucycle~21, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~27 , ctrl_unit|cpucycle~27, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0011 , ctrl_unit|cpucycle.0011, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~20 , ctrl_unit|cpucycle~20, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0101 , ctrl_unit|cpucycle.0101, xm23_cpu, 1
instance = comp, \ctrl_unit|Add2~0 , ctrl_unit|Add2~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder0~7 , ctrl_unit|Decoder0~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder0~3 , ctrl_unit|Decoder0~3, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[1]~1 , ctrl_unit|bm_op[1]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder0~0 , ctrl_unit|Decoder0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[1]~2 , ctrl_unit|bm_op[1]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[1]~3 , ctrl_unit|bm_op[1]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[1] , ctrl_unit|bm_op[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~0 , ctrl_unit|Selector42~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder0~5 , ctrl_unit|Decoder0~5, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~18 , ctrl_unit|data_bus_ctrl~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector0~0 , ctrl_unit|Selector0~0, xm23_cpu, 1
instance = comp, \reg_file~12 , reg_file~12, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr43~1 , ctrl_unit|WideOr43~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector6~0 , ctrl_unit|Selector6~0, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~0 , ctrl_unit|sxt_bit_num[3]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~1 , ctrl_unit|sxt_bit_num[3]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr43~0 , ctrl_unit|WideOr43~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector1~2 , ctrl_unit|Selector1~2, xm23_cpu, 1
instance = comp, \ctrl_unit|code_result~2 , ctrl_unit|code_result~2, xm23_cpu, 1
instance = comp, \ID|C[2]~feeder , ID|C[2]~feeder, xm23_cpu, 1
instance = comp, \ID|SRCCON[2]~0 , ID|SRCCON[2]~0, xm23_cpu, 1
instance = comp, \ID|SRCCON[2]~1 , ID|SRCCON[2]~1, xm23_cpu, 1
instance = comp, \ID|SRCCON[2]~2 , ID|SRCCON[2]~2, xm23_cpu, 1
instance = comp, \ID|SRCCON[2] , ID|SRCCON[2], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0]~0 , ctrl_unit|dbus_rnum_src[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector137~0 , ctrl_unit|Selector137~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector137~1 , ctrl_unit|Selector137~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4]~2 , ctrl_unit|dbus_rnum_src[4]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0]~1 , ctrl_unit|dbus_rnum_src[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0]~3 , ctrl_unit|dbus_rnum_src[0]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0]~4 , ctrl_unit|dbus_rnum_src[0]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~2 , ctrl_unit|alu_rnum_dst[3]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0]~6 , ctrl_unit|dbus_rnum_src[0]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0]~5 , ctrl_unit|dbus_rnum_src[0]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0]~7 , ctrl_unit|dbus_rnum_src[0]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0]~8 , ctrl_unit|dbus_rnum_src[0]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0]~9 , ctrl_unit|dbus_rnum_src[0]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2] , ctrl_unit|dbus_rnum_src[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector91~0 , ctrl_unit|Selector91~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder0~8 , ctrl_unit|Decoder0~8, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~11 , ctrl_unit|dbus_rnum_dst[0]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector0~1 , ctrl_unit|Selector0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector32~10 , ctrl_unit|Selector32~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~0 , ctrl_unit|Selector34~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~6 , ctrl_unit|dbus_rnum_dst[0]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~7 , ctrl_unit|dbus_rnum_dst[0]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~12 , ctrl_unit|dbus_rnum_dst[0]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~8 , ctrl_unit|dbus_rnum_dst[0]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~9 , ctrl_unit|dbus_rnum_dst[0]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~10 , ctrl_unit|dbus_rnum_dst[0]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0]~18 , ctrl_unit|dbus_rnum_src[0]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~13 , ctrl_unit|dbus_rnum_dst[0]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~14 , ctrl_unit|dbus_rnum_dst[0]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~15 , ctrl_unit|dbus_rnum_dst[0]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~16 , ctrl_unit|dbus_rnum_dst[0]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~19 , ctrl_unit|dbus_rnum_dst[0]~19, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~20 , ctrl_unit|dbus_rnum_dst[0]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0001~0 , ctrl_unit|cpucycle.0001~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0001 , ctrl_unit|cpucycle.0001, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~5 , ctrl_unit|dbus_rnum_dst[0]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~17 , ctrl_unit|dbus_rnum_dst[0]~17, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~18 , ctrl_unit|dbus_rnum_dst[0]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector89~0 , ctrl_unit|Selector89~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector89~1 , ctrl_unit|Selector89~1, xm23_cpu, 1
instance = comp, \reg_file~19 , reg_file~19, xm23_cpu, 1
instance = comp, \ctrl_unit|always1~0 , ctrl_unit|always1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector74~0 , ctrl_unit|Selector74~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector77~1 , ctrl_unit|Selector77~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector74~1 , ctrl_unit|Selector74~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector77~0 , ctrl_unit|Selector77~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector75~0 , ctrl_unit|Selector75~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector31~8 , ctrl_unit|Selector31~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector31~13 , ctrl_unit|Selector31~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector31~9 , ctrl_unit|Selector31~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector32~11 , ctrl_unit|Selector32~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector31~10 , ctrl_unit|Selector31~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector31~11 , ctrl_unit|Selector31~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector88~3 , ctrl_unit|Selector88~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector88~4 , ctrl_unit|Selector88~4, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~24 , ctrl_unit|cpucycle~24, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0010 , ctrl_unit|cpucycle.0010, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~22 , ctrl_unit|cpucycle~22, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~23 , ctrl_unit|cpucycle~23, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0100 , ctrl_unit|cpucycle.0100, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr60~0 , ctrl_unit|WideOr60~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector90~0 , ctrl_unit|Selector90~0, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bus_ctrl~0 , ctrl_unit|sxt_bus_ctrl~0, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bus_ctrl , ctrl_unit|sxt_bus_ctrl, xm23_cpu, 1
instance = comp, \ID|Mux39~0 , ID|Mux39~0, xm23_cpu, 1
instance = comp, \ID|Decoder4~0 , ID|Decoder4~0, xm23_cpu, 1
instance = comp, \ID|OFF[4] , ID|OFF[4], xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[2]~feeder , ctrl_unit|sxt_rnum[2]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[0]~0 , ctrl_unit|sxt_rnum[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[2] , ctrl_unit|sxt_rnum[2], xm23_cpu, 1
instance = comp, \reg_file~86 , reg_file~86, xm23_cpu, 1
instance = comp, \reg_file[2][4] , reg_file[2][4], xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[1] , ctrl_unit|sxt_rnum[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector74~2 , ctrl_unit|Selector74~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector87~0 , ctrl_unit|Selector87~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector87~1 , ctrl_unit|Selector87~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector87~2 , ctrl_unit|Selector87~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector87~3 , ctrl_unit|Selector87~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector31~12 , ctrl_unit|Selector31~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector87~4 , ctrl_unit|Selector87~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector87~5 , ctrl_unit|Selector87~5, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4] , ctrl_unit|dbus_rnum_dst[4], xm23_cpu, 1
instance = comp, \Decoder0~8 , Decoder0~8, xm23_cpu, 1
instance = comp, \Decoder0~21 , Decoder0~21, xm23_cpu, 1
instance = comp, \reg_file~45 , reg_file~45, xm23_cpu, 1
instance = comp, \reg_file~46 , reg_file~46, xm23_cpu, 1
instance = comp, \reg_file~90 , reg_file~90, xm23_cpu, 1
instance = comp, \reg_file[3][4] , reg_file[3][4], xm23_cpu, 1
instance = comp, \reg_file~87 , reg_file~87, xm23_cpu, 1
instance = comp, \reg_file[1][4] , reg_file[1][4], xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0]~4 , ctrl_unit|bm_op[0]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0]~0 , ctrl_unit|bm_op[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0]~5 , ctrl_unit|bm_op[0]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0]~6 , ctrl_unit|bm_op[0]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0] , ctrl_unit|bm_op[0], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[3]~10 , byte_manipulator|dst_out[3]~10, xm23_cpu, 1
instance = comp, \Mux43~2 , Mux43~2, xm23_cpu, 1
instance = comp, \Mux43~3 , Mux43~3, xm23_cpu, 1
instance = comp, \reg_file~82 , reg_file~82, xm23_cpu, 1
instance = comp, \reg_file[5][4] , reg_file[5][4], xm23_cpu, 1
instance = comp, \reg_file~85 , reg_file~85, xm23_cpu, 1
instance = comp, \reg_file[7][4] , reg_file[7][4], xm23_cpu, 1
instance = comp, \Decoder0~14 , Decoder0~14, xm23_cpu, 1
instance = comp, \Decoder0~15 , Decoder0~15, xm23_cpu, 1
instance = comp, \reg_file~33 , reg_file~33, xm23_cpu, 1
instance = comp, \reg_file~84 , reg_file~84, xm23_cpu, 1
instance = comp, \reg_file[4][4] , reg_file[4][4], xm23_cpu, 1
instance = comp, \Decoder0~11 , Decoder0~11, xm23_cpu, 1
instance = comp, \reg_file~27 , reg_file~27, xm23_cpu, 1
instance = comp, \reg_file~83 , reg_file~83, xm23_cpu, 1
instance = comp, \reg_file[6][4] , reg_file[6][4], xm23_cpu, 1
instance = comp, \Mux43~0 , Mux43~0, xm23_cpu, 1
instance = comp, \Mux43~1 , Mux43~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux3~1 , byte_manipulator|Mux3~1, xm23_cpu, 1
instance = comp, \reg_file~218 , reg_file~218, xm23_cpu, 1
instance = comp, \reg_file[2][12] , reg_file[2][12], xm23_cpu, 1
instance = comp, \reg_file~62 , reg_file~62, xm23_cpu, 1
instance = comp, \reg_file[2][6] , reg_file[2][6], xm23_cpu, 1
instance = comp, \reg_file~63 , reg_file~63, xm23_cpu, 1
instance = comp, \ID|Mux38~0 , ID|Mux38~0, xm23_cpu, 1
instance = comp, \ID|OFF[5] , ID|OFF[5], xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[0] , ctrl_unit|sxt_rnum[0], xm23_cpu, 1
instance = comp, \SW[14]~input , SW[14]~input, xm23_cpu, 1
instance = comp, \reg_file[7][14] , reg_file[7][14], xm23_cpu, 1
instance = comp, \reg_file~240 , reg_file~240, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector113~0 , ctrl_unit|Selector113~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~8 , ctrl_unit|alu_rnum_dst[3]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0]~0 , ctrl_unit|addr_rnum_src[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~1 , ctrl_unit|alu_rnum_dst[3]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0]~1 , ctrl_unit|addr_rnum_src[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0] , ctrl_unit|addr_rnum_src[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector112~0 , ctrl_unit|Selector112~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[1] , ctrl_unit|addr_rnum_src[1], xm23_cpu, 1
instance = comp, \reg_file[6][14] , reg_file[6][14], xm23_cpu, 1
instance = comp, \reg_file~238 , reg_file~238, xm23_cpu, 1
instance = comp, \reg_file~116 , reg_file~116, xm23_cpu, 1
instance = comp, \reg_file~117 , reg_file~117, xm23_cpu, 1
instance = comp, \reg_file~118 , reg_file~118, xm23_cpu, 1
instance = comp, \reg_file[4][14] , reg_file[4][14], xm23_cpu, 1
instance = comp, \reg_file~239 , reg_file~239, xm23_cpu, 1
instance = comp, \mar~79 , mar~79, xm23_cpu, 1
instance = comp, \reg_file[5][14] , reg_file[5][14], xm23_cpu, 1
instance = comp, \reg_file~237 , reg_file~237, xm23_cpu, 1
instance = comp, \mar~80 , mar~80, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector111~0 , ctrl_unit|Selector111~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[2] , ctrl_unit|addr_rnum_src[2], xm23_cpu, 1
instance = comp, \reg_file~106 , reg_file~106, xm23_cpu, 1
instance = comp, \reg_file~137 , reg_file~137, xm23_cpu, 1
instance = comp, \reg_file~138 , reg_file~138, xm23_cpu, 1
instance = comp, \reg_file~139 , reg_file~139, xm23_cpu, 1
instance = comp, \reg_file[3][14] , reg_file[3][14], xm23_cpu, 1
instance = comp, \reg_file~245 , reg_file~245, xm23_cpu, 1
instance = comp, \reg_file[2][14] , reg_file[2][14], xm23_cpu, 1
instance = comp, \reg_file~241 , reg_file~241, xm23_cpu, 1
instance = comp, \reg_file[1][14] , reg_file[1][14], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector8~4 , ctrl_unit|Selector8~4, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[1]~feeder , ctrl_unit|sxt_bit_num[1]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[1] , ctrl_unit|sxt_bit_num[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector8~4_wirecell , ctrl_unit|Selector8~4_wirecell, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[0] , ctrl_unit|sxt_bit_num[0], xm23_cpu, 1
instance = comp, \sxt_ext|out[6]~9 , sxt_ext|out[6]~9, xm23_cpu, 1
instance = comp, \reg_file~207 , reg_file~207, xm23_cpu, 1
instance = comp, \reg_file[2][13] , reg_file[2][13], xm23_cpu, 1
instance = comp, \reg_file~210 , reg_file~210, xm23_cpu, 1
instance = comp, \reg_file[3][13] , reg_file[3][13], xm23_cpu, 1
instance = comp, \Decoder0~6 , Decoder0~6, xm23_cpu, 1
instance = comp, \Decoder0~20 , Decoder0~20, xm23_cpu, 1
instance = comp, \reg_file~132 , reg_file~132, xm23_cpu, 1
instance = comp, \reg_file~133 , reg_file~133, xm23_cpu, 1
instance = comp, \reg_file~134 , reg_file~134, xm23_cpu, 1
instance = comp, \reg_file~209 , reg_file~209, xm23_cpu, 1
instance = comp, \reg_file[0][13] , reg_file[0][13], xm23_cpu, 1
instance = comp, \reg_file~208 , reg_file~208, xm23_cpu, 1
instance = comp, \reg_file[1][13] , reg_file[1][13], xm23_cpu, 1
instance = comp, \sxt_in[13]~68 , sxt_in[13]~68, xm23_cpu, 1
instance = comp, \sxt_in[13]~69 , sxt_in[13]~69, xm23_cpu, 1
instance = comp, \reg_file~206 , reg_file~206, xm23_cpu, 1
instance = comp, \reg_file[7][13] , reg_file[7][13], xm23_cpu, 1
instance = comp, \reg_file~203 , reg_file~203, xm23_cpu, 1
instance = comp, \reg_file[5][13] , reg_file[5][13], xm23_cpu, 1
instance = comp, \reg_file~204 , reg_file~204, xm23_cpu, 1
instance = comp, \reg_file[6][13] , reg_file[6][13], xm23_cpu, 1
instance = comp, \reg_file~205 , reg_file~205, xm23_cpu, 1
instance = comp, \reg_file[4][13] , reg_file[4][13], xm23_cpu, 1
instance = comp, \sxt_in[13]~66 , sxt_in[13]~66, xm23_cpu, 1
instance = comp, \sxt_in[13]~67 , sxt_in[13]~67, xm23_cpu, 1
instance = comp, \sxt_in[13]~70 , sxt_in[13]~70, xm23_cpu, 1
instance = comp, \sxt_in[14]~83 , sxt_in[14]~83, xm23_cpu, 1
instance = comp, \sxt_in[14]~84 , sxt_in[14]~84, xm23_cpu, 1
instance = comp, \reg_file~244 , reg_file~244, xm23_cpu, 1
instance = comp, \reg_file[0][14] , reg_file[0][14], xm23_cpu, 1
instance = comp, \sxt_in[14]~85 , sxt_in[14]~85, xm23_cpu, 1
instance = comp, \sxt_in[14]~86 , sxt_in[14]~86, xm23_cpu, 1
instance = comp, \sxt_in[14]~87 , sxt_in[14]~87, xm23_cpu, 1
instance = comp, \ID|Mux32~0 , ID|Mux32~0, xm23_cpu, 1
instance = comp, \ID|OFF[11] , ID|OFF[11], xm23_cpu, 1
instance = comp, \reg_file~231 , reg_file~231, xm23_cpu, 1
instance = comp, \reg_file[1][11] , reg_file[1][11], xm23_cpu, 1
instance = comp, \reg_file~232 , reg_file~232, xm23_cpu, 1
instance = comp, \reg_file[0][11] , reg_file[0][11], xm23_cpu, 1
instance = comp, \sxt_in[11]~79 , sxt_in[11]~79, xm23_cpu, 1
instance = comp, \reg_file~233 , reg_file~233, xm23_cpu, 1
instance = comp, \reg_file[3][11] , reg_file[3][11], xm23_cpu, 1
instance = comp, \reg_file~230 , reg_file~230, xm23_cpu, 1
instance = comp, \reg_file[2][11] , reg_file[2][11], xm23_cpu, 1
instance = comp, \sxt_in[11]~80 , sxt_in[11]~80, xm23_cpu, 1
instance = comp, \reg_file~226 , reg_file~226, xm23_cpu, 1
instance = comp, \reg_file[5][11] , reg_file[5][11], xm23_cpu, 1
instance = comp, \reg_file~229 , reg_file~229, xm23_cpu, 1
instance = comp, \reg_file[7][11] , reg_file[7][11], xm23_cpu, 1
instance = comp, \reg_file~227 , reg_file~227, xm23_cpu, 1
instance = comp, \reg_file[6][11] , reg_file[6][11], xm23_cpu, 1
instance = comp, \reg_file~228 , reg_file~228, xm23_cpu, 1
instance = comp, \reg_file[4][11]~feeder , reg_file[4][11]~feeder, xm23_cpu, 1
instance = comp, \reg_file[4][11] , reg_file[4][11], xm23_cpu, 1
instance = comp, \sxt_in[11]~77 , sxt_in[11]~77, xm23_cpu, 1
instance = comp, \sxt_in[11]~78 , sxt_in[11]~78, xm23_cpu, 1
instance = comp, \sxt_in[11]~81 , sxt_in[11]~81, xm23_cpu, 1
instance = comp, \sxt_in[11]~82 , sxt_in[11]~82, xm23_cpu, 1
instance = comp, \ID|Mux31~0 , ID|Mux31~0, xm23_cpu, 1
instance = comp, \ID|OFF[12] , ID|OFF[12], xm23_cpu, 1
instance = comp, \reg_file~214 , reg_file~214, xm23_cpu, 1
instance = comp, \reg_file[5][12] , reg_file[5][12], xm23_cpu, 1
instance = comp, \reg_file~216 , reg_file~216, xm23_cpu, 1
instance = comp, \reg_file[4][12] , reg_file[4][12], xm23_cpu, 1
instance = comp, \sxt_in[12]~71 , sxt_in[12]~71, xm23_cpu, 1
instance = comp, \sxt_in[12]~72 , sxt_in[12]~72, xm23_cpu, 1
instance = comp, \reg_file~221 , reg_file~221, xm23_cpu, 1
instance = comp, \reg_file[0][12] , reg_file[0][12], xm23_cpu, 1
instance = comp, \sxt_in[12]~73 , sxt_in[12]~73, xm23_cpu, 1
instance = comp, \reg_file~222 , reg_file~222, xm23_cpu, 1
instance = comp, \reg_file[3][12] , reg_file[3][12], xm23_cpu, 1
instance = comp, \sxt_in[12]~74 , sxt_in[12]~74, xm23_cpu, 1
instance = comp, \sxt_in[12]~75 , sxt_in[12]~75, xm23_cpu, 1
instance = comp, \sxt_in[12]~76 , sxt_in[12]~76, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~7 , sxt_ext|Mux0~7, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~8 , sxt_ext|Mux0~8, xm23_cpu, 1
instance = comp, \ID|Mux36~0 , ID|Mux36~0, xm23_cpu, 1
instance = comp, \ID|OFF[7] , ID|OFF[7], xm23_cpu, 1
instance = comp, \reg_file~98 , reg_file~98, xm23_cpu, 1
instance = comp, \reg_file[2][7] , reg_file[2][7], xm23_cpu, 1
instance = comp, \reg_file~102 , reg_file~102, xm23_cpu, 1
instance = comp, \reg_file[3][7] , reg_file[3][7], xm23_cpu, 1
instance = comp, \reg_file~99 , reg_file~99, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3] , ctrl_unit|sxt_bit_num[3], xm23_cpu, 1
instance = comp, \ID|Mux37~0 , ID|Mux37~0, xm23_cpu, 1
instance = comp, \ID|OFF[6] , ID|OFF[6], xm23_cpu, 1
instance = comp, \reg_file~66 , reg_file~66, xm23_cpu, 1
instance = comp, \reg_file[3][6] , reg_file[3][6], xm23_cpu, 1
instance = comp, \reg_file~43 , reg_file~43, xm23_cpu, 1
instance = comp, \reg_file~65 , reg_file~65, xm23_cpu, 1
instance = comp, \reg_file[0][6] , reg_file[0][6], xm23_cpu, 1
instance = comp, \sxt_in[6]~7 , sxt_in[6]~7, xm23_cpu, 1
instance = comp, \sxt_in[6]~8 , sxt_in[6]~8, xm23_cpu, 1
instance = comp, \reg_file~58 , reg_file~58, xm23_cpu, 1
instance = comp, \reg_file[5][6] , reg_file[5][6], xm23_cpu, 1
instance = comp, \reg_file~61 , reg_file~61, xm23_cpu, 1
instance = comp, \reg_file[7][6] , reg_file[7][6], xm23_cpu, 1
instance = comp, \reg_file~60 , reg_file~60, xm23_cpu, 1
instance = comp, \reg_file[4][6] , reg_file[4][6], xm23_cpu, 1
instance = comp, \reg_file~59 , reg_file~59, xm23_cpu, 1
instance = comp, \reg_file[6][6] , reg_file[6][6], xm23_cpu, 1
instance = comp, \sxt_in[6]~5 , sxt_in[6]~5, xm23_cpu, 1
instance = comp, \sxt_in[6]~6 , sxt_in[6]~6, xm23_cpu, 1
instance = comp, \sxt_in[6]~9 , sxt_in[6]~9, xm23_cpu, 1
instance = comp, \sxt_in[6]~10 , sxt_in[6]~10, xm23_cpu, 1
instance = comp, \sxt_ext|out[7]~15 , sxt_ext|out[7]~15, xm23_cpu, 1
instance = comp, \SW[15]~input , SW[15]~input, xm23_cpu, 1
instance = comp, \reg_file[3][15] , reg_file[3][15], xm23_cpu, 1
instance = comp, \reg_file~281 , reg_file~281, xm23_cpu, 1
instance = comp, \reg_file[2][15] , reg_file[2][15], xm23_cpu, 1
instance = comp, \reg_file~279 , reg_file~279, xm23_cpu, 1
instance = comp, \mar~26 , mar~26, xm23_cpu, 1
instance = comp, \reg_file~280 , reg_file~280, xm23_cpu, 1
instance = comp, \reg_file[0][15] , reg_file[0][15], xm23_cpu, 1
instance = comp, \reg_file~278 , reg_file~278, xm23_cpu, 1
instance = comp, \reg_file[1][15] , reg_file[1][15], xm23_cpu, 1
instance = comp, \mar~81 , mar~81, xm23_cpu, 1
instance = comp, \mar~82 , mar~82, xm23_cpu, 1
instance = comp, \mar~83 , mar~83, xm23_cpu, 1
instance = comp, \reg_file[5][15] , reg_file[5][15], xm23_cpu, 1
instance = comp, \reg_file~276 , reg_file~276, xm23_cpu, 1
instance = comp, \reg_file[6][15] , reg_file[6][15], xm23_cpu, 1
instance = comp, \reg_file~275 , reg_file~275, xm23_cpu, 1
instance = comp, \reg_file[4][15] , reg_file[4][15], xm23_cpu, 1
instance = comp, \reg_file~277 , reg_file~277, xm23_cpu, 1
instance = comp, \mar~84 , mar~84, xm23_cpu, 1
instance = comp, \mar~85 , mar~85, xm23_cpu, 1
instance = comp, \mar[15]~15 , mar[15]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1]~7 , ctrl_unit|alu_op[1]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1]~22 , ctrl_unit|alu_op[1]~22, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~23 , ctrl_unit|alu_op[3]~23, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[4]~25 , ctrl_unit|alu_op[4]~25, xm23_cpu, 1
instance = comp, \ctrl_unit|Add4~0 , ctrl_unit|Add4~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Add4~3 , ctrl_unit|Add4~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Add4~4 , ctrl_unit|Add4~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Add4~6 , ctrl_unit|Add4~6, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1]~9 , ctrl_unit|alu_op[1]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1]~29 , ctrl_unit|alu_op[1]~29, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1]~10 , ctrl_unit|alu_op[1]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~14 , ctrl_unit|alu_rnum_dst[3]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1]~6 , ctrl_unit|alu_op[1]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~4 , ctrl_unit|alu_rnum_dst[3]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder0~2 , ctrl_unit|Decoder0~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder0~1 , ctrl_unit|Decoder0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~5 , ctrl_unit|alu_rnum_dst[3]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1]~12 , ctrl_unit|alu_op[1]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~6 , ctrl_unit|alu_rnum_dst[3]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1]~11 , ctrl_unit|alu_op[1]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1]~13 , ctrl_unit|alu_op[1]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[4]~14 , ctrl_unit|alu_op[4]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1]~16 , ctrl_unit|alu_op[1]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1]~15 , ctrl_unit|alu_op[1]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1]~17 , ctrl_unit|alu_op[1]~17, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~11 , ctrl_unit|alu_rnum_dst[3]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~3 , ctrl_unit|alu_rnum_dst[3]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1]~18 , ctrl_unit|alu_op[1]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1]~19 , ctrl_unit|alu_op[1]~19, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[4]~20 , ctrl_unit|alu_op[4]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[4] , ctrl_unit|alu_op[4], xm23_cpu, 1
instance = comp, \ctrl_unit|s_bus_ctrl~6 , ctrl_unit|s_bus_ctrl~6, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[0]~15 , ctrl_unit|alu_rnum_dst[0]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[0]~16 , ctrl_unit|alu_rnum_dst[0]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[0]~17 , ctrl_unit|alu_rnum_dst[0]~17, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[0]~18 , ctrl_unit|alu_rnum_dst[0]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector94~0 , ctrl_unit|Selector94~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector98~2 , ctrl_unit|Selector98~2, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[0]~0 , ctrl_unit|alu_rnum_dst[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~21 , ctrl_unit|dbus_rnum_dst[0]~21, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[0]~20 , ctrl_unit|alu_rnum_dst[0]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~28 , ctrl_unit|dbus_rnum_dst[0]~28, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[0]~19 , ctrl_unit|alu_rnum_dst[0]~19, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[0]~21 , ctrl_unit|alu_rnum_dst[0]~21, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[0]~22 , ctrl_unit|alu_rnum_dst[0]~22, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2] , ctrl_unit|alu_rnum_dst[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector96~0 , ctrl_unit|Selector96~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[0] , ctrl_unit|alu_rnum_dst[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector95~0 , ctrl_unit|Selector95~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1] , ctrl_unit|alu_rnum_dst[1], xm23_cpu, 1
instance = comp, \Mux16~2 , Mux16~2, xm23_cpu, 1
instance = comp, \Mux16~3 , Mux16~3, xm23_cpu, 1
instance = comp, \Mux16~0 , Mux16~0, xm23_cpu, 1
instance = comp, \Mux16~1 , Mux16~1, xm23_cpu, 1
instance = comp, \Mux16~4 , Mux16~4, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3] , ctrl_unit|alu_op[3], xm23_cpu, 1
instance = comp, \ctrl_unit|s_bus_ctrl~2 , ctrl_unit|s_bus_ctrl~2, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~10 , ctrl_unit|alu_rnum_dst[3]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~7 , ctrl_unit|alu_rnum_dst[3]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~9 , ctrl_unit|alu_rnum_dst[3]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~12 , ctrl_unit|alu_rnum_dst[3]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~13 , ctrl_unit|alu_rnum_dst[3]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|s_bus_ctrl~3 , ctrl_unit|s_bus_ctrl~3, xm23_cpu, 1
instance = comp, \ctrl_unit|s_bus_ctrl~4 , ctrl_unit|s_bus_ctrl~4, xm23_cpu, 1
instance = comp, \ctrl_unit|s_bus_ctrl~5 , ctrl_unit|s_bus_ctrl~5, xm23_cpu, 1
instance = comp, \ctrl_unit|s_bus_ctrl , ctrl_unit|s_bus_ctrl, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector48~3 , ctrl_unit|Selector48~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector48~2 , ctrl_unit|Selector48~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector48~0 , ctrl_unit|Selector48~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector97~2 , ctrl_unit|Selector97~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector97~3 , ctrl_unit|Selector97~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder0~4 , ctrl_unit|Decoder0~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector97~0 , ctrl_unit|Selector97~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector97~1 , ctrl_unit|Selector97~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~1 , ctrl_unit|Selector101~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector97~4 , ctrl_unit|Selector97~4, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[4] , ctrl_unit|alu_rnum_src[4], xm23_cpu, 1
instance = comp, \ID|Mux18~0 , ID|Mux18~0, xm23_cpu, 1
instance = comp, \ID|RC~0 , ID|RC~0, xm23_cpu, 1
instance = comp, \ID|RC~1 , ID|RC~1, xm23_cpu, 1
instance = comp, \ID|RC , ID|RC, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector48~4 , ctrl_unit|Selector48~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector45~0 , ctrl_unit|Selector45~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector98~3 , ctrl_unit|Selector98~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector98~4 , ctrl_unit|Selector98~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector100~0 , ctrl_unit|Selector100~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector98~6 , ctrl_unit|Selector98~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector98~5 , ctrl_unit|Selector98~5, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[3] , ctrl_unit|alu_rnum_src[3], xm23_cpu, 1
instance = comp, \reg_file[13][15]~feeder , reg_file[13][15]~feeder, xm23_cpu, 1
instance = comp, \Decoder0~12 , Decoder0~12, xm23_cpu, 1
instance = comp, \Decoder0~22 , Decoder0~22, xm23_cpu, 1
instance = comp, \reg_file~254 , reg_file~254, xm23_cpu, 1
instance = comp, \reg_file~255 , reg_file~255, xm23_cpu, 1
instance = comp, \reg_file~253 , reg_file~253, xm23_cpu, 1
instance = comp, \reg_file~256 , reg_file~256, xm23_cpu, 1
instance = comp, \reg_file[13][15] , reg_file[13][15], xm23_cpu, 1
instance = comp, \reg_file[15][15]~312 , reg_file[15][15]~312, xm23_cpu, 1
instance = comp, \Decoder0~25 , Decoder0~25, xm23_cpu, 1
instance = comp, \reg_file~260 , reg_file~260, xm23_cpu, 1
instance = comp, \reg_file~261 , reg_file~261, xm23_cpu, 1
instance = comp, \reg_file~262 , reg_file~262, xm23_cpu, 1
instance = comp, \reg_file[15][15] , reg_file[15][15], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector48~1 , ctrl_unit|Selector48~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector48~5 , ctrl_unit|Selector48~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector48~6 , ctrl_unit|Selector48~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~0 , ctrl_unit|Selector101~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~2 , ctrl_unit|Selector101~2, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[0] , ctrl_unit|alu_rnum_src[0], xm23_cpu, 1
instance = comp, \reg_file[12][15]~feeder , reg_file[12][15]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~2 , ctrl_unit|ctrl_reg_bus~2, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~3 , ctrl_unit|ctrl_reg_bus~3, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~4 , ctrl_unit|ctrl_reg_bus~4, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~21 , ctrl_unit|data_bus_ctrl~21, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~12 , ctrl_unit|data_bus_ctrl~12, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~22 , ctrl_unit|data_bus_ctrl~22, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[0] , ctrl_unit|data_bus_ctrl[0], xm23_cpu, 1
instance = comp, \Decoder0~24 , Decoder0~24, xm23_cpu, 1
instance = comp, \reg_file~257 , reg_file~257, xm23_cpu, 1
instance = comp, \reg_file~258 , reg_file~258, xm23_cpu, 1
instance = comp, \reg_file~51 , reg_file~51, xm23_cpu, 1
instance = comp, \reg_file~259 , reg_file~259, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~24 , ctrl_unit|data_bus_ctrl~24, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[2] , ctrl_unit|data_bus_ctrl[2], xm23_cpu, 1
instance = comp, \reg_file~287 , reg_file~287, xm23_cpu, 1
instance = comp, \reg_file[12][15] , reg_file[12][15], xm23_cpu, 1
instance = comp, \Decoder0~23 , Decoder0~23, xm23_cpu, 1
instance = comp, \reg_file~250 , reg_file~250, xm23_cpu, 1
instance = comp, \reg_file~49 , reg_file~49, xm23_cpu, 1
instance = comp, \reg_file~251 , reg_file~251, xm23_cpu, 1
instance = comp, \reg_file~252 , reg_file~252, xm23_cpu, 1
instance = comp, \reg_file~286 , reg_file~286, xm23_cpu, 1
instance = comp, \reg_file[14][15] , reg_file[14][15], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector47~0 , ctrl_unit|Selector47~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector47~1 , ctrl_unit|Selector47~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector47~2 , ctrl_unit|Selector47~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector100~2 , ctrl_unit|Selector100~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector100~1 , ctrl_unit|Selector100~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector100~3 , ctrl_unit|Selector100~3, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[1] , ctrl_unit|alu_rnum_src[1], xm23_cpu, 1
instance = comp, \s_bus[15]~187 , s_bus[15]~187, xm23_cpu, 1
instance = comp, \s_bus[15]~188 , s_bus[15]~188, xm23_cpu, 1
instance = comp, \s_bus[15]~184 , s_bus[15]~184, xm23_cpu, 1
instance = comp, \s_bus[15]~185 , s_bus[15]~185, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector99~0 , ctrl_unit|Selector99~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector99~1 , ctrl_unit|Selector99~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector99~2 , ctrl_unit|Selector99~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector99~3 , ctrl_unit|Selector99~3, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[2] , ctrl_unit|alu_rnum_src[2], xm23_cpu, 1
instance = comp, \s_bus[15]~182 , s_bus[15]~182, xm23_cpu, 1
instance = comp, \s_bus[15]~183 , s_bus[15]~183, xm23_cpu, 1
instance = comp, \s_bus[15]~186 , s_bus[15]~186, xm23_cpu, 1
instance = comp, \Decoder0~9 , Decoder0~9, xm23_cpu, 1
instance = comp, \reg_file~272 , reg_file~272, xm23_cpu, 1
instance = comp, \reg_file~273 , reg_file~273, xm23_cpu, 1
instance = comp, \reg_file~274 , reg_file~274, xm23_cpu, 1
instance = comp, \reg_file[11][15] , reg_file[11][15], xm23_cpu, 1
instance = comp, \Decoder0~3 , Decoder0~3, xm23_cpu, 1
instance = comp, \reg_file~263 , reg_file~263, xm23_cpu, 1
instance = comp, \reg_file~264 , reg_file~264, xm23_cpu, 1
instance = comp, \reg_file~265 , reg_file~265, xm23_cpu, 1
instance = comp, \reg_file[9][15] , reg_file[9][15], xm23_cpu, 1
instance = comp, \reg_file[8][15]~feeder , reg_file[8][15]~feeder, xm23_cpu, 1
instance = comp, \Decoder0~7 , Decoder0~7, xm23_cpu, 1
instance = comp, \reg_file~269 , reg_file~269, xm23_cpu, 1
instance = comp, \reg_file~270 , reg_file~270, xm23_cpu, 1
instance = comp, \reg_file~24 , reg_file~24, xm23_cpu, 1
instance = comp, \reg_file~271 , reg_file~271, xm23_cpu, 1
instance = comp, \reg_file~289 , reg_file~289, xm23_cpu, 1
instance = comp, \reg_file[8][15] , reg_file[8][15], xm23_cpu, 1
instance = comp, \Decoder0~4 , Decoder0~4, xm23_cpu, 1
instance = comp, \Decoder0~5 , Decoder0~5, xm23_cpu, 1
instance = comp, \reg_file~266 , reg_file~266, xm23_cpu, 1
instance = comp, \reg_file~267 , reg_file~267, xm23_cpu, 1
instance = comp, \reg_file~22 , reg_file~22, xm23_cpu, 1
instance = comp, \reg_file~268 , reg_file~268, xm23_cpu, 1
instance = comp, \reg_file~288 , reg_file~288, xm23_cpu, 1
instance = comp, \reg_file[10][15] , reg_file[10][15], xm23_cpu, 1
instance = comp, \s_bus[15]~180 , s_bus[15]~180, xm23_cpu, 1
instance = comp, \s_bus[15]~181 , s_bus[15]~181, xm23_cpu, 1
instance = comp, \s_bus[15]~189 , s_bus[15]~189, xm23_cpu, 1
instance = comp, \s_bus[15]~190 , s_bus[15]~190, xm23_cpu, 1
instance = comp, \sxt_ext|out[15]~32 , sxt_ext|out[15]~32, xm23_cpu, 1
instance = comp, \Mux48~2 , Mux48~2, xm23_cpu, 1
instance = comp, \Mux48~3 , Mux48~3, xm23_cpu, 1
instance = comp, \Mux48~0 , Mux48~0, xm23_cpu, 1
instance = comp, \Mux48~1 , Mux48~1, xm23_cpu, 1
instance = comp, \sxt_ext|out[15]~33 , sxt_ext|out[15]~33, xm23_cpu, 1
instance = comp, \sxt_ext|out[15]~34 , sxt_ext|out[15]~34, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~1 , arithmetic_logic_unit|PSW_o~1, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1] , ctrl_unit|alu_op[1], xm23_cpu, 1
instance = comp, \ID|Decoder4~1 , ID|Decoder4~1, xm23_cpu, 1
instance = comp, \ID|PSWb[3]~0 , ID|PSWb[3]~0, xm23_cpu, 1
instance = comp, \ID|PSWb[3]~1 , ID|PSWb[3]~1, xm23_cpu, 1
instance = comp, \ID|PSWb[0] , ID|PSWb[0], xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~0 , ctrl_unit|psw_bus_ctrl~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector24~2 , ctrl_unit|Selector24~2, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~1 , ctrl_unit|psw_bus_ctrl~1, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl[0] , ctrl_unit|psw_bus_ctrl[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~23 , ctrl_unit|Selector22~23, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~24 , ctrl_unit|Selector22~24, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~17 , ctrl_unit|Selector22~17, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~20 , ctrl_unit|Selector22~20, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~22 , ctrl_unit|Selector22~22, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~21 , ctrl_unit|Selector22~21, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~15 , ctrl_unit|Selector22~15, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~16 , ctrl_unit|Selector22~16, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~18 , ctrl_unit|Selector22~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~12 , ctrl_unit|Selector22~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~13 , ctrl_unit|Selector22~13, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~4 , ctrl_unit|dbus_rnum_dst[0]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~14 , ctrl_unit|Selector22~14, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~19 , ctrl_unit|Selector22~19, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector106~2 , ctrl_unit|Selector106~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector106~0 , ctrl_unit|Selector106~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector106~1 , ctrl_unit|Selector106~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector106~3 , ctrl_unit|Selector106~3, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[2] , ctrl_unit|alu_op[2], xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr21~0 , ctrl_unit|WideOr21~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~1 , ctrl_unit|psw_update~1, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~0 , ctrl_unit|psw_update~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~2 , ctrl_unit|psw_update~2, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update , ctrl_unit|psw_update, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector108~2 , ctrl_unit|Selector108~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector108~0 , ctrl_unit|Selector108~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector108~1 , ctrl_unit|Selector108~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector24~3 , ctrl_unit|Selector24~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector24~4 , ctrl_unit|Selector24~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector24~5 , ctrl_unit|Selector24~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector24~6 , ctrl_unit|Selector24~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector24~7 , ctrl_unit|Selector24~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector24~12 , ctrl_unit|Selector24~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector24~8 , ctrl_unit|Selector24~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector24~9 , ctrl_unit|Selector24~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector24~10 , ctrl_unit|Selector24~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector24~11 , ctrl_unit|Selector24~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector108~3 , ctrl_unit|Selector108~3, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[0] , ctrl_unit|alu_op[0], xm23_cpu, 1
instance = comp, \reg_file~101 , reg_file~101, xm23_cpu, 1
instance = comp, \reg_file[0][7] , reg_file[0][7], xm23_cpu, 1
instance = comp, \Mux24~2 , Mux24~2, xm23_cpu, 1
instance = comp, \Mux24~3 , Mux24~3, xm23_cpu, 1
instance = comp, \reg_file~97 , reg_file~97, xm23_cpu, 1
instance = comp, \reg_file[7][7] , reg_file[7][7], xm23_cpu, 1
instance = comp, \reg_file~96 , reg_file~96, xm23_cpu, 1
instance = comp, \reg_file[4][7] , reg_file[4][7], xm23_cpu, 1
instance = comp, \reg_file~95 , reg_file~95, xm23_cpu, 1
instance = comp, \reg_file[6][7] , reg_file[6][7], xm23_cpu, 1
instance = comp, \Mux24~0 , Mux24~0, xm23_cpu, 1
instance = comp, \Mux24~1 , Mux24~1, xm23_cpu, 1
instance = comp, \Mux24~4 , Mux24~4, xm23_cpu, 1
instance = comp, \s_bus[7]~100 , s_bus[7]~100, xm23_cpu, 1
instance = comp, \s_bus[7]~101 , s_bus[7]~101, xm23_cpu, 1
instance = comp, \s_bus[7]~98 , s_bus[7]~98, xm23_cpu, 1
instance = comp, \s_bus[7]~99 , s_bus[7]~99, xm23_cpu, 1
instance = comp, \s_bus[7]~102 , s_bus[7]~102, xm23_cpu, 1
instance = comp, \reg_file~26 , reg_file~26, xm23_cpu, 1
instance = comp, \reg_file[11][7] , reg_file[11][7], xm23_cpu, 1
instance = comp, \reg_file[9][7]~feeder , reg_file[9][7]~feeder, xm23_cpu, 1
instance = comp, \reg_file~21 , reg_file~21, xm23_cpu, 1
instance = comp, \reg_file[9][7] , reg_file[9][7], xm23_cpu, 1
instance = comp, \reg_file[10][7]~feeder , reg_file[10][7]~feeder, xm23_cpu, 1
instance = comp, \reg_file~23 , reg_file~23, xm23_cpu, 1
instance = comp, \reg_file[10][7] , reg_file[10][7], xm23_cpu, 1
instance = comp, \reg_file[8][7]~feeder , reg_file[8][7]~feeder, xm23_cpu, 1
instance = comp, \reg_file~25 , reg_file~25, xm23_cpu, 1
instance = comp, \reg_file[8][7] , reg_file[8][7], xm23_cpu, 1
instance = comp, \s_bus[7]~96 , s_bus[7]~96, xm23_cpu, 1
instance = comp, \s_bus[7]~97 , s_bus[7]~97, xm23_cpu, 1
instance = comp, \reg_file[13][7]~feeder , reg_file[13][7]~feeder, xm23_cpu, 1
instance = comp, \reg_file~48 , reg_file~48, xm23_cpu, 1
instance = comp, \reg_file[13][7] , reg_file[13][7], xm23_cpu, 1
instance = comp, \reg_file[15][7]~304 , reg_file[15][7]~304, xm23_cpu, 1
instance = comp, \reg_file~53 , reg_file~53, xm23_cpu, 1
instance = comp, \reg_file[15][7] , reg_file[15][7], xm23_cpu, 1
instance = comp, \reg_file~52 , reg_file~52, xm23_cpu, 1
instance = comp, \reg_file[12][7] , reg_file[12][7], xm23_cpu, 1
instance = comp, \reg_file~50 , reg_file~50, xm23_cpu, 1
instance = comp, \reg_file[14][7] , reg_file[14][7], xm23_cpu, 1
instance = comp, \s_bus[7]~103 , s_bus[7]~103, xm23_cpu, 1
instance = comp, \s_bus[7]~104 , s_bus[7]~104, xm23_cpu, 1
instance = comp, \s_bus[7]~105 , s_bus[7]~105, xm23_cpu, 1
instance = comp, \s_bus[7]~106 , s_bus[7]~106, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~35 , arithmetic_logic_unit|result~35, xm23_cpu, 1
instance = comp, \s_bus[7]~107 , s_bus[7]~107, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[6]~3 , sxt_ext|intermediate[6]~3, xm23_cpu, 1
instance = comp, \sxt_ext|out[6]~10 , sxt_ext|out[6]~10, xm23_cpu, 1
instance = comp, \reg_file[15][6]~303 , reg_file[15][6]~303, xm23_cpu, 1
instance = comp, \reg_file[15][6] , reg_file[15][6], xm23_cpu, 1
instance = comp, \s_bus[6]~55 , s_bus[6]~55, xm23_cpu, 1
instance = comp, \reg_file[11][6]~feeder , reg_file[11][6]~feeder, xm23_cpu, 1
instance = comp, \reg_file[11][6] , reg_file[11][6], xm23_cpu, 1
instance = comp, \s_bus[6]~56 , s_bus[6]~56, xm23_cpu, 1
instance = comp, \s_bus[6]~50 , s_bus[6]~50, xm23_cpu, 1
instance = comp, \reg_file[9][6]~feeder , reg_file[9][6]~feeder, xm23_cpu, 1
instance = comp, \reg_file[9][6] , reg_file[9][6], xm23_cpu, 1
instance = comp, \reg_file[13][6]~feeder , reg_file[13][6]~feeder, xm23_cpu, 1
instance = comp, \reg_file[13][6] , reg_file[13][6], xm23_cpu, 1
instance = comp, \s_bus[6]~51 , s_bus[6]~51, xm23_cpu, 1
instance = comp, \reg_file[12][6]~feeder , reg_file[12][6]~feeder, xm23_cpu, 1
instance = comp, \reg_file[12][6] , reg_file[12][6], xm23_cpu, 1
instance = comp, \reg_file[8][6] , reg_file[8][6], xm23_cpu, 1
instance = comp, \s_bus[6]~52 , s_bus[6]~52, xm23_cpu, 1
instance = comp, \s_bus[6]~53 , s_bus[6]~53, xm23_cpu, 1
instance = comp, \s_bus[6]~54 , s_bus[6]~54, xm23_cpu, 1
instance = comp, \reg_file[14][6] , reg_file[14][6], xm23_cpu, 1
instance = comp, \reg_file[10][6]~feeder , reg_file[10][6]~feeder, xm23_cpu, 1
instance = comp, \reg_file[10][6] , reg_file[10][6], xm23_cpu, 1
instance = comp, \s_bus[6]~48 , s_bus[6]~48, xm23_cpu, 1
instance = comp, \s_bus[6]~49 , s_bus[6]~49, xm23_cpu, 1
instance = comp, \s_bus[6]~57 , s_bus[6]~57, xm23_cpu, 1
instance = comp, \s_bus[6]~58 , s_bus[6]~58, xm23_cpu, 1
instance = comp, \s_bus[6]~59 , s_bus[6]~59, xm23_cpu, 1
instance = comp, \Mux25~0 , Mux25~0, xm23_cpu, 1
instance = comp, \Mux25~1 , Mux25~1, xm23_cpu, 1
instance = comp, \Mux25~2 , Mux25~2, xm23_cpu, 1
instance = comp, \Mux25~3 , Mux25~3, xm23_cpu, 1
instance = comp, \Mux25~4 , Mux25~4, xm23_cpu, 1
instance = comp, \sxt_ext|out[5]~11 , sxt_ext|out[5]~11, xm23_cpu, 1
instance = comp, \sxt_ext|out[5]~12 , sxt_ext|out[5]~12, xm23_cpu, 1
instance = comp, \Decoder0~0 , Decoder0~0, xm23_cpu, 1
instance = comp, \Decoder0~1 , Decoder0~1, xm23_cpu, 1
instance = comp, \reg_file~20 , reg_file~20, xm23_cpu, 1
instance = comp, \reg_file[16][5] , reg_file[16][5], xm23_cpu, 1
instance = comp, \reg_file~71 , reg_file~71, xm23_cpu, 1
instance = comp, \reg_file[6][5] , reg_file[6][5], xm23_cpu, 1
instance = comp, \reg_file~72 , reg_file~72, xm23_cpu, 1
instance = comp, \reg_file[4][5] , reg_file[4][5], xm23_cpu, 1
instance = comp, \s_bus[5]~108 , s_bus[5]~108, xm23_cpu, 1
instance = comp, \s_bus[5]~109 , s_bus[5]~109, xm23_cpu, 1
instance = comp, \reg_file[10][5] , reg_file[10][5], xm23_cpu, 1
instance = comp, \reg_file[11][5] , reg_file[11][5], xm23_cpu, 1
instance = comp, \reg_file[9][5] , reg_file[9][5], xm23_cpu, 1
instance = comp, \reg_file[8][5] , reg_file[8][5], xm23_cpu, 1
instance = comp, \s_bus[5]~110 , s_bus[5]~110, xm23_cpu, 1
instance = comp, \s_bus[5]~111 , s_bus[5]~111, xm23_cpu, 1
instance = comp, \reg_file~78 , reg_file~78, xm23_cpu, 1
instance = comp, \reg_file[3][5] , reg_file[3][5], xm23_cpu, 1
instance = comp, \reg_file~75 , reg_file~75, xm23_cpu, 1
instance = comp, \Mux42~0 , Mux42~0, xm23_cpu, 1
instance = comp, \Mux42~1 , Mux42~1, xm23_cpu, 1
instance = comp, \Mux42~4 , Mux42~4, xm23_cpu, 1
instance = comp, \Mux34~0 , Mux34~0, xm23_cpu, 1
instance = comp, \Mux34~1 , Mux34~1, xm23_cpu, 1
instance = comp, \Mux34~2 , Mux34~2, xm23_cpu, 1
instance = comp, \Mux34~3 , Mux34~3, xm23_cpu, 1
instance = comp, \Mux34~4 , Mux34~4, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[5]~5 , byte_manipulator|dst_out[5]~5, xm23_cpu, 1
instance = comp, \ID|ImByte[5]~feeder , ID|ImByte[5]~feeder, xm23_cpu, 1
instance = comp, \ID|Decoder4~2 , ID|Decoder4~2, xm23_cpu, 1
instance = comp, \ID|ImByte[5] , ID|ImByte[5], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[3]~8 , byte_manipulator|dst_out[3]~8, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[3]~9 , byte_manipulator|dst_out[3]~9, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[5] , byte_manipulator|dst_out[5], xm23_cpu, 1
instance = comp, \reg_file~76 , reg_file~76, xm23_cpu, 1
instance = comp, \reg_file[1][5] , reg_file[1][5], xm23_cpu, 1
instance = comp, \reg_file~77 , reg_file~77, xm23_cpu, 1
instance = comp, \reg_file[0][5] , reg_file[0][5], xm23_cpu, 1
instance = comp, \s_bus[5]~112 , s_bus[5]~112, xm23_cpu, 1
instance = comp, \s_bus[5]~113 , s_bus[5]~113, xm23_cpu, 1
instance = comp, \s_bus[5]~114 , s_bus[5]~114, xm23_cpu, 1
instance = comp, \reg_file[14][5]~301 , reg_file[14][5]~301, xm23_cpu, 1
instance = comp, \reg_file[14][5] , reg_file[14][5], xm23_cpu, 1
instance = comp, \reg_file[15][5]~302 , reg_file[15][5]~302, xm23_cpu, 1
instance = comp, \reg_file[15][5] , reg_file[15][5], xm23_cpu, 1
instance = comp, \reg_file[12][5] , reg_file[12][5], xm23_cpu, 1
instance = comp, \reg_file[13][5] , reg_file[13][5], xm23_cpu, 1
instance = comp, \s_bus[5]~115 , s_bus[5]~115, xm23_cpu, 1
instance = comp, \s_bus[5]~116 , s_bus[5]~116, xm23_cpu, 1
instance = comp, \s_bus[5]~117 , s_bus[5]~117, xm23_cpu, 1
instance = comp, \s_bus[5]~118 , s_bus[5]~118, xm23_cpu, 1
instance = comp, \s_bus[5]~119 , s_bus[5]~119, xm23_cpu, 1
instance = comp, \Mux26~0 , Mux26~0, xm23_cpu, 1
instance = comp, \Mux26~1 , Mux26~1, xm23_cpu, 1
instance = comp, \Mux26~2 , Mux26~2, xm23_cpu, 1
instance = comp, \Mux26~3 , Mux26~3, xm23_cpu, 1
instance = comp, \Mux26~4 , Mux26~4, xm23_cpu, 1
instance = comp, \reg_file[15][4]~300 , reg_file[15][4]~300, xm23_cpu, 1
instance = comp, \reg_file[15][4] , reg_file[15][4], xm23_cpu, 1
instance = comp, \reg_file[11][4] , reg_file[11][4], xm23_cpu, 1
instance = comp, \s_bus[4]~67 , s_bus[4]~67, xm23_cpu, 1
instance = comp, \s_bus[4]~68 , s_bus[4]~68, xm23_cpu, 1
instance = comp, \reg_file[12][4] , reg_file[12][4], xm23_cpu, 1
instance = comp, \reg_file[8][4]~feeder , reg_file[8][4]~feeder, xm23_cpu, 1
instance = comp, \reg_file[8][4] , reg_file[8][4], xm23_cpu, 1
instance = comp, \s_bus[4]~64 , s_bus[4]~64, xm23_cpu, 1
instance = comp, \s_bus[4]~65 , s_bus[4]~65, xm23_cpu, 1
instance = comp, \reg_file[10][4]~feeder , reg_file[10][4]~feeder, xm23_cpu, 1
instance = comp, \reg_file[10][4] , reg_file[10][4], xm23_cpu, 1
instance = comp, \reg_file[14][4]~feeder , reg_file[14][4]~feeder, xm23_cpu, 1
instance = comp, \reg_file[14][4] , reg_file[14][4], xm23_cpu, 1
instance = comp, \s_bus[4]~62 , s_bus[4]~62, xm23_cpu, 1
instance = comp, \s_bus[4]~63 , s_bus[4]~63, xm23_cpu, 1
instance = comp, \s_bus[4]~66 , s_bus[4]~66, xm23_cpu, 1
instance = comp, \reg_file[13][4]~299 , reg_file[13][4]~299, xm23_cpu, 1
instance = comp, \reg_file[13][4] , reg_file[13][4], xm23_cpu, 1
instance = comp, \reg_file[9][4] , reg_file[9][4], xm23_cpu, 1
instance = comp, \s_bus[4]~60 , s_bus[4]~60, xm23_cpu, 1
instance = comp, \s_bus[4]~61 , s_bus[4]~61, xm23_cpu, 1
instance = comp, \s_bus[4]~69 , s_bus[4]~69, xm23_cpu, 1
instance = comp, \s_bus[4]~70 , s_bus[4]~70, xm23_cpu, 1
instance = comp, \s_bus[4]~71 , s_bus[4]~71, xm23_cpu, 1
instance = comp, \Mux27~2 , Mux27~2, xm23_cpu, 1
instance = comp, \Mux27~3 , Mux27~3, xm23_cpu, 1
instance = comp, \Mux27~0 , Mux27~0, xm23_cpu, 1
instance = comp, \Mux27~1 , Mux27~1, xm23_cpu, 1
instance = comp, \Mux27~4 , Mux27~4, xm23_cpu, 1
instance = comp, \reg_file~199 , reg_file~199, xm23_cpu, 1
instance = comp, \reg_file[3][3] , reg_file[3][3], xm23_cpu, 1
instance = comp, \reg_file~195 , reg_file~195, xm23_cpu, 1
instance = comp, \reg_file[2][3] , reg_file[2][3], xm23_cpu, 1
instance = comp, \reg_file~198 , reg_file~198, xm23_cpu, 1
instance = comp, \reg_file[0][3] , reg_file[0][3], xm23_cpu, 1
instance = comp, \Mux28~2 , Mux28~2, xm23_cpu, 1
instance = comp, \Mux28~3 , Mux28~3, xm23_cpu, 1
instance = comp, \reg_file~194 , reg_file~194, xm23_cpu, 1
instance = comp, \reg_file[7][3] , reg_file[7][3], xm23_cpu, 1
instance = comp, \reg_file~191 , reg_file~191, xm23_cpu, 1
instance = comp, \reg_file[5][3] , reg_file[5][3], xm23_cpu, 1
instance = comp, \reg_file~192 , reg_file~192, xm23_cpu, 1
instance = comp, \reg_file[6][3] , reg_file[6][3], xm23_cpu, 1
instance = comp, \reg_file~193 , reg_file~193, xm23_cpu, 1
instance = comp, \reg_file[4][3] , reg_file[4][3], xm23_cpu, 1
instance = comp, \Mux28~0 , Mux28~0, xm23_cpu, 1
instance = comp, \Mux28~1 , Mux28~1, xm23_cpu, 1
instance = comp, \Mux28~4 , Mux28~4, xm23_cpu, 1
instance = comp, \reg_file[13][3] , reg_file[13][3], xm23_cpu, 1
instance = comp, \reg_file[9][3] , reg_file[9][3], xm23_cpu, 1
instance = comp, \s_bus[3]~36 , s_bus[3]~36, xm23_cpu, 1
instance = comp, \s_bus[3]~37 , s_bus[3]~37, xm23_cpu, 1
instance = comp, \reg_file[11][3] , reg_file[11][3], xm23_cpu, 1
instance = comp, \s_bus[3]~43 , s_bus[3]~43, xm23_cpu, 1
instance = comp, \reg_file[15][3]~298 , reg_file[15][3]~298, xm23_cpu, 1
instance = comp, \reg_file[15][3] , reg_file[15][3], xm23_cpu, 1
instance = comp, \s_bus[3]~44 , s_bus[3]~44, xm23_cpu, 1
instance = comp, \reg_file[12][3]~297 , reg_file[12][3]~297, xm23_cpu, 1
instance = comp, \reg_file[12][3] , reg_file[12][3], xm23_cpu, 1
instance = comp, \s_bus[3]~40 , s_bus[3]~40, xm23_cpu, 1
instance = comp, \reg_file[8][3] , reg_file[8][3], xm23_cpu, 1
instance = comp, \s_bus[3]~41 , s_bus[3]~41, xm23_cpu, 1
instance = comp, \reg_file[14][3]~feeder , reg_file[14][3]~feeder, xm23_cpu, 1
instance = comp, \reg_file[14][3] , reg_file[14][3], xm23_cpu, 1
instance = comp, \reg_file[10][3]~feeder , reg_file[10][3]~feeder, xm23_cpu, 1
instance = comp, \reg_file[10][3] , reg_file[10][3], xm23_cpu, 1
instance = comp, \s_bus[3]~38 , s_bus[3]~38, xm23_cpu, 1
instance = comp, \s_bus[3]~39 , s_bus[3]~39, xm23_cpu, 1
instance = comp, \s_bus[3]~42 , s_bus[3]~42, xm23_cpu, 1
instance = comp, \s_bus[3]~45 , s_bus[3]~45, xm23_cpu, 1
instance = comp, \s_bus[3]~46 , s_bus[3]~46, xm23_cpu, 1
instance = comp, \ID|Mux40~0 , ID|Mux40~0, xm23_cpu, 1
instance = comp, \ID|OFF[3] , ID|OFF[3], xm23_cpu, 1
instance = comp, \sxt_in[3]~60 , sxt_in[3]~60, xm23_cpu, 1
instance = comp, \sxt_in[3]~61 , sxt_in[3]~61, xm23_cpu, 1
instance = comp, \sxt_in[3]~62 , sxt_in[3]~62, xm23_cpu, 1
instance = comp, \sxt_in[3]~63 , sxt_in[3]~63, xm23_cpu, 1
instance = comp, \sxt_in[3]~64 , sxt_in[3]~64, xm23_cpu, 1
instance = comp, \sxt_in[3]~65 , sxt_in[3]~65, xm23_cpu, 1
instance = comp, \ID|Mux41~0 , ID|Mux41~0, xm23_cpu, 1
instance = comp, \ID|OFF[2] , ID|OFF[2], xm23_cpu, 1
instance = comp, \reg_file~183 , reg_file~183, xm23_cpu, 1
instance = comp, \reg_file[2][2] , reg_file[2][2], xm23_cpu, 1
instance = comp, \reg_file~187 , reg_file~187, xm23_cpu, 1
instance = comp, \reg_file[3][2] , reg_file[3][2], xm23_cpu, 1
instance = comp, \reg_file~185 , reg_file~185, xm23_cpu, 1
instance = comp, \ID|Mux42~0 , ID|Mux42~0, xm23_cpu, 1
instance = comp, \ID|OFF[1] , ID|OFF[1], xm23_cpu, 1
instance = comp, \reg_file~171 , reg_file~171, xm23_cpu, 1
instance = comp, \reg_file[2][1] , reg_file[2][1], xm23_cpu, 1
instance = comp, \reg_file~175 , reg_file~175, xm23_cpu, 1
instance = comp, \reg_file[3][1] , reg_file[3][1], xm23_cpu, 1
instance = comp, \reg_file~173 , reg_file~173, xm23_cpu, 1
instance = comp, \reg_file~37 , reg_file~37, xm23_cpu, 1
instance = comp, \reg_file[7][0] , reg_file[7][0], xm23_cpu, 1
instance = comp, \reg_file~32 , reg_file~32, xm23_cpu, 1
instance = comp, \reg_file[5][0] , reg_file[5][0], xm23_cpu, 1
instance = comp, \reg_file~28 , reg_file~28, xm23_cpu, 1
instance = comp, \ID|Mux43~0 , ID|Mux43~0, xm23_cpu, 1
instance = comp, \ID|OFF[0] , ID|OFF[0], xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[0]~0 , sxt_ext|intermediate[0]~0, xm23_cpu, 1
instance = comp, \sxt_ext|out[0]~0 , sxt_ext|out[0]~0, xm23_cpu, 1
instance = comp, \sxt_ext|out[0]~1 , sxt_ext|out[0]~1, xm23_cpu, 1
instance = comp, \reg_file~14 , reg_file~14, xm23_cpu, 1
instance = comp, \reg_file~290 , reg_file~290, xm23_cpu, 1
instance = comp, \SW[13]~input , SW[13]~input, xm23_cpu, 1
instance = comp, \mar~20 , mar~20, xm23_cpu, 1
instance = comp, \mar~21 , mar~21, xm23_cpu, 1
instance = comp, \mar~17 , mar~17, xm23_cpu, 1
instance = comp, \mar~16 , mar~16, xm23_cpu, 1
instance = comp, \mar~18 , mar~18, xm23_cpu, 1
instance = comp, \mar~19 , mar~19, xm23_cpu, 1
instance = comp, \mar[13]~13 , mar[13]~13, xm23_cpu, 1
instance = comp, \Mux18~0 , Mux18~0, xm23_cpu, 1
instance = comp, \Mux18~1 , Mux18~1, xm23_cpu, 1
instance = comp, \Mux18~2 , Mux18~2, xm23_cpu, 1
instance = comp, \Mux18~3 , Mux18~3, xm23_cpu, 1
instance = comp, \Mux18~4 , Mux18~4, xm23_cpu, 1
instance = comp, \reg_file~39 , reg_file~39, xm23_cpu, 1
instance = comp, \reg_file[2][0] , reg_file[2][0], xm23_cpu, 1
instance = comp, \reg_file~42 , reg_file~42, xm23_cpu, 1
instance = comp, \reg_file[1][0] , reg_file[1][0], xm23_cpu, 1
instance = comp, \reg_file~44 , reg_file~44, xm23_cpu, 1
instance = comp, \reg_file[0][0] , reg_file[0][0], xm23_cpu, 1
instance = comp, \s_bus[0]~4 , s_bus[0]~4, xm23_cpu, 1
instance = comp, \reg_file~47 , reg_file~47, xm23_cpu, 1
instance = comp, \reg_file[3][0] , reg_file[3][0], xm23_cpu, 1
instance = comp, \s_bus[0]~5 , s_bus[0]~5, xm23_cpu, 1
instance = comp, \reg_file~34 , reg_file~34, xm23_cpu, 1
instance = comp, \reg_file[4][0] , reg_file[4][0], xm23_cpu, 1
instance = comp, \s_bus[0]~2 , s_bus[0]~2, xm23_cpu, 1
instance = comp, \s_bus[0]~3 , s_bus[0]~3, xm23_cpu, 1
instance = comp, \s_bus[0]~6 , s_bus[0]~6, xm23_cpu, 1
instance = comp, \reg_file[11][0] , reg_file[11][0], xm23_cpu, 1
instance = comp, \reg_file[9][0]~291 , reg_file[9][0]~291, xm23_cpu, 1
instance = comp, \reg_file[9][0] , reg_file[9][0], xm23_cpu, 1
instance = comp, \reg_file[10][0]~feeder , reg_file[10][0]~feeder, xm23_cpu, 1
instance = comp, \reg_file[10][0] , reg_file[10][0], xm23_cpu, 1
instance = comp, \reg_file[8][0] , reg_file[8][0], xm23_cpu, 1
instance = comp, \s_bus[0]~0 , s_bus[0]~0, xm23_cpu, 1
instance = comp, \s_bus[0]~1 , s_bus[0]~1, xm23_cpu, 1
instance = comp, \reg_file[14][0]~feeder , reg_file[14][0]~feeder, xm23_cpu, 1
instance = comp, \reg_file[14][0] , reg_file[14][0], xm23_cpu, 1
instance = comp, \reg_file[12][0] , reg_file[12][0], xm23_cpu, 1
instance = comp, \s_bus[0]~7 , s_bus[0]~7, xm23_cpu, 1
instance = comp, \reg_file[15][0]~292 , reg_file[15][0]~292, xm23_cpu, 1
instance = comp, \reg_file[15][0] , reg_file[15][0], xm23_cpu, 1
instance = comp, \reg_file[13][0] , reg_file[13][0], xm23_cpu, 1
instance = comp, \s_bus[0]~8 , s_bus[0]~8, xm23_cpu, 1
instance = comp, \s_bus[0]~9 , s_bus[0]~9, xm23_cpu, 1
instance = comp, \s_bus[0]~10 , s_bus[0]~10, xm23_cpu, 1
instance = comp, \s_bus[0]~11 , s_bus[0]~11, xm23_cpu, 1
instance = comp, \reg_file[14][1]~feeder , reg_file[14][1]~feeder, xm23_cpu, 1
instance = comp, \reg_file[14][1] , reg_file[14][1], xm23_cpu, 1
instance = comp, \reg_file~168 , reg_file~168, xm23_cpu, 1
instance = comp, \reg_file[6][1] , reg_file[6][1], xm23_cpu, 1
instance = comp, \reg_file[10][1]~293 , reg_file[10][1]~293, xm23_cpu, 1
instance = comp, \reg_file[10][1] , reg_file[10][1], xm23_cpu, 1
instance = comp, \s_bus[1]~12 , s_bus[1]~12, xm23_cpu, 1
instance = comp, \s_bus[1]~13 , s_bus[1]~13, xm23_cpu, 1
instance = comp, \reg_file[11][1] , reg_file[11][1], xm23_cpu, 1
instance = comp, \reg_file[15][1]~294 , reg_file[15][1]~294, xm23_cpu, 1
instance = comp, \reg_file[15][1] , reg_file[15][1], xm23_cpu, 1
instance = comp, \reg_file~170 , reg_file~170, xm23_cpu, 1
instance = comp, \reg_file[7][1] , reg_file[7][1], xm23_cpu, 1
instance = comp, \s_bus[1]~19 , s_bus[1]~19, xm23_cpu, 1
instance = comp, \s_bus[1]~20 , s_bus[1]~20, xm23_cpu, 1
instance = comp, \reg_file[8][1] , reg_file[8][1], xm23_cpu, 1
instance = comp, \s_bus[1]~16 , s_bus[1]~16, xm23_cpu, 1
instance = comp, \reg_file[12][1]~feeder , reg_file[12][1]~feeder, xm23_cpu, 1
instance = comp, \reg_file[12][1] , reg_file[12][1], xm23_cpu, 1
instance = comp, \reg_file~169 , reg_file~169, xm23_cpu, 1
instance = comp, \reg_file[4][1] , reg_file[4][1], xm23_cpu, 1
instance = comp, \s_bus[1]~17 , s_bus[1]~17, xm23_cpu, 1
instance = comp, \reg_file[9][1]~feeder , reg_file[9][1]~feeder, xm23_cpu, 1
instance = comp, \reg_file[9][1] , reg_file[9][1], xm23_cpu, 1
instance = comp, \reg_file[13][1] , reg_file[13][1], xm23_cpu, 1
instance = comp, \reg_file~167 , reg_file~167, xm23_cpu, 1
instance = comp, \reg_file[5][1] , reg_file[5][1], xm23_cpu, 1
instance = comp, \reg_file~172 , reg_file~172, xm23_cpu, 1
instance = comp, \reg_file[1][1] , reg_file[1][1], xm23_cpu, 1
instance = comp, \s_bus[1]~14 , s_bus[1]~14, xm23_cpu, 1
instance = comp, \s_bus[1]~15 , s_bus[1]~15, xm23_cpu, 1
instance = comp, \s_bus[1]~18 , s_bus[1]~18, xm23_cpu, 1
instance = comp, \s_bus[1]~21 , s_bus[1]~21, xm23_cpu, 1
instance = comp, \s_bus[1]~22 , s_bus[1]~22, xm23_cpu, 1
instance = comp, \s_bus[1]~23 , s_bus[1]~23, xm23_cpu, 1
instance = comp, \reg_file[14][2]~feeder , reg_file[14][2]~feeder, xm23_cpu, 1
instance = comp, \reg_file[14][2] , reg_file[14][2], xm23_cpu, 1
instance = comp, \reg_file[15][2]~296 , reg_file[15][2]~296, xm23_cpu, 1
instance = comp, \reg_file[15][2] , reg_file[15][2], xm23_cpu, 1
instance = comp, \reg_file[12][2]~feeder , reg_file[12][2]~feeder, xm23_cpu, 1
instance = comp, \reg_file[12][2] , reg_file[12][2], xm23_cpu, 1
instance = comp, \reg_file[13][2] , reg_file[13][2], xm23_cpu, 1
instance = comp, \s_bus[2]~31 , s_bus[2]~31, xm23_cpu, 1
instance = comp, \s_bus[2]~32 , s_bus[2]~32, xm23_cpu, 1
instance = comp, \reg_file~182 , reg_file~182, xm23_cpu, 1
instance = comp, \reg_file[7][2] , reg_file[7][2], xm23_cpu, 1
instance = comp, \reg_file~179 , reg_file~179, xm23_cpu, 1
instance = comp, \reg_file[5][2] , reg_file[5][2], xm23_cpu, 1
instance = comp, \reg_file~180 , reg_file~180, xm23_cpu, 1
instance = comp, \reg_file[6][2] , reg_file[6][2], xm23_cpu, 1
instance = comp, \reg_file~181 , reg_file~181, xm23_cpu, 1
instance = comp, \reg_file[4][2] , reg_file[4][2], xm23_cpu, 1
instance = comp, \s_bus[2]~24 , s_bus[2]~24, xm23_cpu, 1
instance = comp, \s_bus[2]~25 , s_bus[2]~25, xm23_cpu, 1
instance = comp, \reg_file[11][2]~295 , reg_file[11][2]~295, xm23_cpu, 1
instance = comp, \reg_file[11][2] , reg_file[11][2], xm23_cpu, 1
instance = comp, \reg_file[10][2] , reg_file[10][2], xm23_cpu, 1
instance = comp, \reg_file[9][2] , reg_file[9][2], xm23_cpu, 1
instance = comp, \reg_file[8][2] , reg_file[8][2], xm23_cpu, 1
instance = comp, \s_bus[2]~26 , s_bus[2]~26, xm23_cpu, 1
instance = comp, \s_bus[2]~27 , s_bus[2]~27, xm23_cpu, 1
instance = comp, \s_bus[2]~28 , s_bus[2]~28, xm23_cpu, 1
instance = comp, \reg_file~184 , reg_file~184, xm23_cpu, 1
instance = comp, \reg_file[1][2] , reg_file[1][2], xm23_cpu, 1
instance = comp, \s_bus[2]~29 , s_bus[2]~29, xm23_cpu, 1
instance = comp, \s_bus[2]~30 , s_bus[2]~30, xm23_cpu, 1
instance = comp, \s_bus[2]~33 , s_bus[2]~33, xm23_cpu, 1
instance = comp, \s_bus[2]~34 , s_bus[2]~34, xm23_cpu, 1
instance = comp, \s_bus[2]~35 , s_bus[2]~35, xm23_cpu, 1
instance = comp, \reg_file~111 , reg_file~111, xm23_cpu, 1
instance = comp, \reg_file[5][8] , reg_file[5][8], xm23_cpu, 1
instance = comp, \reg_file[13][8] , reg_file[13][8], xm23_cpu, 1
instance = comp, \reg_file~131 , reg_file~131, xm23_cpu, 1
instance = comp, \reg_file[1][8] , reg_file[1][8], xm23_cpu, 1
instance = comp, \reg_file[9][8] , reg_file[9][8], xm23_cpu, 1
instance = comp, \s_bus[8]~120 , s_bus[8]~120, xm23_cpu, 1
instance = comp, \s_bus[8]~121 , s_bus[8]~121, xm23_cpu, 1
instance = comp, \reg_file[15][8]~305 , reg_file[15][8]~305, xm23_cpu, 1
instance = comp, \reg_file[15][8] , reg_file[15][8], xm23_cpu, 1
instance = comp, \reg_file~123 , reg_file~123, xm23_cpu, 1
instance = comp, \reg_file[7][8] , reg_file[7][8], xm23_cpu, 1
instance = comp, \reg_file[11][8]~feeder , reg_file[11][8]~feeder, xm23_cpu, 1
instance = comp, \reg_file[11][8] , reg_file[11][8], xm23_cpu, 1
instance = comp, \reg_file~140 , reg_file~140, xm23_cpu, 1
instance = comp, \reg_file[3][8] , reg_file[3][8], xm23_cpu, 1
instance = comp, \s_bus[8]~127 , s_bus[8]~127, xm23_cpu, 1
instance = comp, \s_bus[8]~128 , s_bus[8]~128, xm23_cpu, 1
instance = comp, \reg_file[14][8]~feeder , reg_file[14][8]~feeder, xm23_cpu, 1
instance = comp, \reg_file[14][8] , reg_file[14][8], xm23_cpu, 1
instance = comp, \reg_file[10][8] , reg_file[10][8], xm23_cpu, 1
instance = comp, \reg_file~115 , reg_file~115, xm23_cpu, 1
instance = comp, \reg_file[6][8] , reg_file[6][8], xm23_cpu, 1
instance = comp, \s_bus[8]~122 , s_bus[8]~122, xm23_cpu, 1
instance = comp, \s_bus[8]~123 , s_bus[8]~123, xm23_cpu, 1
instance = comp, \reg_file[12][8]~feeder , reg_file[12][8]~feeder, xm23_cpu, 1
instance = comp, \reg_file[12][8] , reg_file[12][8], xm23_cpu, 1
instance = comp, \reg_file[8][8]~feeder , reg_file[8][8]~feeder, xm23_cpu, 1
instance = comp, \reg_file[8][8] , reg_file[8][8], xm23_cpu, 1
instance = comp, \ID|ImByte[0]~feeder , ID|ImByte[0]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[0] , ID|ImByte[0], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux7~0 , byte_manipulator|Mux7~0, xm23_cpu, 1
instance = comp, \reg_file~119 , reg_file~119, xm23_cpu, 1
instance = comp, \reg_file[4][8] , reg_file[4][8], xm23_cpu, 1
instance = comp, \Mux39~0 , Mux39~0, xm23_cpu, 1
instance = comp, \Mux39~1 , Mux39~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux7~2 , byte_manipulator|Mux7~2, xm23_cpu, 1
instance = comp, \Mux47~2 , Mux47~2, xm23_cpu, 1
instance = comp, \Mux47~3 , Mux47~3, xm23_cpu, 1
instance = comp, \Mux47~0 , Mux47~0, xm23_cpu, 1
instance = comp, \Mux47~1 , Mux47~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux7~1 , byte_manipulator|Mux7~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux7~3 , byte_manipulator|Mux7~3, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[8] , byte_manipulator|dst_out[8], xm23_cpu, 1
instance = comp, \reg_file~135 , reg_file~135, xm23_cpu, 1
instance = comp, \reg_file~136 , reg_file~136, xm23_cpu, 1
instance = comp, \reg_file[0][8] , reg_file[0][8], xm23_cpu, 1
instance = comp, \s_bus[8]~124 , s_bus[8]~124, xm23_cpu, 1
instance = comp, \s_bus[8]~125 , s_bus[8]~125, xm23_cpu, 1
instance = comp, \s_bus[8]~126 , s_bus[8]~126, xm23_cpu, 1
instance = comp, \s_bus[8]~129 , s_bus[8]~129, xm23_cpu, 1
instance = comp, \s_bus[8]~130 , s_bus[8]~130, xm23_cpu, 1
instance = comp, \s_bus[8]~131 , s_bus[8]~131, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~3 , arithmetic_logic_unit|LessThan4~3, xm23_cpu, 1
instance = comp, \s_bus[15]~191 , s_bus[15]~191, xm23_cpu, 1
instance = comp, \reg_file[11][10] , reg_file[11][10], xm23_cpu, 1
instance = comp, \reg_file~163 , reg_file~163, xm23_cpu, 1
instance = comp, \reg_file[3][10] , reg_file[3][10], xm23_cpu, 1
instance = comp, \reg_file~158 , reg_file~158, xm23_cpu, 1
instance = comp, \reg_file[7][10] , reg_file[7][10], xm23_cpu, 1
instance = comp, \s_bus[10]~91 , s_bus[10]~91, xm23_cpu, 1
instance = comp, \reg_file[15][10]~307 , reg_file[15][10]~307, xm23_cpu, 1
instance = comp, \reg_file[15][10] , reg_file[15][10], xm23_cpu, 1
instance = comp, \s_bus[10]~92 , s_bus[10]~92, xm23_cpu, 1
instance = comp, \reg_file~157 , reg_file~157, xm23_cpu, 1
instance = comp, \reg_file[4][10] , reg_file[4][10], xm23_cpu, 1
instance = comp, \reg_file[12][10] , reg_file[12][10], xm23_cpu, 1
instance = comp, \ID|Mux34~0 , ID|Mux34~0, xm23_cpu, 1
instance = comp, \ID|OFF[9] , ID|OFF[9], xm23_cpu, 1
instance = comp, \reg_file~145 , reg_file~145, xm23_cpu, 1
instance = comp, \reg_file[6][9] , reg_file[6][9], xm23_cpu, 1
instance = comp, \reg_file~146 , reg_file~146, xm23_cpu, 1
instance = comp, \reg_file[4][9] , reg_file[4][9], xm23_cpu, 1
instance = comp, \sxt_in[9]~35 , sxt_in[9]~35, xm23_cpu, 1
instance = comp, \reg_file~147 , reg_file~147, xm23_cpu, 1
instance = comp, \reg_file[7][9] , reg_file[7][9], xm23_cpu, 1
instance = comp, \sxt_in[9]~36 , sxt_in[9]~36, xm23_cpu, 1
instance = comp, \reg_file~148 , reg_file~148, xm23_cpu, 1
instance = comp, \reg_file[2][9] , reg_file[2][9], xm23_cpu, 1
instance = comp, \reg_file~151 , reg_file~151, xm23_cpu, 1
instance = comp, \reg_file[3][9] , reg_file[3][9], xm23_cpu, 1
instance = comp, \reg_file~149 , reg_file~149, xm23_cpu, 1
instance = comp, \reg_file[1][9] , reg_file[1][9], xm23_cpu, 1
instance = comp, \reg_file~150 , reg_file~150, xm23_cpu, 1
instance = comp, \reg_file[0][9] , reg_file[0][9], xm23_cpu, 1
instance = comp, \sxt_in[9]~37 , sxt_in[9]~37, xm23_cpu, 1
instance = comp, \sxt_in[9]~38 , sxt_in[9]~38, xm23_cpu, 1
instance = comp, \sxt_in[9]~39 , sxt_in[9]~39, xm23_cpu, 1
instance = comp, \sxt_in[9]~40 , sxt_in[9]~40, xm23_cpu, 1
instance = comp, \ID|Mux33~0 , ID|Mux33~0, xm23_cpu, 1
instance = comp, \ID|OFF[10] , ID|OFF[10], xm23_cpu, 1
instance = comp, \reg_file~159 , reg_file~159, xm23_cpu, 1
instance = comp, \reg_file[2][10] , reg_file[2][10], xm23_cpu, 1
instance = comp, \reg_file~160 , reg_file~160, xm23_cpu, 1
instance = comp, \reg_file[1][10]~feeder , reg_file[1][10]~feeder, xm23_cpu, 1
instance = comp, \reg_file[1][10] , reg_file[1][10], xm23_cpu, 1
instance = comp, \sxt_in[10]~43 , sxt_in[10]~43, xm23_cpu, 1
instance = comp, \sxt_in[10]~44 , sxt_in[10]~44, xm23_cpu, 1
instance = comp, \reg_file~155 , reg_file~155, xm23_cpu, 1
instance = comp, \reg_file[5][10] , reg_file[5][10], xm23_cpu, 1
instance = comp, \reg_file~156 , reg_file~156, xm23_cpu, 1
instance = comp, \reg_file[6][10] , reg_file[6][10], xm23_cpu, 1
instance = comp, \sxt_in[10]~41 , sxt_in[10]~41, xm23_cpu, 1
instance = comp, \sxt_in[10]~42 , sxt_in[10]~42, xm23_cpu, 1
instance = comp, \sxt_in[10]~45 , sxt_in[10]~45, xm23_cpu, 1
instance = comp, \sxt_in[10]~46 , sxt_in[10]~46, xm23_cpu, 1
instance = comp, \sxt_ext|out[2]~4 , sxt_ext|out[2]~4, xm23_cpu, 1
instance = comp, \sxt_ext|out[10]~20 , sxt_ext|out[10]~20, xm23_cpu, 1
instance = comp, \sxt_ext|out[10]~21 , sxt_ext|out[10]~21, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_a[2] , ram|memory_rtl_0|auto_generated|address_reg_a[2], xm23_cpu, 1
instance = comp, \SW[12]~input , SW[12]~input, xm23_cpu, 1
instance = comp, \mar~24 , mar~24, xm23_cpu, 1
instance = comp, \mar~25 , mar~25, xm23_cpu, 1
instance = comp, \mar~22 , mar~22, xm23_cpu, 1
instance = comp, \mar~23 , mar~23, xm23_cpu, 1
instance = comp, \mar[12]~12 , mar[12]~12, xm23_cpu, 1
instance = comp, \Mux19~0 , Mux19~0, xm23_cpu, 1
instance = comp, \Mux19~1 , Mux19~1, xm23_cpu, 1
instance = comp, \Mux19~2 , Mux19~2, xm23_cpu, 1
instance = comp, \Mux19~3 , Mux19~3, xm23_cpu, 1
instance = comp, \Mux19~4 , Mux19~4, xm23_cpu, 1
instance = comp, \sxt_ext|out[12]~24 , sxt_ext|out[12]~24, xm23_cpu, 1
instance = comp, \sxt_ext|out[12]~25 , sxt_ext|out[12]~25, xm23_cpu, 1
instance = comp, \reg_file~282 , reg_file~282, xm23_cpu, 1
instance = comp, \reg_file~283 , reg_file~283, xm23_cpu, 1
instance = comp, \reg_file~284 , reg_file~284, xm23_cpu, 1
instance = comp, \reg_file~285 , reg_file~285, xm23_cpu, 1
instance = comp, \reg_file[16][12] , reg_file[16][12], xm23_cpu, 1
instance = comp, \reg_file[13][12] , reg_file[13][12], xm23_cpu, 1
instance = comp, \reg_file[9][12] , reg_file[9][12], xm23_cpu, 1
instance = comp, \s_bus[12]~72 , s_bus[12]~72, xm23_cpu, 1
instance = comp, \s_bus[12]~73 , s_bus[12]~73, xm23_cpu, 1
instance = comp, \reg_file[15][12]~309 , reg_file[15][12]~309, xm23_cpu, 1
instance = comp, \reg_file[15][12] , reg_file[15][12], xm23_cpu, 1
instance = comp, \reg_file[11][12]~feeder , reg_file[11][12]~feeder, xm23_cpu, 1
instance = comp, \reg_file[11][12] , reg_file[11][12], xm23_cpu, 1
instance = comp, \s_bus[12]~79 , s_bus[12]~79, xm23_cpu, 1
instance = comp, \s_bus[12]~80 , s_bus[12]~80, xm23_cpu, 1
instance = comp, \reg_file[12][12]~feeder , reg_file[12][12]~feeder, xm23_cpu, 1
instance = comp, \reg_file[12][12] , reg_file[12][12], xm23_cpu, 1
instance = comp, \s_bus[12]~76 , s_bus[12]~76, xm23_cpu, 1
instance = comp, \reg_file[8][12]~feeder , reg_file[8][12]~feeder, xm23_cpu, 1
instance = comp, \reg_file[8][12] , reg_file[8][12], xm23_cpu, 1
instance = comp, \s_bus[12]~77 , s_bus[12]~77, xm23_cpu, 1
instance = comp, \reg_file[14][12] , reg_file[14][12], xm23_cpu, 1
instance = comp, \reg_file[10][12] , reg_file[10][12], xm23_cpu, 1
instance = comp, \s_bus[12]~74 , s_bus[12]~74, xm23_cpu, 1
instance = comp, \s_bus[12]~75 , s_bus[12]~75, xm23_cpu, 1
instance = comp, \s_bus[12]~78 , s_bus[12]~78, xm23_cpu, 1
instance = comp, \s_bus[12]~81 , s_bus[12]~81, xm23_cpu, 1
instance = comp, \s_bus[12]~82 , s_bus[12]~82, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~63 , arithmetic_logic_unit|result~63, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~4 , arithmetic_logic_unit|Mux9~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~43 , arithmetic_logic_unit|result~43, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~8 , arithmetic_logic_unit|Mux4~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~84 , arithmetic_logic_unit|result~84, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~9 , arithmetic_logic_unit|Mux4~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~2 , arithmetic_logic_unit|Mux4~2, xm23_cpu, 1
instance = comp, \s_bus[12]~83 , s_bus[12]~83, xm23_cpu, 1
instance = comp, \s_bus[11]~160 , s_bus[11]~160, xm23_cpu, 1
instance = comp, \s_bus[11]~161 , s_bus[11]~161, xm23_cpu, 1
instance = comp, \s_bus[11]~158 , s_bus[11]~158, xm23_cpu, 1
instance = comp, \s_bus[11]~159 , s_bus[11]~159, xm23_cpu, 1
instance = comp, \s_bus[11]~162 , s_bus[11]~162, xm23_cpu, 1
instance = comp, \reg_file[11][11] , reg_file[11][11], xm23_cpu, 1
instance = comp, \reg_file[9][11] , reg_file[9][11], xm23_cpu, 1
instance = comp, \reg_file[8][11] , reg_file[8][11], xm23_cpu, 1
instance = comp, \reg_file[10][11] , reg_file[10][11], xm23_cpu, 1
instance = comp, \s_bus[11]~156 , s_bus[11]~156, xm23_cpu, 1
instance = comp, \s_bus[11]~157 , s_bus[11]~157, xm23_cpu, 1
instance = comp, \reg_file[15][11]~308 , reg_file[15][11]~308, xm23_cpu, 1
instance = comp, \reg_file[15][11] , reg_file[15][11], xm23_cpu, 1
instance = comp, \reg_file[13][11]~feeder , reg_file[13][11]~feeder, xm23_cpu, 1
instance = comp, \reg_file[13][11] , reg_file[13][11], xm23_cpu, 1
instance = comp, \reg_file[12][11] , reg_file[12][11], xm23_cpu, 1
instance = comp, \reg_file[14][11] , reg_file[14][11], xm23_cpu, 1
instance = comp, \s_bus[11]~163 , s_bus[11]~163, xm23_cpu, 1
instance = comp, \s_bus[11]~164 , s_bus[11]~164, xm23_cpu, 1
instance = comp, \s_bus[11]~165 , s_bus[11]~165, xm23_cpu, 1
instance = comp, \s_bus[11]~166 , s_bus[11]~166, xm23_cpu, 1
instance = comp, \sxt_ext|out[11]~26 , sxt_ext|out[11]~26, xm23_cpu, 1
instance = comp, \sxt_ext|out[11]~27 , sxt_ext|out[11]~27, xm23_cpu, 1
instance = comp, \s_bus[11]~167 , s_bus[11]~167, xm23_cpu, 1
instance = comp, \Mux20~2 , Mux20~2, xm23_cpu, 1
instance = comp, \Mux20~3 , Mux20~3, xm23_cpu, 1
instance = comp, \Mux20~0 , Mux20~0, xm23_cpu, 1
instance = comp, \Mux20~1 , Mux20~1, xm23_cpu, 1
instance = comp, \Mux20~4 , Mux20~4, xm23_cpu, 1
instance = comp, \Mux21~2 , Mux21~2, xm23_cpu, 1
instance = comp, \Mux21~3 , Mux21~3, xm23_cpu, 1
instance = comp, \Mux21~0 , Mux21~0, xm23_cpu, 1
instance = comp, \Mux21~1 , Mux21~1, xm23_cpu, 1
instance = comp, \Mux21~4 , Mux21~4, xm23_cpu, 1
instance = comp, \s_bus[9]~172 , s_bus[9]~172, xm23_cpu, 1
instance = comp, \s_bus[9]~173 , s_bus[9]~173, xm23_cpu, 1
instance = comp, \reg_file[11][9]~feeder , reg_file[11][9]~feeder, xm23_cpu, 1
instance = comp, \reg_file[11][9] , reg_file[11][9], xm23_cpu, 1
instance = comp, \reg_file[10][9] , reg_file[10][9], xm23_cpu, 1
instance = comp, \reg_file[8][9]~feeder , reg_file[8][9]~feeder, xm23_cpu, 1
instance = comp, \reg_file[8][9] , reg_file[8][9], xm23_cpu, 1
instance = comp, \reg_file[9][9] , reg_file[9][9], xm23_cpu, 1
instance = comp, \s_bus[9]~170 , s_bus[9]~170, xm23_cpu, 1
instance = comp, \s_bus[9]~171 , s_bus[9]~171, xm23_cpu, 1
instance = comp, \s_bus[9]~174 , s_bus[9]~174, xm23_cpu, 1
instance = comp, \s_bus[9]~168 , s_bus[9]~168, xm23_cpu, 1
instance = comp, \s_bus[9]~169 , s_bus[9]~169, xm23_cpu, 1
instance = comp, \reg_file[15][9]~306 , reg_file[15][9]~306, xm23_cpu, 1
instance = comp, \reg_file[15][9] , reg_file[15][9], xm23_cpu, 1
instance = comp, \reg_file[14][9] , reg_file[14][9], xm23_cpu, 1
instance = comp, \reg_file[13][9]~feeder , reg_file[13][9]~feeder, xm23_cpu, 1
instance = comp, \reg_file[13][9] , reg_file[13][9], xm23_cpu, 1
instance = comp, \reg_file[12][9] , reg_file[12][9], xm23_cpu, 1
instance = comp, \s_bus[9]~175 , s_bus[9]~175, xm23_cpu, 1
instance = comp, \s_bus[9]~176 , s_bus[9]~176, xm23_cpu, 1
instance = comp, \s_bus[9]~177 , s_bus[9]~177, xm23_cpu, 1
instance = comp, \s_bus[9]~178 , s_bus[9]~178, xm23_cpu, 1
instance = comp, \sxt_in[8]~29 , sxt_in[8]~29, xm23_cpu, 1
instance = comp, \sxt_in[8]~30 , sxt_in[8]~30, xm23_cpu, 1
instance = comp, \sxt_in[8]~31 , sxt_in[8]~31, xm23_cpu, 1
instance = comp, \sxt_in[8]~32 , sxt_in[8]~32, xm23_cpu, 1
instance = comp, \sxt_in[8]~33 , sxt_in[8]~33, xm23_cpu, 1
instance = comp, \ID|Mux35~0 , ID|Mux35~0, xm23_cpu, 1
instance = comp, \ID|OFF[8] , ID|OFF[8], xm23_cpu, 1
instance = comp, \sxt_in[8]~34 , sxt_in[8]~34, xm23_cpu, 1
instance = comp, \sxt_ext|out[9]~18 , sxt_ext|out[9]~18, xm23_cpu, 1
instance = comp, \sxt_ext|out[9]~19 , sxt_ext|out[9]~19, xm23_cpu, 1
instance = comp, \s_bus[9]~179 , s_bus[9]~179, xm23_cpu, 1
instance = comp, \Mux22~2 , Mux22~2, xm23_cpu, 1
instance = comp, \Mux22~3 , Mux22~3, xm23_cpu, 1
instance = comp, \Mux22~0 , Mux22~0, xm23_cpu, 1
instance = comp, \Mux22~1 , Mux22~1, xm23_cpu, 1
instance = comp, \Mux22~4 , Mux22~4, xm23_cpu, 1
instance = comp, \Mux23~0 , Mux23~0, xm23_cpu, 1
instance = comp, \Mux23~1 , Mux23~1, xm23_cpu, 1
instance = comp, \Mux23~2 , Mux23~2, xm23_cpu, 1
instance = comp, \Mux23~3 , Mux23~3, xm23_cpu, 1
instance = comp, \Mux23~4 , Mux23~4, xm23_cpu, 1
instance = comp, \Mux29~2 , Mux29~2, xm23_cpu, 1
instance = comp, \Mux29~3 , Mux29~3, xm23_cpu, 1
instance = comp, \Mux29~0 , Mux29~0, xm23_cpu, 1
instance = comp, \Mux29~1 , Mux29~1, xm23_cpu, 1
instance = comp, \Mux29~4 , Mux29~4, xm23_cpu, 1
instance = comp, \Mux30~0 , Mux30~0, xm23_cpu, 1
instance = comp, \Mux30~1 , Mux30~1, xm23_cpu, 1
instance = comp, \Mux30~2 , Mux30~2, xm23_cpu, 1
instance = comp, \Mux30~3 , Mux30~3, xm23_cpu, 1
instance = comp, \Mux30~4 , Mux30~4, xm23_cpu, 1
instance = comp, \Mux31~2 , Mux31~2, xm23_cpu, 1
instance = comp, \Mux31~3 , Mux31~3, xm23_cpu, 1
instance = comp, \Mux31~0 , Mux31~0, xm23_cpu, 1
instance = comp, \Mux31~1 , Mux31~1, xm23_cpu, 1
instance = comp, \Mux31~4 , Mux31~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~1 , arithmetic_logic_unit|Add7~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~2 , arithmetic_logic_unit|Add7~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~4 , arithmetic_logic_unit|Add7~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~6 , arithmetic_logic_unit|Add7~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~8 , arithmetic_logic_unit|Add7~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~10 , arithmetic_logic_unit|Add7~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~12 , arithmetic_logic_unit|Add7~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~14 , arithmetic_logic_unit|Add7~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~16 , arithmetic_logic_unit|Add7~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~18 , arithmetic_logic_unit|Add7~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~20 , arithmetic_logic_unit|Add7~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~22 , arithmetic_logic_unit|Add7~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~24 , arithmetic_logic_unit|Add7~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~26 , arithmetic_logic_unit|Add7~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~0 , arithmetic_logic_unit|Add5~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~2 , arithmetic_logic_unit|Add5~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~4 , arithmetic_logic_unit|Add5~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~6 , arithmetic_logic_unit|Add5~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~8 , arithmetic_logic_unit|Add5~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~10 , arithmetic_logic_unit|Add5~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~12 , arithmetic_logic_unit|Add5~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~14 , arithmetic_logic_unit|Add5~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~16 , arithmetic_logic_unit|Add5~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~18 , arithmetic_logic_unit|Add5~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~20 , arithmetic_logic_unit|Add5~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~22 , arithmetic_logic_unit|Add5~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~24 , arithmetic_logic_unit|Add5~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~5 , arithmetic_logic_unit|Mux4~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~6 , arithmetic_logic_unit|Mux4~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~0 , arithmetic_logic_unit|Add1~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~2 , arithmetic_logic_unit|Add1~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~4 , arithmetic_logic_unit|Add1~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~6 , arithmetic_logic_unit|Add1~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~8 , arithmetic_logic_unit|Add1~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~10 , arithmetic_logic_unit|Add1~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~12 , arithmetic_logic_unit|Add1~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~14 , arithmetic_logic_unit|Add1~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~16 , arithmetic_logic_unit|Add1~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~18 , arithmetic_logic_unit|Add1~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~20 , arithmetic_logic_unit|Add1~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~22 , arithmetic_logic_unit|Add1~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~24 , arithmetic_logic_unit|Add1~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~1 , arithmetic_logic_unit|Mux4~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~7 , arithmetic_logic_unit|Mux4~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~0 , arithmetic_logic_unit|Add2~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~2 , arithmetic_logic_unit|Add2~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~4 , arithmetic_logic_unit|Add2~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~6 , arithmetic_logic_unit|Add2~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~8 , arithmetic_logic_unit|Add2~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~10 , arithmetic_logic_unit|Add2~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~12 , arithmetic_logic_unit|Add2~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~14 , arithmetic_logic_unit|Add2~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~16 , arithmetic_logic_unit|Add2~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~18 , arithmetic_logic_unit|Add2~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~20 , arithmetic_logic_unit|Add2~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~22 , arithmetic_logic_unit|Add2~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~24 , arithmetic_logic_unit|Add2~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~10 , arithmetic_logic_unit|Mux4~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~3 , arithmetic_logic_unit|Mux9~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~2 , arithmetic_logic_unit|Mux12~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~7 , arithmetic_logic_unit|Mux9~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~3 , arithmetic_logic_unit|Mux4~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~0 , arithmetic_logic_unit|Mux4~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~4 , arithmetic_logic_unit|Mux4~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~11 , arithmetic_logic_unit|Mux4~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~6 , arithmetic_logic_unit|LessThan4~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~12 , arithmetic_logic_unit|Mux4~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~13 , arithmetic_logic_unit|Mux4~13, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~27 , ctrl_unit|alu_op[5]~27, xm23_cpu, 1
instance = comp, \ctrl_unit|Add4~8 , ctrl_unit|Add4~8, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5] , ctrl_unit|alu_op[5], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux0~0 , arithmetic_logic_unit|Mux0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux0~0clkctrl , arithmetic_logic_unit|Mux0~0clkctrl, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[12] , arithmetic_logic_unit|result[12], xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr26~0 , ctrl_unit|WideOr26~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~0 , ctrl_unit|addr_bus_ctrl~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~1 , ctrl_unit|addr_bus_ctrl~1, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl[0] , ctrl_unit|addr_bus_ctrl[0], xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~2 , ctrl_unit|addr_bus_ctrl~2, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr27~0 , ctrl_unit|WideOr27~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~3 , ctrl_unit|addr_bus_ctrl~3, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl[4] , ctrl_unit|addr_bus_ctrl[4], xm23_cpu, 1
instance = comp, \Equal13~0 , Equal13~0, xm23_cpu, 1
instance = comp, \mar[12] , mar[12], xm23_cpu, 1
instance = comp, \Add0~1 , Add0~1, xm23_cpu, 1
instance = comp, \mar~30 , mar~30, xm23_cpu, 1
instance = comp, \mar~31 , mar~31, xm23_cpu, 1
instance = comp, \mar~27 , mar~27, xm23_cpu, 1
instance = comp, \mar~28 , mar~28, xm23_cpu, 1
instance = comp, \mar~29 , mar~29, xm23_cpu, 1
instance = comp, \mar[11]~11 , mar[11]~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~15 , arithmetic_logic_unit|ShiftLeft0~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~74 , arithmetic_logic_unit|result~74, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~6 , arithmetic_logic_unit|Mux9~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~0 , arithmetic_logic_unit|Mux9~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~0 , arithmetic_logic_unit|Add0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~2 , arithmetic_logic_unit|Add0~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~4 , arithmetic_logic_unit|Add0~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~6 , arithmetic_logic_unit|Add0~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~9 , arithmetic_logic_unit|Add0~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~11 , arithmetic_logic_unit|Add0~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~13 , arithmetic_logic_unit|Add0~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~15 , arithmetic_logic_unit|Add0~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~16 , arithmetic_logic_unit|Add0~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~18 , arithmetic_logic_unit|Add0~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~20 , arithmetic_logic_unit|Add0~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~22 , arithmetic_logic_unit|Add0~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan0~0 , arithmetic_logic_unit|LessThan0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~1 , arithmetic_logic_unit|Mux9~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~11 , arithmetic_logic_unit|Mux9~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~12 , arithmetic_logic_unit|Mux9~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~13 , arithmetic_logic_unit|Mux9~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~14 , arithmetic_logic_unit|Mux9~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~15 , arithmetic_logic_unit|Mux9~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~16 , arithmetic_logic_unit|Mux9~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~5 , arithmetic_logic_unit|Mux9~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~17 , arithmetic_logic_unit|Mux9~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~75 , arithmetic_logic_unit|result~75, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~59 , arithmetic_logic_unit|result~59, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~42 , arithmetic_logic_unit|result~42, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~9 , arithmetic_logic_unit|Mux9~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~89 , arithmetic_logic_unit|result~89, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~10 , arithmetic_logic_unit|Mux9~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~18 , arithmetic_logic_unit|Mux9~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~8 , arithmetic_logic_unit|Mux9~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~19 , arithmetic_logic_unit|Mux9~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[11] , arithmetic_logic_unit|result[11], xm23_cpu, 1
instance = comp, \mar[11] , mar[11], xm23_cpu, 1
instance = comp, \SW[11]~input , SW[11]~input, xm23_cpu, 1
instance = comp, \Add0~2 , Add0~2, xm23_cpu, 1
instance = comp, \mar~32 , mar~32, xm23_cpu, 1
instance = comp, \mar~33 , mar~33, xm23_cpu, 1
instance = comp, \mar~34 , mar~34, xm23_cpu, 1
instance = comp, \mar~35 , mar~35, xm23_cpu, 1
instance = comp, \mar[10]~10 , mar[10]~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~62 , arithmetic_logic_unit|result~62, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~41 , arithmetic_logic_unit|result~41, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~2 , arithmetic_logic_unit|Mux10~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~81 , arithmetic_logic_unit|result~81, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~3 , arithmetic_logic_unit|Mux10~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~12 , arithmetic_logic_unit|Mux10~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~2 , arithmetic_logic_unit|Mux9~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~4 , arithmetic_logic_unit|Mux10~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~5 , arithmetic_logic_unit|Mux10~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~6 , arithmetic_logic_unit|Mux10~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~7 , arithmetic_logic_unit|Mux10~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~8 , arithmetic_logic_unit|Mux10~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~72 , arithmetic_logic_unit|result~72, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~9 , arithmetic_logic_unit|Mux10~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~73 , arithmetic_logic_unit|result~73, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~10 , arithmetic_logic_unit|Mux10~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~11 , arithmetic_logic_unit|Mux10~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[10] , arithmetic_logic_unit|result[10], xm23_cpu, 1
instance = comp, \mar[10] , mar[10], xm23_cpu, 1
instance = comp, \SW[10]~input , SW[10]~input, xm23_cpu, 1
instance = comp, \Add0~3 , Add0~3, xm23_cpu, 1
instance = comp, \SW[9]~input , SW[9]~input, xm23_cpu, 1
instance = comp, \mar~39 , mar~39, xm23_cpu, 1
instance = comp, \mar~40 , mar~40, xm23_cpu, 1
instance = comp, \mar~36 , mar~36, xm23_cpu, 1
instance = comp, \mar~37 , mar~37, xm23_cpu, 1
instance = comp, \mar~38 , mar~38, xm23_cpu, 1
instance = comp, \mar[9]~9 , mar[9]~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~58 , arithmetic_logic_unit|result~58, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~17 , arithmetic_logic_unit|ShiftLeft0~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~47 , arithmetic_logic_unit|result~47, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~0 , arithmetic_logic_unit|Mux11~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~79 , arithmetic_logic_unit|result~79, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~1 , arithmetic_logic_unit|Mux11~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~2 , arithmetic_logic_unit|Mux11~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~3 , arithmetic_logic_unit|Mux11~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~4 , arithmetic_logic_unit|Mux11~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~5 , arithmetic_logic_unit|Mux11~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~6 , arithmetic_logic_unit|Mux11~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~70 , arithmetic_logic_unit|result~70, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~7 , arithmetic_logic_unit|Mux11~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~71 , arithmetic_logic_unit|result~71, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~8 , arithmetic_logic_unit|Mux11~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~9 , arithmetic_logic_unit|Mux11~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[9] , arithmetic_logic_unit|result[9], xm23_cpu, 1
instance = comp, \mar[9] , mar[9], xm23_cpu, 1
instance = comp, \Add0~4 , Add0~4, xm23_cpu, 1
instance = comp, \SW[8]~input , SW[8]~input, xm23_cpu, 1
instance = comp, \mar~43 , mar~43, xm23_cpu, 1
instance = comp, \mar~44 , mar~44, xm23_cpu, 1
instance = comp, \mar~41 , mar~41, xm23_cpu, 1
instance = comp, \mar~42 , mar~42, xm23_cpu, 1
instance = comp, \mar[8]~8 , mar[8]~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~8 , arithmetic_logic_unit|Mux12~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~3 , arithmetic_logic_unit|Mux12~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~4 , arithmetic_logic_unit|Mux12~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~46 , arithmetic_logic_unit|result~46, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~80 , arithmetic_logic_unit|result~80, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~24 , arithmetic_logic_unit|Mux13~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~22 , arithmetic_logic_unit|Mux13~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~69 , arithmetic_logic_unit|result~69, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~23 , arithmetic_logic_unit|Mux13~23, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~20 , arithmetic_logic_unit|Mux13~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~21 , arithmetic_logic_unit|Mux13~21, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~5 , arithmetic_logic_unit|Mux12~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~18 , arithmetic_logic_unit|Mux13~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~19 , arithmetic_logic_unit|Mux13~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~6 , arithmetic_logic_unit|Mux12~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~7 , arithmetic_logic_unit|Mux12~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[8] , arithmetic_logic_unit|result[8], xm23_cpu, 1
instance = comp, \mar[8] , mar[8], xm23_cpu, 1
instance = comp, \Add0~5 , Add0~5, xm23_cpu, 1
instance = comp, \SW[7]~input , SW[7]~input, xm23_cpu, 1
instance = comp, \mar~45 , mar~45, xm23_cpu, 1
instance = comp, \mar~46 , mar~46, xm23_cpu, 1
instance = comp, \mar~47 , mar~47, xm23_cpu, 1
instance = comp, \mar~48 , mar~48, xm23_cpu, 1
instance = comp, \mar[7]~7 , mar[7]~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~0 , arithmetic_logic_unit|Add3~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~2 , arithmetic_logic_unit|Add3~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~4 , arithmetic_logic_unit|Add3~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~6 , arithmetic_logic_unit|Add3~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~8 , arithmetic_logic_unit|Add3~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~10 , arithmetic_logic_unit|Add3~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~12 , arithmetic_logic_unit|Add3~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~14 , arithmetic_logic_unit|Add3~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~0 , arithmetic_logic_unit|Add4~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~2 , arithmetic_logic_unit|Add4~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~4 , arithmetic_logic_unit|Add4~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~6 , arithmetic_logic_unit|Add4~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~8 , arithmetic_logic_unit|Add4~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~10 , arithmetic_logic_unit|Add4~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~12 , arithmetic_logic_unit|Add4~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~14 , arithmetic_logic_unit|Add4~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~10 , arithmetic_logic_unit|Mux13~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~11 , arithmetic_logic_unit|Mux13~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~12 , arithmetic_logic_unit|Mux13~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~13 , arithmetic_logic_unit|Mux13~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~14 , arithmetic_logic_unit|Mux13~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~34 , arithmetic_logic_unit|result~34, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~8 , arithmetic_logic_unit|Mux13~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~9 , arithmetic_logic_unit|Mux13~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~1 , arithmetic_logic_unit|Add9~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~2 , arithmetic_logic_unit|Add9~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~4 , arithmetic_logic_unit|Add9~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~6 , arithmetic_logic_unit|Add9~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~8 , arithmetic_logic_unit|Add9~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~10 , arithmetic_logic_unit|Add9~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~12 , arithmetic_logic_unit|Add9~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~14 , arithmetic_logic_unit|Add9~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~16 , arithmetic_logic_unit|Add9~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~15 , arithmetic_logic_unit|Mux13~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~16 , arithmetic_logic_unit|Mux13~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~7 , arithmetic_logic_unit|ShiftLeft0~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~30 , arithmetic_logic_unit|result~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~6 , arithmetic_logic_unit|Mux13~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~1 , arithmetic_logic_unit|Mux13~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~2 , arithmetic_logic_unit|Mux13~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~3 , arithmetic_logic_unit|Mux13~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~4 , arithmetic_logic_unit|Mux13~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~5 , arithmetic_logic_unit|Mux13~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~14 , arithmetic_logic_unit|ShiftLeft0~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~0 , arithmetic_logic_unit|Mux13~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~7 , arithmetic_logic_unit|Mux13~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~17 , arithmetic_logic_unit|Mux13~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[7] , arithmetic_logic_unit|result[7], xm23_cpu, 1
instance = comp, \mar[7] , mar[7], xm23_cpu, 1
instance = comp, \Add0~6 , Add0~6, xm23_cpu, 1
instance = comp, \SW[6]~input , SW[6]~input, xm23_cpu, 1
instance = comp, \mar~51 , mar~51, xm23_cpu, 1
instance = comp, \mar~52 , mar~52, xm23_cpu, 1
instance = comp, \mar~49 , mar~49, xm23_cpu, 1
instance = comp, \mar~50 , mar~50, xm23_cpu, 1
instance = comp, \mar[6]~6 , mar[6]~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~0 , arithmetic_logic_unit|Mux16~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~87 , arithmetic_logic_unit|result~87, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~4 , arithmetic_logic_unit|Mux14~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~5 , arithmetic_logic_unit|Mux14~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~6 , arithmetic_logic_unit|Mux14~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~88 , arithmetic_logic_unit|result~88, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~12 , arithmetic_logic_unit|Add6~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~2 , arithmetic_logic_unit|Mux14~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~3 , arithmetic_logic_unit|Mux14~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~7 , arithmetic_logic_unit|Mux14~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~1 , arithmetic_logic_unit|Mux16~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~1 , arithmetic_logic_unit|Mux19~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~8 , arithmetic_logic_unit|Mux14~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~0 , arithmetic_logic_unit|Mux19~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~11 , arithmetic_logic_unit|ShiftLeft0~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~18 , arithmetic_logic_unit|ShiftLeft0~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~0 , arithmetic_logic_unit|Mux14~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~1 , arithmetic_logic_unit|Mux14~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~86 , arithmetic_logic_unit|result~86, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~9 , arithmetic_logic_unit|Mux14~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~10 , arithmetic_logic_unit|Mux14~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[6] , arithmetic_logic_unit|result[6], xm23_cpu, 1
instance = comp, \mar[6] , mar[6], xm23_cpu, 1
instance = comp, \Add0~7 , Add0~7, xm23_cpu, 1
instance = comp, \mar~55 , mar~55, xm23_cpu, 1
instance = comp, \mar~56 , mar~56, xm23_cpu, 1
instance = comp, \mar~53 , mar~53, xm23_cpu, 1
instance = comp, \mar~54 , mar~54, xm23_cpu, 1
instance = comp, \mar[5]~5 , mar[5]~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~55 , arithmetic_logic_unit|result~55, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~50 , arithmetic_logic_unit|result~50, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~4 , arithmetic_logic_unit|Mux15~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~5 , arithmetic_logic_unit|Mux15~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~6 , arithmetic_logic_unit|Mux15~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~68 , arithmetic_logic_unit|result~68, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~10 , arithmetic_logic_unit|Add6~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~2 , arithmetic_logic_unit|Mux15~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~3 , arithmetic_logic_unit|Mux15~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~7 , arithmetic_logic_unit|Mux15~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~8 , arithmetic_logic_unit|Mux15~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~12 , arithmetic_logic_unit|ShiftLeft0~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~39 , arithmetic_logic_unit|result~39, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~78 , arithmetic_logic_unit|result~78, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~0 , arithmetic_logic_unit|Mux15~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~1 , arithmetic_logic_unit|Mux15~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~9 , arithmetic_logic_unit|Mux15~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~10 , arithmetic_logic_unit|Mux15~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[5] , arithmetic_logic_unit|result[5], xm23_cpu, 1
instance = comp, \mar[5] , mar[5], xm23_cpu, 1
instance = comp, \Add0~8 , Add0~8, xm23_cpu, 1
instance = comp, \mar~59 , mar~59, xm23_cpu, 1
instance = comp, \mar~60 , mar~60, xm23_cpu, 1
instance = comp, \mar~57 , mar~57, xm23_cpu, 1
instance = comp, \mar~58 , mar~58, xm23_cpu, 1
instance = comp, \mar[4]~4 , mar[4]~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~66 , arithmetic_logic_unit|result~66, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~51 , arithmetic_logic_unit|result~51, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~6 , arithmetic_logic_unit|Mux16~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~7 , arithmetic_logic_unit|Mux16~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~8 , arithmetic_logic_unit|Mux16~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~8 , arithmetic_logic_unit|Add6~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~4 , arithmetic_logic_unit|Mux16~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~5 , arithmetic_logic_unit|Mux16~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~9 , arithmetic_logic_unit|Mux16~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~10 , arithmetic_logic_unit|Mux16~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~57 , arithmetic_logic_unit|result~57, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~20 , arithmetic_logic_unit|ShiftLeft0~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~2 , arithmetic_logic_unit|Mux16~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~13 , arithmetic_logic_unit|ShiftLeft0~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~3 , arithmetic_logic_unit|Mux16~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~11 , arithmetic_logic_unit|Mux16~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~12 , arithmetic_logic_unit|Mux16~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[4] , arithmetic_logic_unit|result[4], xm23_cpu, 1
instance = comp, \mar[4] , mar[4], xm23_cpu, 1
instance = comp, \Add0~9 , Add0~9, xm23_cpu, 1
instance = comp, \mar~61 , mar~61, xm23_cpu, 1
instance = comp, \mar~62 , mar~62, xm23_cpu, 1
instance = comp, \mar~63 , mar~63, xm23_cpu, 1
instance = comp, \mar~64 , mar~64, xm23_cpu, 1
instance = comp, \mar[3]~3 , mar[3]~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~12 , arithmetic_logic_unit|Mux19~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~7 , arithmetic_logic_unit|Mux19~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~49 , arithmetic_logic_unit|result~49, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~18 , arithmetic_logic_unit|Mux17~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~19 , arithmetic_logic_unit|Mux17~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan0~1 , arithmetic_logic_unit|LessThan0~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~64 , arithmetic_logic_unit|result~64, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~20 , arithmetic_logic_unit|Mux17~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~54 , arithmetic_logic_unit|result~54, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~21 , arithmetic_logic_unit|Mux17~21, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~9 , arithmetic_logic_unit|ShiftLeft0~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~37 , arithmetic_logic_unit|result~37, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~83 , arithmetic_logic_unit|result~83, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~16 , arithmetic_logic_unit|Mux17~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~17 , arithmetic_logic_unit|Mux17~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~22 , arithmetic_logic_unit|Mux17~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~4 , arithmetic_logic_unit|Mux19~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~23 , arithmetic_logic_unit|Mux17~23, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~24 , arithmetic_logic_unit|Mux17~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~25 , arithmetic_logic_unit|Mux17~25, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~0 , arithmetic_logic_unit|Add6~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~2 , arithmetic_logic_unit|Add6~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~4 , arithmetic_logic_unit|Add6~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~6 , arithmetic_logic_unit|Add6~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~14 , arithmetic_logic_unit|Mux17~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~15 , arithmetic_logic_unit|Mux17~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~26 , arithmetic_logic_unit|Mux17~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[3] , arithmetic_logic_unit|result[3], xm23_cpu, 1
instance = comp, \mar[3] , mar[3], xm23_cpu, 1
instance = comp, \Add0~10 , Add0~10, xm23_cpu, 1
instance = comp, \mar~67 , mar~67, xm23_cpu, 1
instance = comp, \mar~68 , mar~68, xm23_cpu, 1
instance = comp, \mar~65 , mar~65, xm23_cpu, 1
instance = comp, \mar~66 , mar~66, xm23_cpu, 1
instance = comp, \mar[2]~2 , mar[2]~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~7 , arithmetic_logic_unit|Mux18~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~8 , arithmetic_logic_unit|Mux18~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~9 , arithmetic_logic_unit|Mux18~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~10 , arithmetic_logic_unit|Mux18~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~11 , arithmetic_logic_unit|Mux18~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~56 , arithmetic_logic_unit|result~56, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~10 , arithmetic_logic_unit|ShiftLeft0~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~19 , arithmetic_logic_unit|ShiftLeft0~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~3 , arithmetic_logic_unit|Mux18~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~4 , arithmetic_logic_unit|Mux18~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~5 , arithmetic_logic_unit|Mux18~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~0 , arithmetic_logic_unit|Mux18~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~65 , arithmetic_logic_unit|result~65, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~1 , arithmetic_logic_unit|Mux18~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~2 , arithmetic_logic_unit|Mux18~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~6 , arithmetic_logic_unit|Mux18~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~12 , arithmetic_logic_unit|Mux18~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[2] , arithmetic_logic_unit|result[2], xm23_cpu, 1
instance = comp, \mar[2] , mar[2], xm23_cpu, 1
instance = comp, \Add0~11 , Add0~11, xm23_cpu, 1
instance = comp, \mar~71 , mar~71, xm23_cpu, 1
instance = comp, \mar~72 , mar~72, xm23_cpu, 1
instance = comp, \mar~69 , mar~69, xm23_cpu, 1
instance = comp, \mar~70 , mar~70, xm23_cpu, 1
instance = comp, \mar[1]~1 , mar[1]~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~8 , arithmetic_logic_unit|Mux19~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~48 , arithmetic_logic_unit|result~48, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~9 , arithmetic_logic_unit|Mux19~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~53 , arithmetic_logic_unit|result~53, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~10 , arithmetic_logic_unit|Mux19~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~6 , arithmetic_logic_unit|ShiftLeft0~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~40 , arithmetic_logic_unit|result~40, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~5 , arithmetic_logic_unit|Mux19~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~38 , arithmetic_logic_unit|result~38, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~6 , arithmetic_logic_unit|Mux19~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~11 , arithmetic_logic_unit|Mux19~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~13 , arithmetic_logic_unit|Mux19~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~14 , arithmetic_logic_unit|Mux19~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~15 , arithmetic_logic_unit|Mux19~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~2 , arithmetic_logic_unit|Mux19~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~3 , arithmetic_logic_unit|Mux19~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~16 , arithmetic_logic_unit|Mux19~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[1] , arithmetic_logic_unit|result[1], xm23_cpu, 1
instance = comp, \mar[1] , mar[1], xm23_cpu, 1
instance = comp, \Add0~12 , Add0~12, xm23_cpu, 1
instance = comp, \mar~75 , mar~75, xm23_cpu, 1
instance = comp, \mar~76 , mar~76, xm23_cpu, 1
instance = comp, \mar~73 , mar~73, xm23_cpu, 1
instance = comp, \mar~74 , mar~74, xm23_cpu, 1
instance = comp, \mar[0]~0 , mar[0]~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~8 , arithmetic_logic_unit|Mux20~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~1 , arithmetic_logic_unit|Mux20~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~29 , arithmetic_logic_unit|result~29, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~28 , arithmetic_logic_unit|result~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~0 , arithmetic_logic_unit|Mux20~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~2 , arithmetic_logic_unit|Mux20~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~2 , arithmetic_logic_unit|Mux17~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~1 , arithmetic_logic_unit|Mux17~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~5 , arithmetic_logic_unit|Mux20~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~0 , arithmetic_logic_unit|Mux17~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~3 , arithmetic_logic_unit|Mux17~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~6 , arithmetic_logic_unit|Mux20~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~3 , arithmetic_logic_unit|Mux20~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~4 , arithmetic_logic_unit|Mux20~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~7 , arithmetic_logic_unit|Mux20~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~9 , arithmetic_logic_unit|Mux20~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~10 , arithmetic_logic_unit|Mux20~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[0] , arithmetic_logic_unit|result[0], xm23_cpu, 1
instance = comp, \mar[0] , mar[0], xm23_cpu, 1
instance = comp, \Add0~13 , Add0~13, xm23_cpu, 1
instance = comp, \Add0~14 , Add0~14, xm23_cpu, 1
instance = comp, \Add0~16 , Add0~16, xm23_cpu, 1
instance = comp, \Add0~18 , Add0~18, xm23_cpu, 1
instance = comp, \Add0~20 , Add0~20, xm23_cpu, 1
instance = comp, \Add0~22 , Add0~22, xm23_cpu, 1
instance = comp, \Add0~24 , Add0~24, xm23_cpu, 1
instance = comp, \Add0~26 , Add0~26, xm23_cpu, 1
instance = comp, \Add0~28 , Add0~28, xm23_cpu, 1
instance = comp, \Add0~30 , Add0~30, xm23_cpu, 1
instance = comp, \Add0~32 , Add0~32, xm23_cpu, 1
instance = comp, \Add0~34 , Add0~34, xm23_cpu, 1
instance = comp, \Add0~36 , Add0~36, xm23_cpu, 1
instance = comp, \Add0~38 , Add0~38, xm23_cpu, 1
instance = comp, \Add0~40 , Add0~40, xm23_cpu, 1
instance = comp, \Add0~43 , Add0~43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_a[1] , ram|memory_rtl_0|auto_generated|address_reg_a[1], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~9 , ctrl_unit|ctrl_reg_bus~9, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~13 , ctrl_unit|ctrl_reg_bus~13, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus[0] , ctrl_unit|ctrl_reg_bus[0], xm23_cpu, 1
instance = comp, \ctrl_reg[0] , ctrl_reg[0], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0, xm23_cpu, 1
instance = comp, \Equal5~0 , Equal5~0, xm23_cpu, 1
instance = comp, \mdr[10]~2 , mdr[10]~2, xm23_cpu, 1
instance = comp, \mdr[6]~16 , mdr[6]~16, xm23_cpu, 1
instance = comp, \mdr[6]~17 , mdr[6]~17, xm23_cpu, 1
instance = comp, \mdr[10] , mdr[10], xm23_cpu, 1
instance = comp, \mdr[2]~10 , mdr[2]~10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder , ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[2] , ram|memory_rtl_0|auto_generated|address_reg_b[2], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a42 , ram|memory_rtl_0|auto_generated|ram_block1a42, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a34 , ram|memory_rtl_0|auto_generated|ram_block1a34, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~39 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~39, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a58 , ram|memory_rtl_0|auto_generated|ram_block1a58, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a50 , ram|memory_rtl_0|auto_generated|ram_block1a50, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~40 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~40, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a10 , ram|memory_rtl_0|auto_generated|ram_block1a10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a2 , ram|memory_rtl_0|auto_generated|ram_block1a2, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~36 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~36, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a26 , ram|memory_rtl_0|auto_generated|ram_block1a26, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a18 , ram|memory_rtl_0|auto_generated|ram_block1a18, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~37 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~37, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~38 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~38, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~41 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~41, xm23_cpu, 1
instance = comp, \mdr[2] , mdr[2], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_a[0] , ram|memory_rtl_0|auto_generated|address_reg_a[0], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17, xm23_cpu, 1
instance = comp, \reg_file~152 , reg_file~152, xm23_cpu, 1
instance = comp, \reg_file~153 , reg_file~153, xm23_cpu, 1
instance = comp, \reg_file~161 , reg_file~161, xm23_cpu, 1
instance = comp, \reg_file~162 , reg_file~162, xm23_cpu, 1
instance = comp, \reg_file[0][10] , reg_file[0][10], xm23_cpu, 1
instance = comp, \reg_file[8][10] , reg_file[8][10], xm23_cpu, 1
instance = comp, \s_bus[10]~88 , s_bus[10]~88, xm23_cpu, 1
instance = comp, \s_bus[10]~89 , s_bus[10]~89, xm23_cpu, 1
instance = comp, \s_bus[10]~86 , s_bus[10]~86, xm23_cpu, 1
instance = comp, \reg_file[9][10] , reg_file[9][10], xm23_cpu, 1
instance = comp, \reg_file[13][10]~feeder , reg_file[13][10]~feeder, xm23_cpu, 1
instance = comp, \reg_file[13][10] , reg_file[13][10], xm23_cpu, 1
instance = comp, \s_bus[10]~87 , s_bus[10]~87, xm23_cpu, 1
instance = comp, \s_bus[10]~90 , s_bus[10]~90, xm23_cpu, 1
instance = comp, \reg_file[10][10] , reg_file[10][10], xm23_cpu, 1
instance = comp, \s_bus[10]~84 , s_bus[10]~84, xm23_cpu, 1
instance = comp, \reg_file[14][10] , reg_file[14][10], xm23_cpu, 1
instance = comp, \s_bus[10]~85 , s_bus[10]~85, xm23_cpu, 1
instance = comp, \s_bus[10]~93 , s_bus[10]~93, xm23_cpu, 1
instance = comp, \s_bus[10]~94 , s_bus[10]~94, xm23_cpu, 1
instance = comp, \s_bus[10]~95 , s_bus[10]~95, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~2 , arithmetic_logic_unit|LessThan4~2, xm23_cpu, 1
instance = comp, \reg_file[15][14]~311 , reg_file[15][14]~311, xm23_cpu, 1
instance = comp, \reg_file[15][14] , reg_file[15][14], xm23_cpu, 1
instance = comp, \reg_file[11][14] , reg_file[11][14], xm23_cpu, 1
instance = comp, \s_bus[14]~139 , s_bus[14]~139, xm23_cpu, 1
instance = comp, \s_bus[14]~140 , s_bus[14]~140, xm23_cpu, 1
instance = comp, \reg_file[13][14]~feeder , reg_file[13][14]~feeder, xm23_cpu, 1
instance = comp, \reg_file[13][14] , reg_file[13][14], xm23_cpu, 1
instance = comp, \s_bus[14]~134 , s_bus[14]~134, xm23_cpu, 1
instance = comp, \reg_file[9][14]~feeder , reg_file[9][14]~feeder, xm23_cpu, 1
instance = comp, \reg_file[9][14] , reg_file[9][14], xm23_cpu, 1
instance = comp, \s_bus[14]~135 , s_bus[14]~135, xm23_cpu, 1
instance = comp, \reg_file[12][14]~feeder , reg_file[12][14]~feeder, xm23_cpu, 1
instance = comp, \reg_file[12][14] , reg_file[12][14], xm23_cpu, 1
instance = comp, \reg_file[8][14]~feeder , reg_file[8][14]~feeder, xm23_cpu, 1
instance = comp, \reg_file[8][14] , reg_file[8][14], xm23_cpu, 1
instance = comp, \s_bus[14]~136 , s_bus[14]~136, xm23_cpu, 1
instance = comp, \s_bus[14]~137 , s_bus[14]~137, xm23_cpu, 1
instance = comp, \s_bus[14]~138 , s_bus[14]~138, xm23_cpu, 1
instance = comp, \reg_file[10][14] , reg_file[10][14], xm23_cpu, 1
instance = comp, \s_bus[14]~132 , s_bus[14]~132, xm23_cpu, 1
instance = comp, \reg_file[14][14] , reg_file[14][14], xm23_cpu, 1
instance = comp, \s_bus[14]~133 , s_bus[14]~133, xm23_cpu, 1
instance = comp, \s_bus[14]~141 , s_bus[14]~141, xm23_cpu, 1
instance = comp, \s_bus[14]~142 , s_bus[14]~142, xm23_cpu, 1
instance = comp, \s_bus[14]~143 , s_bus[14]~143, xm23_cpu, 1
instance = comp, \s_bus[13]~144 , s_bus[13]~144, xm23_cpu, 1
instance = comp, \s_bus[13]~145 , s_bus[13]~145, xm23_cpu, 1
instance = comp, \reg_file[14][13] , reg_file[14][13], xm23_cpu, 1
instance = comp, \reg_file[13][13] , reg_file[13][13], xm23_cpu, 1
instance = comp, \reg_file[12][13] , reg_file[12][13], xm23_cpu, 1
instance = comp, \s_bus[13]~151 , s_bus[13]~151, xm23_cpu, 1
instance = comp, \reg_file[15][13]~310 , reg_file[15][13]~310, xm23_cpu, 1
instance = comp, \reg_file[15][13] , reg_file[15][13], xm23_cpu, 1
instance = comp, \s_bus[13]~152 , s_bus[13]~152, xm23_cpu, 1
instance = comp, \s_bus[13]~148 , s_bus[13]~148, xm23_cpu, 1
instance = comp, \s_bus[13]~149 , s_bus[13]~149, xm23_cpu, 1
instance = comp, \reg_file[11][13]~feeder , reg_file[11][13]~feeder, xm23_cpu, 1
instance = comp, \reg_file[11][13] , reg_file[11][13], xm23_cpu, 1
instance = comp, \reg_file[10][13] , reg_file[10][13], xm23_cpu, 1
instance = comp, \reg_file[8][13] , reg_file[8][13], xm23_cpu, 1
instance = comp, \reg_file[9][13]~feeder , reg_file[9][13]~feeder, xm23_cpu, 1
instance = comp, \reg_file[9][13] , reg_file[9][13], xm23_cpu, 1
instance = comp, \s_bus[13]~146 , s_bus[13]~146, xm23_cpu, 1
instance = comp, \s_bus[13]~147 , s_bus[13]~147, xm23_cpu, 1
instance = comp, \s_bus[13]~150 , s_bus[13]~150, xm23_cpu, 1
instance = comp, \s_bus[13]~153 , s_bus[13]~153, xm23_cpu, 1
instance = comp, \s_bus[13]~154 , s_bus[13]~154, xm23_cpu, 1
instance = comp, \sxt_ext|out[13]~22 , sxt_ext|out[13]~22, xm23_cpu, 1
instance = comp, \sxt_ext|out[13]~23 , sxt_ext|out[13]~23, xm23_cpu, 1
instance = comp, \s_bus[13]~155 , s_bus[13]~155, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~4 , arithmetic_logic_unit|LessThan4~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~5 , arithmetic_logic_unit|LessThan4~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~16 , arithmetic_logic_unit|ShiftLeft0~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~7 , arithmetic_logic_unit|Mux3~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~26 , arithmetic_logic_unit|Add1~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~26 , arithmetic_logic_unit|Add2~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~2 , arithmetic_logic_unit|Mux3~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~60 , arithmetic_logic_unit|result~60, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~44 , arithmetic_logic_unit|result~44, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~3 , arithmetic_logic_unit|Mux3~3, xm23_cpu, 1
instance = comp, \Mux17~0 , Mux17~0, xm23_cpu, 1
instance = comp, \Mux17~1 , Mux17~1, xm23_cpu, 1
instance = comp, \Mux17~2 , Mux17~2, xm23_cpu, 1
instance = comp, \Mux17~3 , Mux17~3, xm23_cpu, 1
instance = comp, \Mux17~4 , Mux17~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~77 , arithmetic_logic_unit|result~77, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~4 , arithmetic_logic_unit|Mux3~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~26 , arithmetic_logic_unit|Add5~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~28 , arithmetic_logic_unit|Add7~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~0 , arithmetic_logic_unit|Mux3~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~1 , arithmetic_logic_unit|Mux3~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~5 , arithmetic_logic_unit|Mux3~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~6 , arithmetic_logic_unit|Mux3~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~8 , arithmetic_logic_unit|Mux3~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[13] , arithmetic_logic_unit|result[13], xm23_cpu, 1
instance = comp, \mar[13] , mar[13], xm23_cpu, 1
instance = comp, \Add0~0 , Add0~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder , ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[0] , ram|memory_rtl_0|auto_generated|address_reg_b[0], xm23_cpu, 1
instance = comp, \mdr[8]~0 , mdr[8]~0, xm23_cpu, 1
instance = comp, \mdr[0]~8 , mdr[0]~8, xm23_cpu, 1
instance = comp, \mdr[0] , mdr[0], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a48 , ram|memory_rtl_0|auto_generated|ram_block1a48, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a56 , ram|memory_rtl_0|auto_generated|ram_block1a56, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a40 , ram|memory_rtl_0|auto_generated|ram_block1a40, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a32 , ram|memory_rtl_0|auto_generated|ram_block1a32, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a0 , ram|memory_rtl_0|auto_generated|ram_block1a0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a8 , ram|memory_rtl_0|auto_generated|ram_block1a8, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a24 , ram|memory_rtl_0|auto_generated|ram_block1a24, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a16 , ram|memory_rtl_0|auto_generated|ram_block1a16, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5, xm23_cpu, 1
instance = comp, \mdr[8] , mdr[8], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5, xm23_cpu, 1
instance = comp, \reg_file~15 , reg_file~15, xm23_cpu, 1
instance = comp, \reg_file~29 , reg_file~29, xm23_cpu, 1
instance = comp, \reg_file[6][0] , reg_file[6][0], xm23_cpu, 1
instance = comp, \sxt_in[0]~0 , sxt_in[0]~0, xm23_cpu, 1
instance = comp, \sxt_in[0]~1 , sxt_in[0]~1, xm23_cpu, 1
instance = comp, \sxt_in[0]~2 , sxt_in[0]~2, xm23_cpu, 1
instance = comp, \sxt_in[0]~3 , sxt_in[0]~3, xm23_cpu, 1
instance = comp, \sxt_in[0]~4 , sxt_in[0]~4, xm23_cpu, 1
instance = comp, \sxt_in[0]~59 , sxt_in[0]~59, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~2 , sxt_ext|Mux0~2, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~3 , sxt_ext|Mux0~3, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~4 , sxt_ext|Mux0~4, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~5 , sxt_ext|Mux0~5, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~6 , sxt_ext|Mux0~6, xm23_cpu, 1
instance = comp, \sxt_ext|out[1]~2 , sxt_ext|out[1]~2, xm23_cpu, 1
instance = comp, \sxt_ext|out[1]~3 , sxt_ext|out[1]~3, xm23_cpu, 1
instance = comp, \mdr[9]~1 , mdr[9]~1, xm23_cpu, 1
instance = comp, \mdr[1]~9 , mdr[1]~9, xm23_cpu, 1
instance = comp, \mdr[1] , mdr[1], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a57 , ram|memory_rtl_0|auto_generated|ram_block1a57, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a49 , ram|memory_rtl_0|auto_generated|ram_block1a49, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a33 , ram|memory_rtl_0|auto_generated|ram_block1a33, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a41 , ram|memory_rtl_0|auto_generated|ram_block1a41, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a9 , ram|memory_rtl_0|auto_generated|ram_block1a9, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a1 , ram|memory_rtl_0|auto_generated|ram_block1a1, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a17 , ram|memory_rtl_0|auto_generated|ram_block1a17, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a25 , ram|memory_rtl_0|auto_generated|ram_block1a25, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11, xm23_cpu, 1
instance = comp, \mdr[9] , mdr[9], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~34 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~34, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~33 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~33, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~31 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~31, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~30 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~30, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~32 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~32, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~35 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~35, xm23_cpu, 1
instance = comp, \reg_file~164 , reg_file~164, xm23_cpu, 1
instance = comp, \reg_file~165 , reg_file~165, xm23_cpu, 1
instance = comp, \reg_file~174 , reg_file~174, xm23_cpu, 1
instance = comp, \reg_file[0][1] , reg_file[0][1], xm23_cpu, 1
instance = comp, \sxt_in[1]~49 , sxt_in[1]~49, xm23_cpu, 1
instance = comp, \sxt_in[1]~50 , sxt_in[1]~50, xm23_cpu, 1
instance = comp, \sxt_in[1]~47 , sxt_in[1]~47, xm23_cpu, 1
instance = comp, \sxt_in[1]~48 , sxt_in[1]~48, xm23_cpu, 1
instance = comp, \sxt_in[1]~51 , sxt_in[1]~51, xm23_cpu, 1
instance = comp, \sxt_in[1]~52 , sxt_in[1]~52, xm23_cpu, 1
instance = comp, \sxt_ext|out[2]~5 , sxt_ext|out[2]~5, xm23_cpu, 1
instance = comp, \sxt_ext|out[2]~6 , sxt_ext|out[2]~6, xm23_cpu, 1
instance = comp, \reg_file~176 , reg_file~176, xm23_cpu, 1
instance = comp, \reg_file~177 , reg_file~177, xm23_cpu, 1
instance = comp, \reg_file~186 , reg_file~186, xm23_cpu, 1
instance = comp, \reg_file[0][2] , reg_file[0][2], xm23_cpu, 1
instance = comp, \sxt_in[2]~55 , sxt_in[2]~55, xm23_cpu, 1
instance = comp, \sxt_in[2]~56 , sxt_in[2]~56, xm23_cpu, 1
instance = comp, \sxt_in[2]~53 , sxt_in[2]~53, xm23_cpu, 1
instance = comp, \sxt_in[2]~54 , sxt_in[2]~54, xm23_cpu, 1
instance = comp, \sxt_in[2]~57 , sxt_in[2]~57, xm23_cpu, 1
instance = comp, \sxt_in[2]~58 , sxt_in[2]~58, xm23_cpu, 1
instance = comp, \sxt_ext|out[3]~7 , sxt_ext|out[3]~7, xm23_cpu, 1
instance = comp, \sxt_ext|out[3]~8 , sxt_ext|out[3]~8, xm23_cpu, 1
instance = comp, \s_bus[3]~47 , s_bus[3]~47, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~14 , arithmetic_logic_unit|Add6~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~0 , arithmetic_logic_unit|PSW_o~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~36 , arithmetic_logic_unit|result~36, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~28 , arithmetic_logic_unit|Add5~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~30 , arithmetic_logic_unit|Add5~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~30 , arithmetic_logic_unit|Add7~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~32 , arithmetic_logic_unit|Add7~32, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~4 , arithmetic_logic_unit|Mux17~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~5 , arithmetic_logic_unit|Mux17~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~6 , arithmetic_logic_unit|Mux17~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~7 , arithmetic_logic_unit|Mux17~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~1 , arithmetic_logic_unit|Mux8~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~12 , arithmetic_logic_unit|Mux17~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|WideOr7~0 , arithmetic_logic_unit|WideOr7~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~13 , arithmetic_logic_unit|Mux17~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~8 , arithmetic_logic_unit|Mux17~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|WideOr6~0 , arithmetic_logic_unit|WideOr6~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~9 , arithmetic_logic_unit|Mux17~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~27 , arithmetic_logic_unit|Mux17~27, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~28 , arithmetic_logic_unit|Mux17~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~28 , arithmetic_logic_unit|Add1~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~30 , arithmetic_logic_unit|Add1~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~28 , arithmetic_logic_unit|Add2~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~30 , arithmetic_logic_unit|Add2~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~10 , arithmetic_logic_unit|Mux17~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~11 , arithmetic_logic_unit|Mux17~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~2 , arithmetic_logic_unit|Mux8~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~3 , arithmetic_logic_unit|Mux8~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~4 , arithmetic_logic_unit|Mux8~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~5 , arithmetic_logic_unit|Mux8~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~0 , arithmetic_logic_unit|Mux8~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~6 , arithmetic_logic_unit|Mux8~6, xm23_cpu, 1
instance = comp, \psw_in~41 , psw_in~41, xm23_cpu, 1
instance = comp, \psw_in[0] , psw_in[0], xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[0]~1 , ctrl_unit|sxt_rnum[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[4]~2 , ctrl_unit|psw[4]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~3 , ctrl_unit|psw~3, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[0] , ctrl_unit|psw[0], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~25 , arithmetic_logic_unit|Mux13~25, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~26 , arithmetic_logic_unit|Mux13~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~8 , arithmetic_logic_unit|ShiftLeft0~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~32 , arithmetic_logic_unit|result~32, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~31 , arithmetic_logic_unit|result~31, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~31 , arithmetic_logic_unit|Mux13~31, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~27 , arithmetic_logic_unit|Mux13~27, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~28 , arithmetic_logic_unit|Mux13~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~29 , arithmetic_logic_unit|Mux13~29, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~30 , arithmetic_logic_unit|Mux13~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~2 , arithmetic_logic_unit|Mux1~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~3 , arithmetic_logic_unit|Mux1~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~0 , arithmetic_logic_unit|Mux1~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~1 , arithmetic_logic_unit|Mux1~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~4 , arithmetic_logic_unit|Mux1~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[15] , arithmetic_logic_unit|result[15], xm23_cpu, 1
instance = comp, \mar[15] , mar[15], xm23_cpu, 1
instance = comp, \Add0~45 , Add0~45, xm23_cpu, 1
instance = comp, \Add0~46 , Add0~46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0, xm23_cpu, 1
instance = comp, \mdr[15]~7 , mdr[15]~7, xm23_cpu, 1
instance = comp, \mdr[7]~15 , mdr[7]~15, xm23_cpu, 1
instance = comp, \mdr[7] , mdr[7], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a39 , ram|memory_rtl_0|auto_generated|ram_block1a39, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a47 , ram|memory_rtl_0|auto_generated|ram_block1a47, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a55 , ram|memory_rtl_0|auto_generated|ram_block1a55, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a63 , ram|memory_rtl_0|auto_generated|ram_block1a63, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a31 , ram|memory_rtl_0|auto_generated|ram_block1a31, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a23 , ram|memory_rtl_0|auto_generated|ram_block1a23, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a15 , ram|memory_rtl_0|auto_generated|ram_block1a15, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a7 , ram|memory_rtl_0|auto_generated|ram_block1a7, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47, xm23_cpu, 1
instance = comp, \mdr[15] , mdr[15], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~27 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~27, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~28 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~28, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~25 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~25, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~24 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~24, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~26 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~26, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~29 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~29, xm23_cpu, 1
instance = comp, \reg_file~91 , reg_file~91, xm23_cpu, 1
instance = comp, \reg_file~92 , reg_file~92, xm23_cpu, 1
instance = comp, \reg_file~100 , reg_file~100, xm23_cpu, 1
instance = comp, \reg_file[1][7] , reg_file[1][7], xm23_cpu, 1
instance = comp, \sxt_in[7]~25 , sxt_in[7]~25, xm23_cpu, 1
instance = comp, \sxt_in[7]~26 , sxt_in[7]~26, xm23_cpu, 1
instance = comp, \sxt_in[7]~23 , sxt_in[7]~23, xm23_cpu, 1
instance = comp, \sxt_in[7]~24 , sxt_in[7]~24, xm23_cpu, 1
instance = comp, \sxt_in[7]~27 , sxt_in[7]~27, xm23_cpu, 1
instance = comp, \sxt_in[7]~28 , sxt_in[7]~28, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~0 , sxt_ext|Mux0~0, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~1 , sxt_ext|Mux0~1, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~9 , sxt_ext|Mux0~9, xm23_cpu, 1
instance = comp, \sxt_ext|out[14]~28 , sxt_ext|out[14]~28, xm23_cpu, 1
instance = comp, \sxt_ext|out[14]~29 , sxt_ext|out[14]~29, xm23_cpu, 1
instance = comp, \sxt_ext|out[14]~30 , sxt_ext|out[14]~30, xm23_cpu, 1
instance = comp, \sxt_ext|out[14]~31 , sxt_ext|out[14]~31, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~0 , arithmetic_logic_unit|Mux2~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~1 , arithmetic_logic_unit|Mux2~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~2 , arithmetic_logic_unit|Mux2~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~61 , arithmetic_logic_unit|result~61, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~45 , arithmetic_logic_unit|result~45, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~3 , arithmetic_logic_unit|Mux2~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~76 , arithmetic_logic_unit|result~76, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~4 , arithmetic_logic_unit|Mux2~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~5 , arithmetic_logic_unit|Mux2~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~6 , arithmetic_logic_unit|Mux2~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~7 , arithmetic_logic_unit|Mux2~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~8 , arithmetic_logic_unit|Mux2~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[14] , arithmetic_logic_unit|result[14], xm23_cpu, 1
instance = comp, \mdr[14]~6 , mdr[14]~6, xm23_cpu, 1
instance = comp, \mdr[14] , mdr[14], xm23_cpu, 1
instance = comp, \mdr[6]~14 , mdr[6]~14, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a38 , ram|memory_rtl_0|auto_generated|ram_block1a38, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a46 , ram|memory_rtl_0|auto_generated|ram_block1a46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~9 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~9, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a54 , ram|memory_rtl_0|auto_generated|ram_block1a54, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a62 , ram|memory_rtl_0|auto_generated|ram_block1a62, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~10 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a14 , ram|memory_rtl_0|auto_generated|ram_block1a14, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a6 , ram|memory_rtl_0|auto_generated|ram_block1a6, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~6 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~6, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a22 , ram|memory_rtl_0|auto_generated|ram_block1a22, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a30 , ram|memory_rtl_0|auto_generated|ram_block1a30, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~7 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~7, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~8 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~8, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~11 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~11, xm23_cpu, 1
instance = comp, \mdr[6] , mdr[6], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41, xm23_cpu, 1
instance = comp, \reg_file~234 , reg_file~234, xm23_cpu, 1
instance = comp, \reg_file~235 , reg_file~235, xm23_cpu, 1
instance = comp, \reg_file~242 , reg_file~242, xm23_cpu, 1
instance = comp, \reg_file~243 , reg_file~243, xm23_cpu, 1
instance = comp, \mar~77 , mar~77, xm23_cpu, 1
instance = comp, \mar~78 , mar~78, xm23_cpu, 1
instance = comp, \mar[14]~14 , mar[14]~14, xm23_cpu, 1
instance = comp, \mar[14] , mar[14], xm23_cpu, 1
instance = comp, \Add0~42 , Add0~42, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder , ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[1] , ram|memory_rtl_0|auto_generated|address_reg_b[1], xm23_cpu, 1
instance = comp, \mdr[13]~5 , mdr[13]~5, xm23_cpu, 1
instance = comp, \mdr[5]~13 , mdr[5]~13, xm23_cpu, 1
instance = comp, \mdr[5] , mdr[5], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a45 , ram|memory_rtl_0|auto_generated|ram_block1a45, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a37 , ram|memory_rtl_0|auto_generated|ram_block1a37, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~21 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~21, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a53 , ram|memory_rtl_0|auto_generated|ram_block1a53, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a61 , ram|memory_rtl_0|auto_generated|ram_block1a61, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~22 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~22, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a5 , ram|memory_rtl_0|auto_generated|ram_block1a5, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a13 , ram|memory_rtl_0|auto_generated|ram_block1a13, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~18 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~18, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a29 , ram|memory_rtl_0|auto_generated|ram_block1a29, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a21 , ram|memory_rtl_0|auto_generated|ram_block1a21, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~19 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~19, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~20 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~20, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~23 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~23, xm23_cpu, 1
instance = comp, \mdr[13] , mdr[13], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~16 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~16, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~13 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~13, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~12 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~12, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~14 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~14, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~15 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~15, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~17 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~17, xm23_cpu, 1
instance = comp, \reg_file~67 , reg_file~67, xm23_cpu, 1
instance = comp, \reg_file~68 , reg_file~68, xm23_cpu, 1
instance = comp, \reg_file~69 , reg_file~69, xm23_cpu, 1
instance = comp, \reg_file~70 , reg_file~70, xm23_cpu, 1
instance = comp, \reg_file[5][5] , reg_file[5][5], xm23_cpu, 1
instance = comp, \sxt_in[5]~11 , sxt_in[5]~11, xm23_cpu, 1
instance = comp, \sxt_in[5]~12 , sxt_in[5]~12, xm23_cpu, 1
instance = comp, \sxt_in[5]~13 , sxt_in[5]~13, xm23_cpu, 1
instance = comp, \sxt_in[5]~14 , sxt_in[5]~14, xm23_cpu, 1
instance = comp, \sxt_in[5]~15 , sxt_in[5]~15, xm23_cpu, 1
instance = comp, \sxt_in[5]~16 , sxt_in[5]~16, xm23_cpu, 1
instance = comp, \reg_file~54 , reg_file~54, xm23_cpu, 1
instance = comp, \reg_file~55 , reg_file~55, xm23_cpu, 1
instance = comp, \reg_file~56 , reg_file~56, xm23_cpu, 1
instance = comp, \reg_file~64 , reg_file~64, xm23_cpu, 1
instance = comp, \reg_file[1][6] , reg_file[1][6], xm23_cpu, 1
instance = comp, \Mux41~2 , Mux41~2, xm23_cpu, 1
instance = comp, \Mux41~3 , Mux41~3, xm23_cpu, 1
instance = comp, \Mux41~0 , Mux41~0, xm23_cpu, 1
instance = comp, \Mux41~1 , Mux41~1, xm23_cpu, 1
instance = comp, \Mux41~4 , Mux41~4, xm23_cpu, 1
instance = comp, \Mux33~0 , Mux33~0, xm23_cpu, 1
instance = comp, \Mux33~1 , Mux33~1, xm23_cpu, 1
instance = comp, \Mux33~2 , Mux33~2, xm23_cpu, 1
instance = comp, \Mux33~3 , Mux33~3, xm23_cpu, 1
instance = comp, \Mux33~4 , Mux33~4, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[6]~6 , byte_manipulator|dst_out[6]~6, xm23_cpu, 1
instance = comp, \ID|ImByte[6]~feeder , ID|ImByte[6]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[6] , ID|ImByte[6], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[6] , byte_manipulator|dst_out[6], xm23_cpu, 1
instance = comp, \reg_file~57 , reg_file~57, xm23_cpu, 1
instance = comp, \reg_file[16][6] , reg_file[16][6], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector139~0 , ctrl_unit|Selector139~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0] , ctrl_unit|dbus_rnum_src[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector138~0 , ctrl_unit|Selector138~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[1] , ctrl_unit|dbus_rnum_src[1], xm23_cpu, 1
instance = comp, \Mux89~0 , Mux89~0, xm23_cpu, 1
instance = comp, \Mux89~1 , Mux89~1, xm23_cpu, 1
instance = comp, \Mux89~2 , Mux89~2, xm23_cpu, 1
instance = comp, \Mux89~3 , Mux89~3, xm23_cpu, 1
instance = comp, \Mux89~4 , Mux89~4, xm23_cpu, 1
instance = comp, \instr_reg[6]~0 , instr_reg[6]~0, xm23_cpu, 1
instance = comp, \instr_reg[12]~16 , instr_reg[12]~16, xm23_cpu, 1
instance = comp, \instr_reg[6] , instr_reg[6], xm23_cpu, 1
instance = comp, \ID|Mux44~0 , ID|Mux44~0, xm23_cpu, 1
instance = comp, \ID|DST[2]~3 , ID|DST[2]~3, xm23_cpu, 1
instance = comp, \ID|Mux44~1 , ID|Mux44~1, xm23_cpu, 1
instance = comp, \ID|WB~0 , ID|WB~0, xm23_cpu, 1
instance = comp, \ID|WB , ID|WB, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~10 , ctrl_unit|ctrl_reg_bus~10, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~11 , ctrl_unit|ctrl_reg_bus~11, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~12 , ctrl_unit|ctrl_reg_bus~12, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus[1] , ctrl_unit|ctrl_reg_bus[1], xm23_cpu, 1
instance = comp, \ctrl_reg[1] , ctrl_reg[1], xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~6 , ctrl_unit|ctrl_reg_bus~6, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~5 , ctrl_unit|ctrl_reg_bus~5, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~7 , ctrl_unit|ctrl_reg_bus~7, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~8 , ctrl_unit|ctrl_reg_bus~8, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus[2] , ctrl_unit|ctrl_reg_bus[2], xm23_cpu, 1
instance = comp, \ctrl_reg[2] , ctrl_reg[2], xm23_cpu, 1
instance = comp, \Equal6~0 , Equal6~0, xm23_cpu, 1
instance = comp, \reg_file~128 , reg_file~128, xm23_cpu, 1
instance = comp, \reg_file~129 , reg_file~129, xm23_cpu, 1
instance = comp, \reg_file~40 , reg_file~40, xm23_cpu, 1
instance = comp, \reg_file~130 , reg_file~130, xm23_cpu, 1
instance = comp, \mdr[12]~4 , mdr[12]~4, xm23_cpu, 1
instance = comp, \mdr[12] , mdr[12], xm23_cpu, 1
instance = comp, \mdr[4]~12 , mdr[4]~12, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a44 , ram|memory_rtl_0|auto_generated|ram_block1a44, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a36 , ram|memory_rtl_0|auto_generated|ram_block1a36, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~21 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~21, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a60 , ram|memory_rtl_0|auto_generated|ram_block1a60, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a52 , ram|memory_rtl_0|auto_generated|ram_block1a52, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~22 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~22, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a4 , ram|memory_rtl_0|auto_generated|ram_block1a4, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a12 , ram|memory_rtl_0|auto_generated|ram_block1a12, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~18 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~18, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a28 , ram|memory_rtl_0|auto_generated|ram_block1a28, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a20 , ram|memory_rtl_0|auto_generated|ram_block1a20, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~19 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~19, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~20 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~20, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~23 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~23, xm23_cpu, 1
instance = comp, \mdr[4] , mdr[4], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29, xm23_cpu, 1
instance = comp, \reg_file~211 , reg_file~211, xm23_cpu, 1
instance = comp, \reg_file~212 , reg_file~212, xm23_cpu, 1
instance = comp, \reg_file~219 , reg_file~219, xm23_cpu, 1
instance = comp, \reg_file~220 , reg_file~220, xm23_cpu, 1
instance = comp, \reg_file[1][12] , reg_file[1][12], xm23_cpu, 1
instance = comp, \Mux35~2 , Mux35~2, xm23_cpu, 1
instance = comp, \Mux35~3 , Mux35~3, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux3~2 , byte_manipulator|Mux3~2, xm23_cpu, 1
instance = comp, \ID|ImByte[4]~feeder , ID|ImByte[4]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[4] , ID|ImByte[4], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux3~0 , byte_manipulator|Mux3~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux3~3 , byte_manipulator|Mux3~3, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[12] , byte_manipulator|dst_out[12], xm23_cpu, 1
instance = comp, \reg_file~213 , reg_file~213, xm23_cpu, 1
instance = comp, \reg_file~217 , reg_file~217, xm23_cpu, 1
instance = comp, \reg_file[7][12] , reg_file[7][12], xm23_cpu, 1
instance = comp, \Mux35~0 , Mux35~0, xm23_cpu, 1
instance = comp, \Mux35~1 , Mux35~1, xm23_cpu, 1
instance = comp, \Mux35~4 , Mux35~4, xm23_cpu, 1
instance = comp, \Mux43~4 , Mux43~4, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[4]~4 , byte_manipulator|dst_out[4]~4, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[4] , byte_manipulator|dst_out[4], xm23_cpu, 1
instance = comp, \reg_file~88 , reg_file~88, xm23_cpu, 1
instance = comp, \reg_file~89 , reg_file~89, xm23_cpu, 1
instance = comp, \reg_file[0][4] , reg_file[0][4], xm23_cpu, 1
instance = comp, \sxt_in[4]~19 , sxt_in[4]~19, xm23_cpu, 1
instance = comp, \sxt_in[4]~20 , sxt_in[4]~20, xm23_cpu, 1
instance = comp, \sxt_in[4]~17 , sxt_in[4]~17, xm23_cpu, 1
instance = comp, \sxt_in[4]~18 , sxt_in[4]~18, xm23_cpu, 1
instance = comp, \sxt_in[4]~21 , sxt_in[4]~21, xm23_cpu, 1
instance = comp, \sxt_in[4]~22 , sxt_in[4]~22, xm23_cpu, 1
instance = comp, \sxt_ext|out[4]~13 , sxt_ext|out[4]~13, xm23_cpu, 1
instance = comp, \sxt_ext|out[4]~14 , sxt_ext|out[4]~14, xm23_cpu, 1
instance = comp, \reg_file~79 , reg_file~79, xm23_cpu, 1
instance = comp, \reg_file~80 , reg_file~80, xm23_cpu, 1
instance = comp, \reg_file~81 , reg_file~81, xm23_cpu, 1
instance = comp, \reg_file[16][4] , reg_file[16][4], xm23_cpu, 1
instance = comp, \Mux91~2 , Mux91~2, xm23_cpu, 1
instance = comp, \Mux91~3 , Mux91~3, xm23_cpu, 1
instance = comp, \Mux91~0 , Mux91~0, xm23_cpu, 1
instance = comp, \Mux91~1 , Mux91~1, xm23_cpu, 1
instance = comp, \Mux91~4 , Mux91~4, xm23_cpu, 1
instance = comp, \instr_reg[4]~6 , instr_reg[4]~6, xm23_cpu, 1
instance = comp, \instr_reg[4]~feeder , instr_reg[4]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[4] , instr_reg[4], xm23_cpu, 1
instance = comp, \ID|SRCCON[1] , ID|SRCCON[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector84~1 , ctrl_unit|Selector84~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector84~0 , ctrl_unit|Selector84~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector84~2 , ctrl_unit|Selector84~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector84~4 , ctrl_unit|Selector84~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector84~3 , ctrl_unit|Selector84~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector84~5 , ctrl_unit|Selector84~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~7 , ctrl_unit|Selector34~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~5 , ctrl_unit|Selector34~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~6 , ctrl_unit|Selector34~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~8 , ctrl_unit|Selector34~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~9 , ctrl_unit|Selector34~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~16 , ctrl_unit|Selector34~16, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~17 , ctrl_unit|Selector34~17, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~13 , ctrl_unit|Selector34~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~14 , ctrl_unit|Selector34~14, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~10 , ctrl_unit|Selector34~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~11 , ctrl_unit|Selector34~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~12 , ctrl_unit|Selector34~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~15 , ctrl_unit|Selector34~15, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~18 , ctrl_unit|Selector34~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~2 , ctrl_unit|Selector34~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst~36 , ctrl_unit|dbus_rnum_dst~36, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~3 , ctrl_unit|Selector34~3, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~14 , ctrl_unit|code[3]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~1 , ctrl_unit|Selector34~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector34~4 , ctrl_unit|Selector34~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector90~1 , ctrl_unit|Selector90~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector3~3 , ctrl_unit|Selector3~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector90~2 , ctrl_unit|Selector90~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector77~2 , ctrl_unit|Selector77~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector77~3 , ctrl_unit|Selector77~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector77~6 , ctrl_unit|Selector77~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector77~4 , ctrl_unit|Selector77~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector77~5 , ctrl_unit|Selector77~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector77~7 , ctrl_unit|Selector77~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector90~3 , ctrl_unit|Selector90~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector90~4 , ctrl_unit|Selector90~4, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[1] , ctrl_unit|dbus_rnum_dst[1], xm23_cpu, 1
instance = comp, \Decoder0~2 , Decoder0~2, xm23_cpu, 1
instance = comp, \Decoder0~19 , Decoder0~19, xm23_cpu, 1
instance = comp, \reg_file~41 , reg_file~41, xm23_cpu, 1
instance = comp, \reg_file~196 , reg_file~196, xm23_cpu, 1
instance = comp, \mdr[11]~3 , mdr[11]~3, xm23_cpu, 1
instance = comp, \mdr[3]~11 , mdr[3]~11, xm23_cpu, 1
instance = comp, \mdr[3] , mdr[3], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a3 , ram|memory_rtl_0|auto_generated|ram_block1a3, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a11 , ram|memory_rtl_0|auto_generated|ram_block1a11, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~30 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~30, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a27 , ram|memory_rtl_0|auto_generated|ram_block1a27, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a19 , ram|memory_rtl_0|auto_generated|ram_block1a19, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~31 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~31, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~32 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~32, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a35 , ram|memory_rtl_0|auto_generated|ram_block1a35, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a43 , ram|memory_rtl_0|auto_generated|ram_block1a43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~33 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~33, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a51 , ram|memory_rtl_0|auto_generated|ram_block1a51, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a59 , ram|memory_rtl_0|auto_generated|ram_block1a59, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~34 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~34, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~35 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~35, xm23_cpu, 1
instance = comp, \mdr[11] , mdr[11], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~45 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~45, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~46 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~42 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~42, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~43 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~44 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~44, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~47 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~47, xm23_cpu, 1
instance = comp, \reg_file~188 , reg_file~188, xm23_cpu, 1
instance = comp, \reg_file~189 , reg_file~189, xm23_cpu, 1
instance = comp, \reg_file~197 , reg_file~197, xm23_cpu, 1
instance = comp, \reg_file[1][3] , reg_file[1][3], xm23_cpu, 1
instance = comp, \Mux44~2 , Mux44~2, xm23_cpu, 1
instance = comp, \Mux44~3 , Mux44~3, xm23_cpu, 1
instance = comp, \Mux44~0 , Mux44~0, xm23_cpu, 1
instance = comp, \Mux44~1 , Mux44~1, xm23_cpu, 1
instance = comp, \Mux44~4 , Mux44~4, xm23_cpu, 1
instance = comp, \Mux36~0 , Mux36~0, xm23_cpu, 1
instance = comp, \Mux36~1 , Mux36~1, xm23_cpu, 1
instance = comp, \Mux36~2 , Mux36~2, xm23_cpu, 1
instance = comp, \Mux36~3 , Mux36~3, xm23_cpu, 1
instance = comp, \Mux36~4 , Mux36~4, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[3]~3 , byte_manipulator|dst_out[3]~3, xm23_cpu, 1
instance = comp, \ID|ImByte[3]~feeder , ID|ImByte[3]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[3] , ID|ImByte[3], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[3] , byte_manipulator|dst_out[3], xm23_cpu, 1
instance = comp, \reg_file~190 , reg_file~190, xm23_cpu, 1
instance = comp, \reg_file[16][3] , reg_file[16][3], xm23_cpu, 1
instance = comp, \Mux92~0 , Mux92~0, xm23_cpu, 1
instance = comp, \Mux92~1 , Mux92~1, xm23_cpu, 1
instance = comp, \Mux92~2 , Mux92~2, xm23_cpu, 1
instance = comp, \Mux92~3 , Mux92~3, xm23_cpu, 1
instance = comp, \Mux92~4 , Mux92~4, xm23_cpu, 1
instance = comp, \instr_reg[3]~15 , instr_reg[3]~15, xm23_cpu, 1
instance = comp, \instr_reg[3] , instr_reg[3], xm23_cpu, 1
instance = comp, \ID|SRCCON[0] , ID|SRCCON[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector91~1 , ctrl_unit|Selector91~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector91~2 , ctrl_unit|Selector91~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0] , ctrl_unit|dbus_rnum_dst[0], xm23_cpu, 1
instance = comp, \Decoder0~16 , Decoder0~16, xm23_cpu, 1
instance = comp, \reg_file~121 , reg_file~121, xm23_cpu, 1
instance = comp, \reg_file~35 , reg_file~35, xm23_cpu, 1
instance = comp, \Decoder0~17 , Decoder0~17, xm23_cpu, 1
instance = comp, \reg_file~120 , reg_file~120, xm23_cpu, 1
instance = comp, \reg_file~122 , reg_file~122, xm23_cpu, 1
instance = comp, \reg_file~249 , reg_file~249, xm23_cpu, 1
instance = comp, \reg_file[7][15] , reg_file[7][15], xm23_cpu, 1
instance = comp, \bkpnt[14] , bkpnt[14], xm23_cpu, 1
instance = comp, \bkpnt[15] , bkpnt[15], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~8 , ctrl_unit|Equal0~8, xm23_cpu, 1
instance = comp, \bkpnt[13] , bkpnt[13], xm23_cpu, 1
instance = comp, \bkpnt[12] , bkpnt[12], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~7 , ctrl_unit|Equal0~7, xm23_cpu, 1
instance = comp, \bkpnt[10] , bkpnt[10], xm23_cpu, 1
instance = comp, \bkpnt[11] , bkpnt[11], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~6 , ctrl_unit|Equal0~6, xm23_cpu, 1
instance = comp, \bkpnt[9] , bkpnt[9], xm23_cpu, 1
instance = comp, \bkpnt[8] , bkpnt[8], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~5 , ctrl_unit|Equal0~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~9 , ctrl_unit|Equal0~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~10 , ctrl_unit|Equal0~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector88~0 , ctrl_unit|Selector88~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector88~1 , ctrl_unit|Selector88~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector88~2 , ctrl_unit|Selector88~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[3] , ctrl_unit|dbus_rnum_dst[3], xm23_cpu, 1
instance = comp, \reg_file~30 , reg_file~30, xm23_cpu, 1
instance = comp, \Decoder0~13 , Decoder0~13, xm23_cpu, 1
instance = comp, \reg_file~31 , reg_file~31, xm23_cpu, 1
instance = comp, \reg_file~94 , reg_file~94, xm23_cpu, 1
instance = comp, \reg_file[5][7]~feeder , reg_file[5][7]~feeder, xm23_cpu, 1
instance = comp, \reg_file[5][7] , reg_file[5][7], xm23_cpu, 1
instance = comp, \Mux40~0 , Mux40~0, xm23_cpu, 1
instance = comp, \Mux40~1 , Mux40~1, xm23_cpu, 1
instance = comp, \Mux40~2 , Mux40~2, xm23_cpu, 1
instance = comp, \Mux40~3 , Mux40~3, xm23_cpu, 1
instance = comp, \Mux40~4 , Mux40~4, xm23_cpu, 1
instance = comp, \Mux32~2 , Mux32~2, xm23_cpu, 1
instance = comp, \Mux32~3 , Mux32~3, xm23_cpu, 1
instance = comp, \Mux32~0 , Mux32~0, xm23_cpu, 1
instance = comp, \Mux32~1 , Mux32~1, xm23_cpu, 1
instance = comp, \Mux32~4 , Mux32~4, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[7]~7 , byte_manipulator|dst_out[7]~7, xm23_cpu, 1
instance = comp, \ID|ImByte[7]~feeder , ID|ImByte[7]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[7] , ID|ImByte[7], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[7] , byte_manipulator|dst_out[7], xm23_cpu, 1
instance = comp, \reg_file~93 , reg_file~93, xm23_cpu, 1
instance = comp, \reg_file[16][7] , reg_file[16][7], xm23_cpu, 1
instance = comp, \Mux88~2 , Mux88~2, xm23_cpu, 1
instance = comp, \Mux88~3 , Mux88~3, xm23_cpu, 1
instance = comp, \Mux88~0 , Mux88~0, xm23_cpu, 1
instance = comp, \Mux88~1 , Mux88~1, xm23_cpu, 1
instance = comp, \Mux88~4 , Mux88~4, xm23_cpu, 1
instance = comp, \instr_reg[7]~8 , instr_reg[7]~8, xm23_cpu, 1
instance = comp, \instr_reg[7] , instr_reg[7], xm23_cpu, 1
instance = comp, \ID|PRPO~0 , ID|PRPO~0, xm23_cpu, 1
instance = comp, \ID|INC , ID|INC, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector122~2 , ctrl_unit|Selector122~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~26 , ctrl_unit|dbus_rnum_dst[0]~26, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~37 , ctrl_unit|dbus_rnum_dst[0]~37, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~24 , ctrl_unit|dbus_rnum_dst[0]~24, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~22 , ctrl_unit|dbus_rnum_dst[0]~22, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~23 , ctrl_unit|dbus_rnum_dst[0]~23, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~25 , ctrl_unit|dbus_rnum_dst[0]~25, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~27 , ctrl_unit|dbus_rnum_dst[2]~27, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~38 , ctrl_unit|dbus_rnum_dst[0]~38, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~30 , ctrl_unit|dbus_rnum_dst[0]~30, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~31 , ctrl_unit|dbus_rnum_dst[0]~31, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~32 , ctrl_unit|dbus_rnum_dst[0]~32, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~33 , ctrl_unit|dbus_rnum_dst[0]~33, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~29 , ctrl_unit|dbus_rnum_dst[0]~29, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~34 , ctrl_unit|dbus_rnum_dst[2]~34, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~35 , ctrl_unit|dbus_rnum_dst[2]~35, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2] , ctrl_unit|dbus_rnum_dst[2], xm23_cpu, 1
instance = comp, \Decoder0~10 , Decoder0~10, xm23_cpu, 1
instance = comp, \reg_file~112 , reg_file~112, xm23_cpu, 1
instance = comp, \reg_file~113 , reg_file~113, xm23_cpu, 1
instance = comp, \reg_file~114 , reg_file~114, xm23_cpu, 1
instance = comp, \reg_file~215 , reg_file~215, xm23_cpu, 1
instance = comp, \reg_file[6][12] , reg_file[6][12], xm23_cpu, 1
instance = comp, \Mux83~0 , Mux83~0, xm23_cpu, 1
instance = comp, \Mux83~1 , Mux83~1, xm23_cpu, 1
instance = comp, \Mux83~2 , Mux83~2, xm23_cpu, 1
instance = comp, \Mux83~3 , Mux83~3, xm23_cpu, 1
instance = comp, \Mux83~4 , Mux83~4, xm23_cpu, 1
instance = comp, \instr_reg[12]~5 , instr_reg[12]~5, xm23_cpu, 1
instance = comp, \instr_reg[12] , instr_reg[12], xm23_cpu, 1
instance = comp, \ID|C[3]~0 , ID|C[3]~0, xm23_cpu, 1
instance = comp, \ID|C[2] , ID|C[2], xm23_cpu, 1
instance = comp, \ID|C[0]~feeder , ID|C[0]~feeder, xm23_cpu, 1
instance = comp, \ID|C[0] , ID|C[0], xm23_cpu, 1
instance = comp, \ID|C[1]~feeder , ID|C[1]~feeder, xm23_cpu, 1
instance = comp, \ID|C[1] , ID|C[1], xm23_cpu, 1
instance = comp, \psw_in[2]~6 , psw_in[2]~6, xm23_cpu, 1
instance = comp, \psw_in[2]~11 , psw_in[2]~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~1 , arithmetic_logic_unit|Equal8~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~0 , arithmetic_logic_unit|Equal8~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~2 , arithmetic_logic_unit|Equal8~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~3 , arithmetic_logic_unit|Equal8~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~52 , arithmetic_logic_unit|result~52, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~4 , arithmetic_logic_unit|Equal8~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~5 , arithmetic_logic_unit|Equal8~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~6 , arithmetic_logic_unit|Equal8~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~7 , arithmetic_logic_unit|Equal8~7, xm23_cpu, 1
instance = comp, \psw_in[2]~8 , psw_in[2]~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~3 , arithmetic_logic_unit|Equal0~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~2 , arithmetic_logic_unit|Equal0~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~1 , arithmetic_logic_unit|Equal0~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~0 , arithmetic_logic_unit|Equal0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~4 , arithmetic_logic_unit|Equal0~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~3 , arithmetic_logic_unit|Equal4~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~0 , arithmetic_logic_unit|Equal4~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~2 , arithmetic_logic_unit|Equal4~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~1 , arithmetic_logic_unit|Equal4~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~4 , arithmetic_logic_unit|Equal4~4, xm23_cpu, 1
instance = comp, \psw_in~29 , psw_in~29, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~3 , arithmetic_logic_unit|Equal2~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~2 , arithmetic_logic_unit|Equal2~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~1 , arithmetic_logic_unit|Equal2~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~0 , arithmetic_logic_unit|Equal2~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~4 , arithmetic_logic_unit|Equal2~4, xm23_cpu, 1
instance = comp, \psw_in~30 , psw_in~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~6 , arithmetic_logic_unit|Equal10~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~67 , arithmetic_logic_unit|result~67, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~4 , arithmetic_logic_unit|Equal10~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~5 , arithmetic_logic_unit|Equal10~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~7 , arithmetic_logic_unit|Equal10~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~0 , arithmetic_logic_unit|Equal10~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~1 , arithmetic_logic_unit|Equal10~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~2 , arithmetic_logic_unit|Equal10~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~3 , arithmetic_logic_unit|Equal10~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~8 , arithmetic_logic_unit|Equal10~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~0 , arithmetic_logic_unit|Equal6~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~2 , arithmetic_logic_unit|Equal6~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~1 , arithmetic_logic_unit|Equal6~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~3 , arithmetic_logic_unit|Equal6~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~4 , arithmetic_logic_unit|Equal6~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal7~1 , arithmetic_logic_unit|Equal7~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal7~0 , arithmetic_logic_unit|Equal7~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal7~2 , arithmetic_logic_unit|Equal7~2, xm23_cpu, 1
instance = comp, \psw_in[2]~16 , psw_in[2]~16, xm23_cpu, 1
instance = comp, \psw_in[2]~12 , psw_in[2]~12, xm23_cpu, 1
instance = comp, \psw_in~35 , psw_in~35, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal1~1 , arithmetic_logic_unit|Equal1~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal1~0 , arithmetic_logic_unit|Equal1~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal1~2 , arithmetic_logic_unit|Equal1~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal5~0 , arithmetic_logic_unit|Equal5~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal5~1 , arithmetic_logic_unit|Equal5~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal5~2 , arithmetic_logic_unit|Equal5~2, xm23_cpu, 1
instance = comp, \psw_in~33 , psw_in~33, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal3~0 , arithmetic_logic_unit|Equal3~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal3~1 , arithmetic_logic_unit|Equal3~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal3~2 , arithmetic_logic_unit|Equal3~2, xm23_cpu, 1
instance = comp, \psw_in~34 , psw_in~34, xm23_cpu, 1
instance = comp, \psw_in~36 , psw_in~36, xm23_cpu, 1
instance = comp, \psw_in[2]~7 , psw_in[2]~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~4 , arithmetic_logic_unit|Equal12~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~1 , arithmetic_logic_unit|Equal12~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~0 , arithmetic_logic_unit|Equal12~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~2 , arithmetic_logic_unit|Equal12~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~3 , arithmetic_logic_unit|Equal12~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~5 , arithmetic_logic_unit|Equal12~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~12 , arithmetic_logic_unit|temp_result~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~11 , arithmetic_logic_unit|Equal14~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~17 , arithmetic_logic_unit|temp_result~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~12 , arithmetic_logic_unit|Equal14~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~11 , arithmetic_logic_unit|temp_result~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~8 , arithmetic_logic_unit|Equal14~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~8 , arithmetic_logic_unit|temp_result~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~16 , arithmetic_logic_unit|temp_result~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~15 , arithmetic_logic_unit|temp_result~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~9 , arithmetic_logic_unit|Equal14~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~10 , arithmetic_logic_unit|Equal14~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~10 , arithmetic_logic_unit|temp_result~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~6 , arithmetic_logic_unit|Equal14~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~6 , arithmetic_logic_unit|temp_result~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~14 , arithmetic_logic_unit|Equal14~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~5 , arithmetic_logic_unit|Equal14~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~9 , arithmetic_logic_unit|temp_result~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~4 , arithmetic_logic_unit|Equal14~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~7 , arithmetic_logic_unit|Equal14~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~13 , arithmetic_logic_unit|Equal14~13, xm23_cpu, 1
instance = comp, \psw_in~31 , psw_in~31, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~7 , arithmetic_logic_unit|temp_result~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~0 , arithmetic_logic_unit|Equal15~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~1 , arithmetic_logic_unit|Equal15~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~2 , arithmetic_logic_unit|Equal15~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~13 , arithmetic_logic_unit|temp_result~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~3 , arithmetic_logic_unit|Equal15~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~14 , arithmetic_logic_unit|temp_result~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~4 , arithmetic_logic_unit|Equal15~4, xm23_cpu, 1
instance = comp, \psw_in~32 , psw_in~32, xm23_cpu, 1
instance = comp, \psw_in~37 , psw_in~37, xm23_cpu, 1
instance = comp, \psw_in~38 , psw_in~38, xm23_cpu, 1
instance = comp, \psw_in[2]~21 , psw_in[2]~21, xm23_cpu, 1
instance = comp, \psw_in[2]~22 , psw_in[2]~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal19~2 , arithmetic_logic_unit|Equal19~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal19~3 , arithmetic_logic_unit|Equal19~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal19~0 , arithmetic_logic_unit|Equal19~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~3 , arithmetic_logic_unit|Equal18~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal19~1 , arithmetic_logic_unit|Equal19~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal19~4 , arithmetic_logic_unit|Equal19~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~0 , arithmetic_logic_unit|Equal17~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~2 , arithmetic_logic_unit|Equal17~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~1 , arithmetic_logic_unit|Equal17~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~3 , arithmetic_logic_unit|Equal17~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~4 , arithmetic_logic_unit|Equal17~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~0 , arithmetic_logic_unit|Equal18~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~4 , arithmetic_logic_unit|Equal18~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~5 , arithmetic_logic_unit|Equal18~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~6 , arithmetic_logic_unit|Equal18~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~82 , arithmetic_logic_unit|result~82, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~1 , arithmetic_logic_unit|Equal18~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~2 , arithmetic_logic_unit|Equal18~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~7 , arithmetic_logic_unit|Equal18~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~1 , arithmetic_logic_unit|Equal16~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~85 , arithmetic_logic_unit|result~85, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~2 , arithmetic_logic_unit|Equal16~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~3 , arithmetic_logic_unit|Equal16~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~4 , arithmetic_logic_unit|Equal16~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~0 , arithmetic_logic_unit|Equal16~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~5 , arithmetic_logic_unit|Equal16~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~6 , arithmetic_logic_unit|Equal16~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~7 , arithmetic_logic_unit|Equal16~7, xm23_cpu, 1
instance = comp, \psw_in~27 , psw_in~27, xm23_cpu, 1
instance = comp, \psw_in~28 , psw_in~28, xm23_cpu, 1
instance = comp, \psw_in~39 , psw_in~39, xm23_cpu, 1
instance = comp, \ID|PSWb[1]~feeder , ID|PSWb[1]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[1] , ID|PSWb[1], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~4 , ctrl_unit|psw~4, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[1] , ctrl_unit|psw[1], xm23_cpu, 1
instance = comp, \psw_in~40 , psw_in~40, xm23_cpu, 1
instance = comp, \psw_in[1] , psw_in[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~2 , ctrl_unit|Mux1~2, xm23_cpu, 1
instance = comp, \ID|C[3] , ID|C[3], xm23_cpu, 1
instance = comp, \psw_in~25 , psw_in~25, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~6 , arithmetic_logic_unit|Mux5~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~4 , arithmetic_logic_unit|PSW_o~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~3 , arithmetic_logic_unit|PSW_o~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~7 , arithmetic_logic_unit|Mux5~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~2 , arithmetic_logic_unit|PSW_o~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~12 , arithmetic_logic_unit|Mux5~12, xm23_cpu, 1
instance = comp, \ID|PSWb[4]~feeder , ID|PSWb[4]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[4] , ID|PSWb[4], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~6 , ctrl_unit|psw~6, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[4] , ctrl_unit|psw[4], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~13 , arithmetic_logic_unit|Mux5~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~5 , arithmetic_logic_unit|PSW_o~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~9 , arithmetic_logic_unit|Mux5~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~8 , arithmetic_logic_unit|Mux5~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~10 , arithmetic_logic_unit|Mux5~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~0 , arithmetic_logic_unit|Mux5~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~1 , arithmetic_logic_unit|Mux5~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~2 , arithmetic_logic_unit|Mux5~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~3 , arithmetic_logic_unit|Mux5~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~4 , arithmetic_logic_unit|Mux5~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~5 , arithmetic_logic_unit|Mux5~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~11 , arithmetic_logic_unit|Mux5~11, xm23_cpu, 1
instance = comp, \psw_in~26 , psw_in~26, xm23_cpu, 1
instance = comp, \psw_in[4] , psw_in[4], xm23_cpu, 1
instance = comp, \ID|PSWb[2] , ID|PSWb[2], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~5 , ctrl_unit|psw~5, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[2] , ctrl_unit|psw[2], xm23_cpu, 1
instance = comp, \psw_in~13 , psw_in~13, xm23_cpu, 1
instance = comp, \psw_in~14 , psw_in~14, xm23_cpu, 1
instance = comp, \psw_in~15 , psw_in~15, xm23_cpu, 1
instance = comp, \psw_in~17 , psw_in~17, xm23_cpu, 1
instance = comp, \psw_in~18 , psw_in~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~33 , arithmetic_logic_unit|result~33, xm23_cpu, 1
instance = comp, \psw_in~9 , psw_in~9, xm23_cpu, 1
instance = comp, \psw_in~10 , psw_in~10, xm23_cpu, 1
instance = comp, \psw_in~19 , psw_in~19, xm23_cpu, 1
instance = comp, \psw_in~4 , psw_in~4, xm23_cpu, 1
instance = comp, \psw_in~5 , psw_in~5, xm23_cpu, 1
instance = comp, \psw_in~20 , psw_in~20, xm23_cpu, 1
instance = comp, \psw_in~2 , psw_in~2, xm23_cpu, 1
instance = comp, \psw_in~3 , psw_in~3, xm23_cpu, 1
instance = comp, \psw_in~23 , psw_in~23, xm23_cpu, 1
instance = comp, \psw_in~24 , psw_in~24, xm23_cpu, 1
instance = comp, \psw_in[2] , psw_in[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~1 , ctrl_unit|Mux1~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~3 , ctrl_unit|Mux1~3, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code~2 , ctrl_unit|cex_code~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~4 , ctrl_unit|Mux1~4, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code~1 , ctrl_unit|cex_code~1, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code~0 , ctrl_unit|cex_code~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~0 , ctrl_unit|Mux1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~5 , ctrl_unit|Mux1~5, xm23_cpu, 1
instance = comp, \ctrl_unit|code_result~1 , ctrl_unit|code_result~1, xm23_cpu, 1
instance = comp, \ctrl_unit|code_result~0 , ctrl_unit|code_result~0, xm23_cpu, 1
instance = comp, \ctrl_unit|code_result~3 , ctrl_unit|code_result~3, xm23_cpu, 1
instance = comp, \ctrl_unit|code_result , ctrl_unit|code_result, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~feeder , ctrl_unit|code[0]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~15 , ctrl_unit|code[3]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~16 , ctrl_unit|code[3]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0] , ctrl_unit|code[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector3~1 , ctrl_unit|Selector3~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector3~2 , ctrl_unit|Selector3~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector3~0 , ctrl_unit|Selector3~0, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~1 , ctrl_unit|code[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector2~0 , ctrl_unit|Selector2~0, xm23_cpu, 1
instance = comp, \ctrl_unit|code[1]~feeder , ctrl_unit|code[1]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|code[1] , ctrl_unit|code[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector1~4 , ctrl_unit|Selector1~4, xm23_cpu, 1
instance = comp, \ctrl_unit|code[1]~0 , ctrl_unit|code[1]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~4 , ctrl_unit|Mux0~4, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~feeder , ctrl_unit|code[3]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3] , ctrl_unit|code[3], xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~18 , ctrl_unit|code[3]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~17 , ctrl_unit|code[3]~17, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~2 , ctrl_unit|code[3]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~0 , ctrl_unit|Mux0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|code[2]~feeder , ctrl_unit|code[2]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|code[2] , ctrl_unit|code[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector1~3 , ctrl_unit|Selector1~3, xm23_cpu, 1
instance = comp, \ctrl_unit|code[2]~3 , ctrl_unit|code[2]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~1 , ctrl_unit|Mux0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~2 , ctrl_unit|Mux0~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~3 , ctrl_unit|Mux0~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~5 , ctrl_unit|Mux0~5, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~2 , ctrl_unit|sxt_bit_num[3]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~3 , ctrl_unit|sxt_bit_num[3]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~4 , ctrl_unit|sxt_bit_num[3]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[2] , ctrl_unit|sxt_bit_num[2], xm23_cpu, 1
instance = comp, \sxt_ext|out[8]~16 , sxt_ext|out[8]~16, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[8]~2 , sxt_ext|intermediate[8]~2, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[8]~1 , sxt_ext|intermediate[8]~1, xm23_cpu, 1
instance = comp, \sxt_ext|out[8]~17 , sxt_ext|out[8]~17, xm23_cpu, 1
instance = comp, \reg_file~103 , reg_file~103, xm23_cpu, 1
instance = comp, \reg_file~104 , reg_file~104, xm23_cpu, 1
instance = comp, \reg_file~105 , reg_file~105, xm23_cpu, 1
instance = comp, \reg_file[16][8] , reg_file[16][8], xm23_cpu, 1
instance = comp, \Mux87~2 , Mux87~2, xm23_cpu, 1
instance = comp, \Mux87~3 , Mux87~3, xm23_cpu, 1
instance = comp, \Mux87~0 , Mux87~0, xm23_cpu, 1
instance = comp, \Mux87~1 , Mux87~1, xm23_cpu, 1
instance = comp, \Mux87~4 , Mux87~4, xm23_cpu, 1
instance = comp, \instr_reg[8]~9 , instr_reg[8]~9, xm23_cpu, 1
instance = comp, \instr_reg[8] , instr_reg[8], xm23_cpu, 1
instance = comp, \ID|DEC , ID|DEC, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector63~5 , ctrl_unit|Selector63~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector63~6 , ctrl_unit|Selector63~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector63~2 , ctrl_unit|Selector63~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector63~3 , ctrl_unit|Selector63~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector63~4 , ctrl_unit|Selector63~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector63~7 , ctrl_unit|Selector63~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector121~0 , ctrl_unit|Selector121~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector122~0 , ctrl_unit|Selector122~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector122~1 , ctrl_unit|Selector122~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector122~3 , ctrl_unit|Selector122~3, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~5 , ctrl_unit|data_bus_ctrl~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~17 , ctrl_unit|Selector40~17, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~18 , ctrl_unit|Selector40~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~15 , ctrl_unit|Selector40~15, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~16 , ctrl_unit|Selector40~16, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~0 , ctrl_unit|Selector40~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~8 , ctrl_unit|Selector40~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~13 , ctrl_unit|Selector40~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~4 , ctrl_unit|Selector40~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~5 , ctrl_unit|Selector40~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~6 , ctrl_unit|Selector40~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~10 , ctrl_unit|Selector40~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~2 , ctrl_unit|Selector40~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~11 , ctrl_unit|Selector40~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~7 , ctrl_unit|Selector40~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~9 , ctrl_unit|Selector40~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~12 , ctrl_unit|Selector40~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~14 , ctrl_unit|Selector40~14, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~25 , ctrl_unit|data_bus_ctrl~25, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~26 , ctrl_unit|data_bus_ctrl~26, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[6] , ctrl_unit|data_bus_ctrl[6], xm23_cpu, 1
instance = comp, \reg_file~109 , reg_file~109, xm23_cpu, 1
instance = comp, \reg_file~108 , reg_file~108, xm23_cpu, 1
instance = comp, \reg_file~110 , reg_file~110, xm23_cpu, 1
instance = comp, \reg_file~144 , reg_file~144, xm23_cpu, 1
instance = comp, \reg_file[5][9] , reg_file[5][9], xm23_cpu, 1
instance = comp, \Mux38~0 , Mux38~0, xm23_cpu, 1
instance = comp, \Mux38~1 , Mux38~1, xm23_cpu, 1
instance = comp, \Mux38~2 , Mux38~2, xm23_cpu, 1
instance = comp, \Mux38~3 , Mux38~3, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux6~2 , byte_manipulator|Mux6~2, xm23_cpu, 1
instance = comp, \Mux46~2 , Mux46~2, xm23_cpu, 1
instance = comp, \Mux46~3 , Mux46~3, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux6~1 , byte_manipulator|Mux6~1, xm23_cpu, 1
instance = comp, \ID|ImByte[1]~feeder , ID|ImByte[1]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[1] , ID|ImByte[1], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux6~0 , byte_manipulator|Mux6~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux6~3 , byte_manipulator|Mux6~3, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[9] , byte_manipulator|dst_out[9], xm23_cpu, 1
instance = comp, \reg_file~141 , reg_file~141, xm23_cpu, 1
instance = comp, \reg_file~142 , reg_file~142, xm23_cpu, 1
instance = comp, \reg_file~143 , reg_file~143, xm23_cpu, 1
instance = comp, \reg_file[16][9] , reg_file[16][9], xm23_cpu, 1
instance = comp, \Mux86~2 , Mux86~2, xm23_cpu, 1
instance = comp, \Mux86~3 , Mux86~3, xm23_cpu, 1
instance = comp, \Mux86~0 , Mux86~0, xm23_cpu, 1
instance = comp, \Mux86~1 , Mux86~1, xm23_cpu, 1
instance = comp, \Mux86~4 , Mux86~4, xm23_cpu, 1
instance = comp, \instr_reg[9]~10 , instr_reg[9]~10, xm23_cpu, 1
instance = comp, \instr_reg[9] , instr_reg[9], xm23_cpu, 1
instance = comp, \ID|PRPO , ID|PRPO, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~1 , ctrl_unit|Selector42~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~2 , ctrl_unit|Selector42~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~3 , ctrl_unit|Selector42~3, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~19 , ctrl_unit|data_bus_ctrl~19, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~7 , ctrl_unit|data_bus_ctrl~7, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~8 , ctrl_unit|data_bus_ctrl~8, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~6 , ctrl_unit|data_bus_ctrl~6, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~15 , ctrl_unit|data_bus_ctrl~15, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~16 , ctrl_unit|data_bus_ctrl~16, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~17 , ctrl_unit|data_bus_ctrl~17, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector123~2 , ctrl_unit|Selector123~2, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~14 , ctrl_unit|data_bus_ctrl~14, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~20 , ctrl_unit|data_bus_ctrl~20, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[4] , ctrl_unit|data_bus_ctrl[4], xm23_cpu, 1
instance = comp, \reg_file~107 , reg_file~107, xm23_cpu, 1
instance = comp, \Decoder0~18 , Decoder0~18, xm23_cpu, 1
instance = comp, \reg_file~124 , reg_file~124, xm23_cpu, 1
instance = comp, \reg_file~125 , reg_file~125, xm23_cpu, 1
instance = comp, \reg_file~126 , reg_file~126, xm23_cpu, 1
instance = comp, \reg_file~127 , reg_file~127, xm23_cpu, 1
instance = comp, \reg_file[2][8] , reg_file[2][8], xm23_cpu, 1
instance = comp, \Mux39~2 , Mux39~2, xm23_cpu, 1
instance = comp, \Mux39~3 , Mux39~3, xm23_cpu, 1
instance = comp, \Mux39~4 , Mux39~4, xm23_cpu, 1
instance = comp, \Mux47~4 , Mux47~4, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[0]~0 , byte_manipulator|dst_out[0]~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[0] , byte_manipulator|dst_out[0], xm23_cpu, 1
instance = comp, \reg_file~17 , reg_file~17, xm23_cpu, 1
instance = comp, \reg_file[16][0] , reg_file[16][0], xm23_cpu, 1
instance = comp, \Mux95~0 , Mux95~0, xm23_cpu, 1
instance = comp, \Mux95~1 , Mux95~1, xm23_cpu, 1
instance = comp, \Mux95~2 , Mux95~2, xm23_cpu, 1
instance = comp, \Mux95~3 , Mux95~3, xm23_cpu, 1
instance = comp, \Mux95~4 , Mux95~4, xm23_cpu, 1
instance = comp, \instr_reg[0]~14 , instr_reg[0]~14, xm23_cpu, 1
instance = comp, \instr_reg[0] , instr_reg[0], xm23_cpu, 1
instance = comp, \ID|DST[0]~feeder , ID|DST[0]~feeder, xm23_cpu, 1
instance = comp, \ID|DST[2]~2 , ID|DST[2]~2, xm23_cpu, 1
instance = comp, \ID|DST[0] , ID|DST[0], xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[0] , ctrl_unit|bm_rnum[0], xm23_cpu, 1
instance = comp, \Mux46~0 , Mux46~0, xm23_cpu, 1
instance = comp, \Mux46~1 , Mux46~1, xm23_cpu, 1
instance = comp, \Mux46~4 , Mux46~4, xm23_cpu, 1
instance = comp, \Mux38~4 , Mux38~4, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[1]~1 , byte_manipulator|dst_out[1]~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[1] , byte_manipulator|dst_out[1], xm23_cpu, 1
instance = comp, \reg_file~166 , reg_file~166, xm23_cpu, 1
instance = comp, \reg_file[16][1] , reg_file[16][1], xm23_cpu, 1
instance = comp, \Mux94~0 , Mux94~0, xm23_cpu, 1
instance = comp, \Mux94~1 , Mux94~1, xm23_cpu, 1
instance = comp, \Mux94~2 , Mux94~2, xm23_cpu, 1
instance = comp, \Mux94~3 , Mux94~3, xm23_cpu, 1
instance = comp, \Mux94~4 , Mux94~4, xm23_cpu, 1
instance = comp, \instr_reg[1]~12 , instr_reg[1]~12, xm23_cpu, 1
instance = comp, \instr_reg[1] , instr_reg[1], xm23_cpu, 1
instance = comp, \ID|DST[1]~feeder , ID|DST[1]~feeder, xm23_cpu, 1
instance = comp, \ID|DST[1] , ID|DST[1], xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[1] , ctrl_unit|bm_rnum[1], xm23_cpu, 1
instance = comp, \Mux37~2 , Mux37~2, xm23_cpu, 1
instance = comp, \Mux37~3 , Mux37~3, xm23_cpu, 1
instance = comp, \Mux37~0 , Mux37~0, xm23_cpu, 1
instance = comp, \Mux37~1 , Mux37~1, xm23_cpu, 1
instance = comp, \Mux37~4 , Mux37~4, xm23_cpu, 1
instance = comp, \Mux45~0 , Mux45~0, xm23_cpu, 1
instance = comp, \Mux45~1 , Mux45~1, xm23_cpu, 1
instance = comp, \Mux45~2 , Mux45~2, xm23_cpu, 1
instance = comp, \Mux45~3 , Mux45~3, xm23_cpu, 1
instance = comp, \Mux45~4 , Mux45~4, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[2]~2 , byte_manipulator|dst_out[2]~2, xm23_cpu, 1
instance = comp, \ID|ImByte[2]~feeder , ID|ImByte[2]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[2] , ID|ImByte[2], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[2] , byte_manipulator|dst_out[2], xm23_cpu, 1
instance = comp, \reg_file~178 , reg_file~178, xm23_cpu, 1
instance = comp, \reg_file[16][2] , reg_file[16][2], xm23_cpu, 1
instance = comp, \Mux93~2 , Mux93~2, xm23_cpu, 1
instance = comp, \Mux93~3 , Mux93~3, xm23_cpu, 1
instance = comp, \Mux93~0 , Mux93~0, xm23_cpu, 1
instance = comp, \Mux93~1 , Mux93~1, xm23_cpu, 1
instance = comp, \Mux93~4 , Mux93~4, xm23_cpu, 1
instance = comp, \instr_reg[2]~13 , instr_reg[2]~13, xm23_cpu, 1
instance = comp, \instr_reg[2] , instr_reg[2], xm23_cpu, 1
instance = comp, \ID|DST[2]~feeder , ID|DST[2]~feeder, xm23_cpu, 1
instance = comp, \ID|DST[2] , ID|DST[2], xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[2] , ctrl_unit|bm_rnum[2], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux0~2 , byte_manipulator|Mux0~2, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux0~1 , byte_manipulator|Mux0~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux0~0 , byte_manipulator|Mux0~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux0~3 , byte_manipulator|Mux0~3, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[15] , byte_manipulator|dst_out[15], xm23_cpu, 1
instance = comp, \reg_file~246 , reg_file~246, xm23_cpu, 1
instance = comp, \reg_file~247 , reg_file~247, xm23_cpu, 1
instance = comp, \reg_file~248 , reg_file~248, xm23_cpu, 1
instance = comp, \reg_file[16][15] , reg_file[16][15], xm23_cpu, 1
instance = comp, \Mux80~0 , Mux80~0, xm23_cpu, 1
instance = comp, \Mux80~1 , Mux80~1, xm23_cpu, 1
instance = comp, \Mux80~2 , Mux80~2, xm23_cpu, 1
instance = comp, \Mux80~3 , Mux80~3, xm23_cpu, 1
instance = comp, \Mux80~4 , Mux80~4, xm23_cpu, 1
instance = comp, \instr_reg[15]~3 , instr_reg[15]~3, xm23_cpu, 1
instance = comp, \instr_reg[15]~feeder , instr_reg[15]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[15] , instr_reg[15], xm23_cpu, 1
instance = comp, \ID|Mux26~2 , ID|Mux26~2, xm23_cpu, 1
instance = comp, \ID|Mux26~3 , ID|Mux26~3, xm23_cpu, 1
instance = comp, \ID|Equal1~1 , ID|Equal1~1, xm23_cpu, 1
instance = comp, \ID|Equal1~0 , ID|Equal1~0, xm23_cpu, 1
instance = comp, \ID|Equal1~2 , ID|Equal1~2, xm23_cpu, 1
instance = comp, \ID|Mux26~6 , ID|Mux26~6, xm23_cpu, 1
instance = comp, \ID|Mux26~4 , ID|Mux26~4, xm23_cpu, 1
instance = comp, \ID|Mux26~5 , ID|Mux26~5, xm23_cpu, 1
instance = comp, \ID|OP[5] , ID|OP[5], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector41~0 , ctrl_unit|Selector41~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector41~1 , ctrl_unit|Selector41~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector32~12 , ctrl_unit|Selector32~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~3 , ctrl_unit|Selector40~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~1 , ctrl_unit|Selector40~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector41~2 , ctrl_unit|Selector41~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector41~3 , ctrl_unit|Selector41~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector43~0 , ctrl_unit|Selector43~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector43~1 , ctrl_unit|Selector43~1, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~23 , ctrl_unit|data_bus_ctrl~23, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[1] , ctrl_unit|data_bus_ctrl[1], xm23_cpu, 1
instance = comp, \reg_file~18 , reg_file~18, xm23_cpu, 1
instance = comp, \reg_file~38 , reg_file~38, xm23_cpu, 1
instance = comp, \reg_file~74 , reg_file~74, xm23_cpu, 1
instance = comp, \reg_file[2][5] , reg_file[2][5], xm23_cpu, 1
instance = comp, \Mux42~2 , Mux42~2, xm23_cpu, 1
instance = comp, \Mux42~3 , Mux42~3, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux2~1 , byte_manipulator|Mux2~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux2~2 , byte_manipulator|Mux2~2, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux2~0 , byte_manipulator|Mux2~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux2~3 , byte_manipulator|Mux2~3, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[13] , byte_manipulator|dst_out[13], xm23_cpu, 1
instance = comp, \reg_file~200 , reg_file~200, xm23_cpu, 1
instance = comp, \reg_file~201 , reg_file~201, xm23_cpu, 1
instance = comp, \reg_file~202 , reg_file~202, xm23_cpu, 1
instance = comp, \reg_file[16][13] , reg_file[16][13], xm23_cpu, 1
instance = comp, \Mux82~0 , Mux82~0, xm23_cpu, 1
instance = comp, \Mux82~1 , Mux82~1, xm23_cpu, 1
instance = comp, \Mux82~2 , Mux82~2, xm23_cpu, 1
instance = comp, \Mux82~3 , Mux82~3, xm23_cpu, 1
instance = comp, \Mux82~4 , Mux82~4, xm23_cpu, 1
instance = comp, \instr_reg[13]~1 , instr_reg[13]~1, xm23_cpu, 1
instance = comp, \instr_reg[13]~feeder , instr_reg[13]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[13] , instr_reg[13], xm23_cpu, 1
instance = comp, \ID|Mux27~0 , ID|Mux27~0, xm23_cpu, 1
instance = comp, \ID|Mux27~1 , ID|Mux27~1, xm23_cpu, 1
instance = comp, \ID|Mux27~2 , ID|Mux27~2, xm23_cpu, 1
instance = comp, \ID|OP~0 , ID|OP~0, xm23_cpu, 1
instance = comp, \ID|Mux27~3 , ID|Mux27~3, xm23_cpu, 1
instance = comp, \ID|Mux27~4 , ID|Mux27~4, xm23_cpu, 1
instance = comp, \ID|Mux27~5 , ID|Mux27~5, xm23_cpu, 1
instance = comp, \ID|Mux27~6 , ID|Mux27~6, xm23_cpu, 1
instance = comp, \ID|Mux27~7 , ID|Mux27~7, xm23_cpu, 1
instance = comp, \ID|Mux27~8 , ID|Mux27~8, xm23_cpu, 1
instance = comp, \ID|OP[3] , ID|OP[3], xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst~4 , ctrl_unit|cpucycle_rst~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector122~4 , ctrl_unit|Selector122~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector122~5 , ctrl_unit|Selector122~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector122~6 , ctrl_unit|Selector122~6, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~9 , ctrl_unit|data_bus_ctrl~9, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~2 , ctrl_unit|data_bus_ctrl~2, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~3 , ctrl_unit|data_bus_ctrl~3, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~4 , ctrl_unit|data_bus_ctrl~4, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~10 , ctrl_unit|data_bus_ctrl~10, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[5] , ctrl_unit|data_bus_ctrl[5], xm23_cpu, 1
instance = comp, \reg_file~13 , reg_file~13, xm23_cpu, 1
instance = comp, \reg_file~223 , reg_file~223, xm23_cpu, 1
instance = comp, \reg_file~224 , reg_file~224, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux4~0 , byte_manipulator|Mux4~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux4~2 , byte_manipulator|Mux4~2, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux4~1 , byte_manipulator|Mux4~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux4~3 , byte_manipulator|Mux4~3, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[11] , byte_manipulator|dst_out[11], xm23_cpu, 1
instance = comp, \reg_file~225 , reg_file~225, xm23_cpu, 1
instance = comp, \reg_file[16][11]~feeder , reg_file[16][11]~feeder, xm23_cpu, 1
instance = comp, \reg_file[16][11] , reg_file[16][11], xm23_cpu, 1
instance = comp, \Mux84~2 , Mux84~2, xm23_cpu, 1
instance = comp, \Mux84~3 , Mux84~3, xm23_cpu, 1
instance = comp, \Mux84~0 , Mux84~0, xm23_cpu, 1
instance = comp, \Mux84~1 , Mux84~1, xm23_cpu, 1
instance = comp, \Mux84~4 , Mux84~4, xm23_cpu, 1
instance = comp, \instr_reg[11]~7 , instr_reg[11]~7, xm23_cpu, 1
instance = comp, \instr_reg[11]~feeder , instr_reg[11]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[11] , instr_reg[11], xm23_cpu, 1
instance = comp, \ID|Mux28~0 , ID|Mux28~0, xm23_cpu, 1
instance = comp, \ID|OP~1 , ID|OP~1, xm23_cpu, 1
instance = comp, \ID|OP~2 , ID|OP~2, xm23_cpu, 1
instance = comp, \ID|OP~3 , ID|OP~3, xm23_cpu, 1
instance = comp, \ID|OP~4 , ID|OP~4, xm23_cpu, 1
instance = comp, \ID|OP~5 , ID|OP~5, xm23_cpu, 1
instance = comp, \ID|OP[4] , ID|OP[4], xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[2] , ctrl_unit|bm_op[2], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux5~1 , byte_manipulator|Mux5~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux5~2 , byte_manipulator|Mux5~2, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux5~0 , byte_manipulator|Mux5~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux5~3 , byte_manipulator|Mux5~3, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[10] , byte_manipulator|dst_out[10], xm23_cpu, 1
instance = comp, \reg_file~154 , reg_file~154, xm23_cpu, 1
instance = comp, \reg_file[16][10] , reg_file[16][10], xm23_cpu, 1
instance = comp, \Mux85~0 , Mux85~0, xm23_cpu, 1
instance = comp, \Mux85~1 , Mux85~1, xm23_cpu, 1
instance = comp, \Mux85~2 , Mux85~2, xm23_cpu, 1
instance = comp, \Mux85~3 , Mux85~3, xm23_cpu, 1
instance = comp, \Mux85~4 , Mux85~4, xm23_cpu, 1
instance = comp, \instr_reg[10]~11 , instr_reg[10]~11, xm23_cpu, 1
instance = comp, \instr_reg[10] , instr_reg[10], xm23_cpu, 1
instance = comp, \ID|Mux28~9 , ID|Mux28~9, xm23_cpu, 1
instance = comp, \ID|Mux28~10 , ID|Mux28~10, xm23_cpu, 1
instance = comp, \ID|Mux16~0 , ID|Mux16~0, xm23_cpu, 1
instance = comp, \ID|Mux16~1 , ID|Mux16~1, xm23_cpu, 1
instance = comp, \ID|Mux16~2 , ID|Mux16~2, xm23_cpu, 1
instance = comp, \ID|Mux16~3 , ID|Mux16~3, xm23_cpu, 1
instance = comp, \ID|Mux16~4 , ID|Mux16~4, xm23_cpu, 1
instance = comp, \ID|Mux28~11 , ID|Mux28~11, xm23_cpu, 1
instance = comp, \ID|Mux28~12 , ID|Mux28~12, xm23_cpu, 1
instance = comp, \ID|OP[2]~feeder , ID|OP[2]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[14]~_wirecell , instr_reg[14]~_wirecell, xm23_cpu, 1
instance = comp, \ID|OP[2] , ID|OP[2], xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr15~1 , ctrl_unit|WideOr15~1, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr15~0 , ctrl_unit|WideOr15~0, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[0]~0 , ctrl_unit|bm_rnum[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|enables[12]~feeder , ctrl_unit|enables[12]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|enables[12] , ctrl_unit|enables[12], xm23_cpu, 1
instance = comp, \ctrl_unit|enables[12]~clkctrl , ctrl_unit|enables[12]~clkctrl, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux1~1 , byte_manipulator|Mux1~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux1~0 , byte_manipulator|Mux1~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux1~2 , byte_manipulator|Mux1~2, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux1~3 , byte_manipulator|Mux1~3, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[14] , byte_manipulator|dst_out[14], xm23_cpu, 1
instance = comp, \reg_file~236 , reg_file~236, xm23_cpu, 1
instance = comp, \reg_file[16][14] , reg_file[16][14], xm23_cpu, 1
instance = comp, \Mux81~0 , Mux81~0, xm23_cpu, 1
instance = comp, \Mux81~1 , Mux81~1, xm23_cpu, 1
instance = comp, \Mux81~2 , Mux81~2, xm23_cpu, 1
instance = comp, \Mux81~3 , Mux81~3, xm23_cpu, 1
instance = comp, \Mux81~4 , Mux81~4, xm23_cpu, 1
instance = comp, \instr_reg[14]~2 , instr_reg[14]~2, xm23_cpu, 1
instance = comp, \instr_reg[14]~feeder , instr_reg[14]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[14] , instr_reg[14], xm23_cpu, 1
instance = comp, \ID|Mux28~7 , ID|Mux28~7, xm23_cpu, 1
instance = comp, \ID|Mux10~4 , ID|Mux10~4, xm23_cpu, 1
instance = comp, \ID|Mux10~3 , ID|Mux10~3, xm23_cpu, 1
instance = comp, \ID|Mux10~5 , ID|Mux10~5, xm23_cpu, 1
instance = comp, \ID|Mux17~1 , ID|Mux17~1, xm23_cpu, 1
instance = comp, \ID|Mux10~2 , ID|Mux10~2, xm23_cpu, 1
instance = comp, \ID|Mux17~2 , ID|Mux17~2, xm23_cpu, 1
instance = comp, \ID|Mux17~0 , ID|Mux17~0, xm23_cpu, 1
instance = comp, \ID|Mux17~3 , ID|Mux17~3, xm23_cpu, 1
instance = comp, \ID|Mux28~8 , ID|Mux28~8, xm23_cpu, 1
instance = comp, \ID|OP[1]~feeder , ID|OP[1]~feeder, xm23_cpu, 1
instance = comp, \ID|OP[1] , ID|OP[1], xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr43~2 , ctrl_unit|WideOr43~2, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst~0 , ctrl_unit|cpucycle_rst~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst~1 , ctrl_unit|cpucycle_rst~1, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst~2 , ctrl_unit|cpucycle_rst~2, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst~5 , ctrl_unit|cpucycle_rst~5, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr43~3 , ctrl_unit|WideOr43~3, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst~3 , ctrl_unit|cpucycle_rst~3, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst~6 , ctrl_unit|cpucycle_rst~6, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst~7 , ctrl_unit|cpucycle_rst~7, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst~8 , ctrl_unit|cpucycle_rst~8, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst~9 , ctrl_unit|cpucycle_rst~9, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst , ctrl_unit|cpucycle_rst, xm23_cpu, 1
instance = comp, \ctrl_unit|step~5 , ctrl_unit|step~5, xm23_cpu, 1
instance = comp, \ctrl_unit|step[3] , ctrl_unit|step[3], xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~15 , ctrl_unit|cpucycle~15, xm23_cpu, 1
instance = comp, \ctrl_unit|step~6 , ctrl_unit|step~6, xm23_cpu, 1
instance = comp, \ctrl_unit|step[6] , ctrl_unit|step[6], xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~14 , ctrl_unit|cpucycle~14, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~16 , ctrl_unit|cpucycle~16, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~28 , ctrl_unit|cpucycle~28, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0111 , ctrl_unit|cpucycle.0111, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4]~10 , ctrl_unit|dbus_rnum_src[4]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4]~11 , ctrl_unit|dbus_rnum_src[4]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4]~12 , ctrl_unit|dbus_rnum_src[4]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4]~13 , ctrl_unit|dbus_rnum_src[4]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4]~14 , ctrl_unit|dbus_rnum_src[4]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4]~15 , ctrl_unit|dbus_rnum_src[4]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4]~16 , ctrl_unit|dbus_rnum_src[4]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4]~17 , ctrl_unit|dbus_rnum_src[4]~17, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4] , ctrl_unit|dbus_rnum_src[4], xm23_cpu, 1
instance = comp, \Mux90~2 , Mux90~2, xm23_cpu, 1
instance = comp, \Mux90~3 , Mux90~3, xm23_cpu, 1
instance = comp, \Mux90~0 , Mux90~0, xm23_cpu, 1
instance = comp, \Mux90~1 , Mux90~1, xm23_cpu, 1
instance = comp, \Mux90~4 , Mux90~4, xm23_cpu, 1
instance = comp, \instr_reg[5]~4 , instr_reg[5]~4, xm23_cpu, 1
instance = comp, \instr_reg[5]~feeder , instr_reg[5]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[5] , instr_reg[5], xm23_cpu, 1
instance = comp, \ID|T[2] , ID|T[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[5]~8 , ctrl_unit|cex_state[5]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[5]~9 , ctrl_unit|cex_state[5]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[5] , ctrl_unit|cex_state[5], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~0 , ctrl_unit|Selector130~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[4]~0 , ctrl_unit|cex_state[4]~0, xm23_cpu, 1
instance = comp, \ID|T[1] , ID|T[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[4] , ctrl_unit|cex_state[4], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~7 , ctrl_unit|cex_state~7, xm23_cpu, 1
instance = comp, \ID|T[0]~feeder , ID|T[0]~feeder, xm23_cpu, 1
instance = comp, \ID|T[0] , ID|T[0], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[3] , ctrl_unit|cex_state[3], xm23_cpu, 1
instance = comp, \ctrl_unit|LessThan0~0 , ctrl_unit|LessThan0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector132~0 , ctrl_unit|Selector132~0, xm23_cpu, 1
instance = comp, \ID|F[2]~feeder , ID|F[2]~feeder, xm23_cpu, 1
instance = comp, \ID|F[2] , ID|F[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[2] , ctrl_unit|cex_state[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~10 , ctrl_unit|cex_state~10, xm23_cpu, 1
instance = comp, \ID|F[0]~feeder , ID|F[0]~feeder, xm23_cpu, 1
instance = comp, \ID|F[0] , ID|F[0], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[0] , ctrl_unit|cex_state[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Add1~0 , ctrl_unit|Add1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[1]~1 , ctrl_unit|cex_state[1]~1, xm23_cpu, 1
instance = comp, \ID|F[1]~feeder , ID|F[1]~feeder, xm23_cpu, 1
instance = comp, \ID|F[1] , ID|F[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[1] , ctrl_unit|cex_state[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~6 , ctrl_unit|cex_state~6, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[7]~12 , ctrl_unit|cex_state[7]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[7]~13 , ctrl_unit|cex_state[7]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[7]~14 , ctrl_unit|cex_state[7]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[7]~15 , ctrl_unit|cex_state[7]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[7] , ctrl_unit|cex_state[7], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[6]~16 , ctrl_unit|cex_state[6]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[6]~11 , ctrl_unit|cex_state[6]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[6] , ctrl_unit|cex_state[6], xm23_cpu, 1
instance = comp, \ctrl_unit|always1~1 , ctrl_unit|always1~1, xm23_cpu, 1
instance = comp, \ctrl_unit|enables~0 , ctrl_unit|enables~0, xm23_cpu, 1
instance = comp, \ctrl_unit|enables[14] , ctrl_unit|enables[14], xm23_cpu, 1
instance = comp, \ctrl_unit|enables[14]~clkctrl , ctrl_unit|enables[14]~clkctrl, xm23_cpu, 1
instance = comp, \ID|Mux28~1 , ID|Mux28~1, xm23_cpu, 1
instance = comp, \ID|Mux28~2 , ID|Mux28~2, xm23_cpu, 1
instance = comp, \ID|Mux28~3 , ID|Mux28~3, xm23_cpu, 1
instance = comp, \ID|Mux28~4 , ID|Mux28~4, xm23_cpu, 1
instance = comp, \ID|Mux28~5 , ID|Mux28~5, xm23_cpu, 1
instance = comp, \ID|Mux28~13 , ID|Mux28~13, xm23_cpu, 1
instance = comp, \ID|Mux28~14 , ID|Mux28~14, xm23_cpu, 1
instance = comp, \ID|Mux28~6 , ID|Mux28~6, xm23_cpu, 1
instance = comp, \ID|OP[0]~feeder , ID|OP[0]~feeder, xm23_cpu, 1
instance = comp, \ID|OP[0] , ID|OP[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder0~6 , ctrl_unit|Decoder0~6, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~11 , ctrl_unit|data_bus_ctrl~11, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~27 , ctrl_unit|data_bus_ctrl~27, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~13 , ctrl_unit|data_bus_ctrl~13, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[3] , ctrl_unit|data_bus_ctrl[3], xm23_cpu, 1
instance = comp, \reg_file~16 , reg_file~16, xm23_cpu, 1
instance = comp, \reg_file~36 , reg_file~36, xm23_cpu, 1
instance = comp, \reg_file~73 , reg_file~73, xm23_cpu, 1
instance = comp, \reg_file[7][5] , reg_file[7][5], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~2 , ctrl_unit|Equal0~2, xm23_cpu, 1
instance = comp, \bkpnt[6] , bkpnt[6], xm23_cpu, 1
instance = comp, \bkpnt[7] , bkpnt[7], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~3 , ctrl_unit|Equal0~3, xm23_cpu, 1
instance = comp, \bkpnt[2] , bkpnt[2], xm23_cpu, 1
instance = comp, \bkpnt[3] , bkpnt[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~1 , ctrl_unit|Equal0~1, xm23_cpu, 1
instance = comp, \bkpnt[0] , bkpnt[0], xm23_cpu, 1
instance = comp, \bkpnt[1] , bkpnt[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~0 , ctrl_unit|Equal0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~4 , ctrl_unit|Equal0~4, xm23_cpu, 1
instance = comp, \ctrl_unit|brkpnt_set~1 , ctrl_unit|brkpnt_set~1, xm23_cpu, 1
instance = comp, \ctrl_unit|brkpnt_set , ctrl_unit|brkpnt_set, xm23_cpu, 1
instance = comp, \ctrl_unit|brkpnt_set~0 , ctrl_unit|brkpnt_set~0, xm23_cpu, 1
instance = comp, \ID|PSWb[3]~feeder , ID|PSWb[3]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[3] , ID|PSWb[3], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~0 , ctrl_unit|psw~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~1 , ctrl_unit|psw~1, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[3] , ctrl_unit|psw[3], xm23_cpu, 1
instance = comp, \data_viewer|data[3]~44 , data_viewer|data[3]~44, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~45 , data_viewer|data[3]~45, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~41 , data_viewer|data[3]~41, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~42 , data_viewer|data[3]~42, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~39 , data_viewer|data[3]~39, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~40 , data_viewer|data[3]~40, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~43 , data_viewer|data[3]~43, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~37 , data_viewer|data[3]~37, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~38 , data_viewer|data[3]~38, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~46 , data_viewer|data[3]~46, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~47 , data_viewer|data[3]~47, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~48 , data_viewer|data[3]~48, xm23_cpu, 1
instance = comp, \data_viewer|view_mode[1] , data_viewer|view_mode[1], xm23_cpu, 1
instance = comp, \data_viewer|data[0]~12 , data_viewer|data[0]~12, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~12clkctrl , data_viewer|data[0]~12clkctrl, xm23_cpu, 1
instance = comp, \data_viewer|data[3] , data_viewer|data[3], xm23_cpu, 1
instance = comp, \data_viewer|data[1]~13 , data_viewer|data[1]~13, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~14 , data_viewer|data[1]~14, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~20 , data_viewer|data[1]~20, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~21 , data_viewer|data[1]~21, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~17 , data_viewer|data[1]~17, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~18 , data_viewer|data[1]~18, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~15 , data_viewer|data[1]~15, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~16 , data_viewer|data[1]~16, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~19 , data_viewer|data[1]~19, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~22 , data_viewer|data[1]~22, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~23 , data_viewer|data[1]~23, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~24 , data_viewer|data[1]~24, xm23_cpu, 1
instance = comp, \data_viewer|data[1] , data_viewer|data[1], xm23_cpu, 1
instance = comp, \data_viewer|data[0]~0 , data_viewer|data[0]~0, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~1 , data_viewer|data[0]~1, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~7 , data_viewer|data[0]~7, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~8 , data_viewer|data[0]~8, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~2 , data_viewer|data[0]~2, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~3 , data_viewer|data[0]~3, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~4 , data_viewer|data[0]~4, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~5 , data_viewer|data[0]~5, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~6 , data_viewer|data[0]~6, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~9 , data_viewer|data[0]~9, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~10 , data_viewer|data[0]~10, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~11 , data_viewer|data[0]~11, xm23_cpu, 1
instance = comp, \data_viewer|data[0] , data_viewer|data[0], xm23_cpu, 1
instance = comp, \data_viewer|data[2]~25 , data_viewer|data[2]~25, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~26 , data_viewer|data[2]~26, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~32 , data_viewer|data[2]~32, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~33 , data_viewer|data[2]~33, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~27 , data_viewer|data[2]~27, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~28 , data_viewer|data[2]~28, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~29 , data_viewer|data[2]~29, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~30 , data_viewer|data[2]~30, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~31 , data_viewer|data[2]~31, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~34 , data_viewer|data[2]~34, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~35 , data_viewer|data[2]~35, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~36 , data_viewer|data[2]~36, xm23_cpu, 1
instance = comp, \data_viewer|data[2] , data_viewer|data[2], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr6~0 , data_viewer|decode1|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[0] , data_viewer|decode1|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr5~0 , data_viewer|decode1|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[1] , data_viewer|decode1|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr4~0 , data_viewer|decode1|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[2] , data_viewer|decode1|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr3~0 , data_viewer|decode1|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[3] , data_viewer|decode1|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr2~0 , data_viewer|decode1|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[4] , data_viewer|decode1|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr1~0 , data_viewer|decode1|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[5] , data_viewer|decode1|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr0~0 , data_viewer|decode1|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[6] , data_viewer|decode1|HEX0[6], xm23_cpu, 1
instance = comp, \ID|PR[0]~0 , ID|PR[0]~0, xm23_cpu, 1
instance = comp, \ID|PR[2] , ID|PR[2], xm23_cpu, 1
instance = comp, \psw_in[7]~feeder , psw_in[7]~feeder, xm23_cpu, 1
instance = comp, \psw_in[7] , psw_in[7], xm23_cpu, 1
instance = comp, \ID|PR[0]~feeder , ID|PR[0]~feeder, xm23_cpu, 1
instance = comp, \ID|PR[0] , ID|PR[0], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~10 , ctrl_unit|psw~10, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[5] , ctrl_unit|psw[5], xm23_cpu, 1
instance = comp, \psw_in[5]~feeder , psw_in[5]~feeder, xm23_cpu, 1
instance = comp, \psw_in[5] , psw_in[5], xm23_cpu, 1
instance = comp, \ID|PR[1] , ID|PR[1], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~11 , ctrl_unit|psw~11, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[6] , ctrl_unit|psw[6], xm23_cpu, 1
instance = comp, \psw_in[6] , psw_in[6], xm23_cpu, 1
instance = comp, \ctrl_unit|LessThan3~0 , ctrl_unit|LessThan3~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~7 , ctrl_unit|psw~7, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~8 , ctrl_unit|psw~8, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~9 , ctrl_unit|psw~9, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~12 , ctrl_unit|psw~12, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[7] , ctrl_unit|psw[7], xm23_cpu, 1
instance = comp, \data_viewer|data[7]~92 , data_viewer|data[7]~92, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~93 , data_viewer|data[7]~93, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~89 , data_viewer|data[7]~89, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~90 , data_viewer|data[7]~90, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~87 , data_viewer|data[7]~87, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~88 , data_viewer|data[7]~88, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~91 , data_viewer|data[7]~91, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~85 , data_viewer|data[7]~85, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~86 , data_viewer|data[7]~86, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~94 , data_viewer|data[7]~94, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~95 , data_viewer|data[7]~95, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~96 , data_viewer|data[7]~96, xm23_cpu, 1
instance = comp, \data_viewer|data[7] , data_viewer|data[7], xm23_cpu, 1
instance = comp, \data_viewer|data[6]~80 , data_viewer|data[6]~80, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~81 , data_viewer|data[6]~81, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~73 , data_viewer|data[6]~73, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~74 , data_viewer|data[6]~74, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~77 , data_viewer|data[6]~77, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~78 , data_viewer|data[6]~78, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~75 , data_viewer|data[6]~75, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~76 , data_viewer|data[6]~76, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~79 , data_viewer|data[6]~79, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~82 , data_viewer|data[6]~82, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~83 , data_viewer|data[6]~83, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~84 , data_viewer|data[6]~84, xm23_cpu, 1
instance = comp, \data_viewer|data[6] , data_viewer|data[6], xm23_cpu, 1
instance = comp, \data_viewer|data[5]~68 , data_viewer|data[5]~68, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~69 , data_viewer|data[5]~69, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~61 , data_viewer|data[5]~61, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~62 , data_viewer|data[5]~62, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~63 , data_viewer|data[5]~63, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~64 , data_viewer|data[5]~64, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~65 , data_viewer|data[5]~65, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~66 , data_viewer|data[5]~66, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~67 , data_viewer|data[5]~67, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~70 , data_viewer|data[5]~70, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~71 , data_viewer|data[5]~71, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~72 , data_viewer|data[5]~72, xm23_cpu, 1
instance = comp, \data_viewer|data[5] , data_viewer|data[5], xm23_cpu, 1
instance = comp, \data_viewer|data[4]~49 , data_viewer|data[4]~49, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~50 , data_viewer|data[4]~50, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~56 , data_viewer|data[4]~56, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~57 , data_viewer|data[4]~57, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~51 , data_viewer|data[4]~51, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~52 , data_viewer|data[4]~52, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~53 , data_viewer|data[4]~53, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~54 , data_viewer|data[4]~54, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~55 , data_viewer|data[4]~55, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~58 , data_viewer|data[4]~58, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~59 , data_viewer|data[4]~59, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~60 , data_viewer|data[4]~60, xm23_cpu, 1
instance = comp, \data_viewer|data[4] , data_viewer|data[4], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr6~0 , data_viewer|decode2|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[0] , data_viewer|decode2|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr5~0 , data_viewer|decode2|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[1] , data_viewer|decode2|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr4~0 , data_viewer|decode2|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[2] , data_viewer|decode2|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr3~0 , data_viewer|decode2|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[3] , data_viewer|decode2|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr2~0 , data_viewer|decode2|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[4] , data_viewer|decode2|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr1~0 , data_viewer|decode2|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[5] , data_viewer|decode2|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr0~0 , data_viewer|decode2|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[6] , data_viewer|decode2|HEX0[6], xm23_cpu, 1
instance = comp, \data_viewer|data[8]~97 , data_viewer|data[8]~97, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~120 , data_viewer|data[10]~120, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~121 , data_viewer|data[10]~121, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~122 , data_viewer|data[10]~122, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~123 , data_viewer|data[10]~123, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~124 , data_viewer|data[10]~124, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~127 , data_viewer|data[10]~127, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~128 , data_viewer|data[10]~128, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~125 , data_viewer|data[10]~125, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~126 , data_viewer|data[10]~126, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~129 , data_viewer|data[10]~129, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~130 , data_viewer|data[10]~130, xm23_cpu, 1
instance = comp, \data_viewer|data[10] , data_viewer|data[10], xm23_cpu, 1
instance = comp, \data_viewer|data[9]~116 , data_viewer|data[9]~116, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~117 , data_viewer|data[9]~117, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~114 , data_viewer|data[9]~114, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~115 , data_viewer|data[9]~115, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~118 , data_viewer|data[9]~118, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~111 , data_viewer|data[9]~111, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~112 , data_viewer|data[9]~112, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~109 , data_viewer|data[9]~109, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~110 , data_viewer|data[9]~110, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~113 , data_viewer|data[9]~113, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~119 , data_viewer|data[9]~119, xm23_cpu, 1
instance = comp, \data_viewer|data[9] , data_viewer|data[9], xm23_cpu, 1
instance = comp, \data_viewer|data[8]~100 , data_viewer|data[8]~100, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~101 , data_viewer|data[8]~101, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~98 , data_viewer|data[8]~98, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~99 , data_viewer|data[8]~99, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~102 , data_viewer|data[8]~102, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~103 , data_viewer|data[8]~103, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~104 , data_viewer|data[8]~104, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~105 , data_viewer|data[8]~105, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~106 , data_viewer|data[8]~106, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~107 , data_viewer|data[8]~107, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~108 , data_viewer|data[8]~108, xm23_cpu, 1
instance = comp, \data_viewer|data[8] , data_viewer|data[8], xm23_cpu, 1
instance = comp, \data_viewer|data[11]~131 , data_viewer|data[11]~131, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~132 , data_viewer|data[11]~132, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~133 , data_viewer|data[11]~133, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~134 , data_viewer|data[11]~134, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~135 , data_viewer|data[11]~135, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~138 , data_viewer|data[11]~138, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~139 , data_viewer|data[11]~139, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~136 , data_viewer|data[11]~136, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~137 , data_viewer|data[11]~137, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~140 , data_viewer|data[11]~140, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~141 , data_viewer|data[11]~141, xm23_cpu, 1
instance = comp, \data_viewer|data[11] , data_viewer|data[11], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr6~0 , data_viewer|decode3|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[0] , data_viewer|decode3|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr5~0 , data_viewer|decode3|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[1] , data_viewer|decode3|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr4~0 , data_viewer|decode3|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[2] , data_viewer|decode3|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr3~0 , data_viewer|decode3|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[3] , data_viewer|decode3|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr2~0 , data_viewer|decode3|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[4] , data_viewer|decode3|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr1~0 , data_viewer|decode3|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[5] , data_viewer|decode3|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr0~0 , data_viewer|decode3|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[6] , data_viewer|decode3|HEX0[6], xm23_cpu, 1
instance = comp, \data_viewer|data[12]~144 , data_viewer|data[12]~144, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~145 , data_viewer|data[12]~145, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~142 , data_viewer|data[12]~142, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~143 , data_viewer|data[12]~143, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~146 , data_viewer|data[12]~146, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~147 , data_viewer|data[12]~147, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~148 , data_viewer|data[12]~148, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~149 , data_viewer|data[12]~149, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~150 , data_viewer|data[12]~150, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~151 , data_viewer|data[12]~151, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~152 , data_viewer|data[12]~152, xm23_cpu, 1
instance = comp, \data_viewer|data[12] , data_viewer|data[12], xm23_cpu, 1
instance = comp, \psw_in[13] , psw_in[13], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[13]~feeder , ctrl_unit|psw[13]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[13] , ctrl_unit|psw[13], xm23_cpu, 1
instance = comp, \data_viewer|data[13]~155 , data_viewer|data[13]~155, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~156 , data_viewer|data[13]~156, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~157 , data_viewer|data[13]~157, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~158 , data_viewer|data[13]~158, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~159 , data_viewer|data[13]~159, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~160 , data_viewer|data[13]~160, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~161 , data_viewer|data[13]~161, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~153 , data_viewer|data[13]~153, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~154 , data_viewer|data[13]~154, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~162 , data_viewer|data[13]~162, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~163 , data_viewer|data[13]~163, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~164 , data_viewer|data[13]~164, xm23_cpu, 1
instance = comp, \data_viewer|data[13] , data_viewer|data[13], xm23_cpu, 1
instance = comp, \data_viewer|data[14]~172 , data_viewer|data[14]~172, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~173 , data_viewer|data[14]~173, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~167 , data_viewer|data[14]~167, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~168 , data_viewer|data[14]~168, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~169 , data_viewer|data[14]~169, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~170 , data_viewer|data[14]~170, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~171 , data_viewer|data[14]~171, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~165 , data_viewer|data[14]~165, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~166 , data_viewer|data[14]~166, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~174 , data_viewer|data[14]~174, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~175 , data_viewer|data[14]~175, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~176 , data_viewer|data[14]~176, xm23_cpu, 1
instance = comp, \data_viewer|data[14] , data_viewer|data[14], xm23_cpu, 1
instance = comp, \data_viewer|data[15]~179 , data_viewer|data[15]~179, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~180 , data_viewer|data[15]~180, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~177 , data_viewer|data[15]~177, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~178 , data_viewer|data[15]~178, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~181 , data_viewer|data[15]~181, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~184 , data_viewer|data[15]~184, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~185 , data_viewer|data[15]~185, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~182 , data_viewer|data[15]~182, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~183 , data_viewer|data[15]~183, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~186 , data_viewer|data[15]~186, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~187 , data_viewer|data[15]~187, xm23_cpu, 1
instance = comp, \data_viewer|data[15] , data_viewer|data[15], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr6~0 , data_viewer|decode4|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[0] , data_viewer|decode4|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr5~0 , data_viewer|decode4|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[1] , data_viewer|decode4|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr4~0 , data_viewer|decode4|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[2] , data_viewer|decode4|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr3~0 , data_viewer|decode4|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[3] , data_viewer|decode4|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr2~0 , data_viewer|decode4|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[4] , data_viewer|decode4|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr1~0 , data_viewer|decode4|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[5] , data_viewer|decode4|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr0~0 , data_viewer|decode4|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[6] , data_viewer|decode4|HEX0[6], xm23_cpu, 1
instance = comp, \decode5|WideOr6~0 , decode5|WideOr6~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[0] , decode5|HEX0[0], xm23_cpu, 1
instance = comp, \decode5|WideOr5~0 , decode5|WideOr5~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[1] , decode5|HEX0[1], xm23_cpu, 1
instance = comp, \decode5|WideOr4~0 , decode5|WideOr4~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[2] , decode5|HEX0[2], xm23_cpu, 1
instance = comp, \decode5|WideOr3~0 , decode5|WideOr3~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[3] , decode5|HEX0[3], xm23_cpu, 1
instance = comp, \decode5|WideOr2~0 , decode5|WideOr2~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[4] , decode5|HEX0[4], xm23_cpu, 1
instance = comp, \decode5|WideOr1~0 , decode5|WideOr1~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[5] , decode5|HEX0[5], xm23_cpu, 1
instance = comp, \decode5|WideOr0~0 , decode5|WideOr0~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[6] , decode5|HEX0[6], xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr3~0 , ctrl_unit|WideOr3~0, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr4 , ctrl_unit|WideOr4, xm23_cpu, 1
instance = comp, \decode6|WideOr6~0 , decode6|WideOr6~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[0] , decode6|HEX0[0], xm23_cpu, 1
instance = comp, \decode6|WideOr5~0 , decode6|WideOr5~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[1] , decode6|HEX0[1], xm23_cpu, 1
instance = comp, \decode6|Decoder0~0 , decode6|Decoder0~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[2] , decode6|HEX0[2], xm23_cpu, 1
instance = comp, \decode6|WideOr3~0 , decode6|WideOr3~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[3] , decode6|HEX0[3], xm23_cpu, 1
instance = comp, \decode6|WideOr2~0 , decode6|WideOr2~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[4] , decode6|HEX0[4], xm23_cpu, 1
instance = comp, \decode6|WideOr1~0 , decode6|WideOr1~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[5] , decode6|HEX0[5], xm23_cpu, 1
instance = comp, \decode6|WideOr0~0 , decode6|WideOr0~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[6] , decode6|HEX0[6], xm23_cpu, 1
instance = comp, \decode7|WideOr6~0 , decode7|WideOr6~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[0] , decode7|HEX0[0], xm23_cpu, 1
instance = comp, \decode7|WideOr5~0 , decode7|WideOr5~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[1] , decode7|HEX0[1], xm23_cpu, 1
instance = comp, \decode7|WideOr4~0 , decode7|WideOr4~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[2] , decode7|HEX0[2], xm23_cpu, 1
instance = comp, \decode7|WideOr3~0 , decode7|WideOr3~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[3] , decode7|HEX0[3], xm23_cpu, 1
instance = comp, \decode7|WideOr2~0 , decode7|WideOr2~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[4] , decode7|HEX0[4], xm23_cpu, 1
instance = comp, \decode7|WideOr1~0 , decode7|WideOr1~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[5] , decode7|HEX0[5], xm23_cpu, 1
instance = comp, \decode7|WideOr0~0 , decode7|WideOr0~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[6] , decode7|HEX0[6], xm23_cpu, 1
instance = comp, \decode8|HEX0[0]~feeder , decode8|HEX0[0]~feeder, xm23_cpu, 1
instance = comp, \decode8|HEX0[0] , decode8|HEX0[0], xm23_cpu, 1
instance = comp, \decode8|HEX0[1] , decode8|HEX0[1], xm23_cpu, 1
instance = comp, \decode8|HEX0[2]~feeder , decode8|HEX0[2]~feeder, xm23_cpu, 1
instance = comp, \decode8|HEX0[2] , decode8|HEX0[2], xm23_cpu, 1
instance = comp, \decode8|HEX0[3] , decode8|HEX0[3], xm23_cpu, 1
instance = comp, \decode8|HEX0[4] , decode8|HEX0[4], xm23_cpu, 1
instance = comp, \decode8|HEX0[5] , decode8|HEX0[5], xm23_cpu, 1
instance = comp, \decode8|HEX0[6]~feeder , decode8|HEX0[6]~feeder, xm23_cpu, 1
instance = comp, \decode8|HEX0[6] , decode8|HEX0[6], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[0] , data_viewer|LEDG[0], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[1] , data_viewer|LEDG[1], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[2]~0 , data_viewer|LEDG[2]~0, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[2]~1 , data_viewer|LEDG[2]~1, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5]~2 , data_viewer|LEDG[5]~2, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5]~2clkctrl , data_viewer|LEDG[5]~2clkctrl, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[2] , data_viewer|LEDG[2], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[3]~3 , data_viewer|LEDG[3]~3, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[3] , data_viewer|LEDG[3], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[4]~4 , data_viewer|LEDG[4]~4, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[4] , data_viewer|LEDG[4], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5]~5 , data_viewer|LEDG[5]~5, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5] , data_viewer|LEDG[5], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[0]~0 , data_viewer|LEDR[0]~0, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15]~1 , data_viewer|LEDR[15]~1, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15]~1clkctrl , data_viewer|LEDR[15]~1clkctrl, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[0] , data_viewer|LEDR[0], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[1]~2 , data_viewer|LEDR[1]~2, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[1] , data_viewer|LEDR[1], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[2]~3 , data_viewer|LEDR[2]~3, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[2] , data_viewer|LEDR[2], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[3]~4 , data_viewer|LEDR[3]~4, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[3] , data_viewer|LEDR[3], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[4]~5 , data_viewer|LEDR[4]~5, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[4] , data_viewer|LEDR[4], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[5]~6 , data_viewer|LEDR[5]~6, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[5] , data_viewer|LEDR[5], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[6]~7 , data_viewer|LEDR[6]~7, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[6] , data_viewer|LEDR[6], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[7]~8 , data_viewer|LEDR[7]~8, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[7] , data_viewer|LEDR[7], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[8]~9 , data_viewer|LEDR[8]~9, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[8] , data_viewer|LEDR[8], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[9]~10 , data_viewer|LEDR[9]~10, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[9] , data_viewer|LEDR[9], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[10]~11 , data_viewer|LEDR[10]~11, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[10] , data_viewer|LEDR[10], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[11]~12 , data_viewer|LEDR[11]~12, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[11] , data_viewer|LEDR[11], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[12]~13 , data_viewer|LEDR[12]~13, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[12] , data_viewer|LEDR[12], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[13]~14 , data_viewer|LEDR[13]~14, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[13] , data_viewer|LEDR[13], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[14]~15 , data_viewer|LEDR[14]~15, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[14] , data_viewer|LEDR[14], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15]~16 , data_viewer|LEDR[15]~16, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15] , data_viewer|LEDR[15], xm23_cpu, 1
instance = comp, \SW[16]~input , SW[16]~input, xm23_cpu, 1
instance = comp, \KEY[0]~input , KEY[0]~input, xm23_cpu, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, xm23_cpu, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
