INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_2/lab6_2_2.srcs/sources_1/imports/Vivado/lab6/lab6_2_1/lab6_2_1.srcs/sources_1/new/Counter_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_2/lab6_2_2.srcs/sources_1/imports/Vivado/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_negedge_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_negedge_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_2/lab6_2_2.srcs/sim_1/imports/sim_1/imports/lab6/GenerateClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenerateClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_2/lab6_2_2.srcs/sources_1/imports/Vivado/lab6/lab6_2_1/lab6_2_1.srcs/sources_1/new/T_ff_enable_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_2/lab6_2_2.srcs/sim_1/imports/sim_1/new/Counter_8bits_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_8bits_tb
