<dec f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='75' type='llvm::ScheduleDAGSDNodes * llvm::createHybridListDAGScheduler(llvm::SelectionDAGISel * IS, CodeGenOpt::Level )'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='71'>/// createHybridListDAGScheduler - This creates a bottom up register pressure
/// aware list scheduler that make use of latency information to avoid stalls
/// for long latency instructions in low register pressure mode. In high
/// register pressure mode it schedules to reduce register pressure.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='84' u='r'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='3155' ll='3169' type='llvm::ScheduleDAGSDNodes * llvm::createHybridListDAGScheduler(llvm::SelectionDAGISel * IS, CodeGenOpt::Level OptLevel)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='266' u='c' c='_ZN4llvm22createDefaultSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h' l='44' u='c' c='_ZN12_GLOBAL__N_119ForceCodegenLinkingC1Ev'/>
