TimeQuest Timing Analyzer report for Mod_Teste
Fri Aug 26 19:04:17 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ControlUnit:CUv03|ULAControl[1]'
 12. Slow Model Setup: 'freq_divider:comb_77|clk_out'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Setup: 'SW[15]'
 15. Slow Model Hold: 'SW[15]'
 16. Slow Model Hold: 'ControlUnit:CUv03|ULAControl[1]'
 17. Slow Model Hold: 'CLOCK_50'
 18. Slow Model Hold: 'freq_divider:comb_77|clk_out'
 19. Slow Model Minimum Pulse Width: 'SW[15]'
 20. Slow Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow Model Minimum Pulse Width: 'freq_divider:comb_77|clk_out'
 22. Slow Model Minimum Pulse Width: 'ControlUnit:CUv03|ULAControl[1]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'ControlUnit:CUv03|ULAControl[1]'
 33. Fast Model Setup: 'freq_divider:comb_77|clk_out'
 34. Fast Model Setup: 'CLOCK_50'
 35. Fast Model Setup: 'SW[15]'
 36. Fast Model Hold: 'SW[15]'
 37. Fast Model Hold: 'ControlUnit:CUv03|ULAControl[1]'
 38. Fast Model Hold: 'CLOCK_50'
 39. Fast Model Hold: 'freq_divider:comb_77|clk_out'
 40. Fast Model Minimum Pulse Width: 'CLOCK_50'
 41. Fast Model Minimum Pulse Width: 'SW[15]'
 42. Fast Model Minimum Pulse Width: 'freq_divider:comb_77|clk_out'
 43. Fast Model Minimum Pulse Width: 'ControlUnit:CUv03|ULAControl[1]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                           ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; Clock Name                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                             ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; CLOCK_50                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                        ;
; ControlUnit:CUv03|ULAControl[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ControlUnit:CUv03|ULAControl[1] } ;
; freq_divider:comb_77|clk_out    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freq_divider:comb_77|clk_out }    ;
; SW[15]                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[15] }                          ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                   ;
+-------------+-----------------+---------------------------------+-------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                      ; Note                    ;
+-------------+-----------------+---------------------------------+-------------------------+
; 118.26 MHz  ; 118.26 MHz      ; CLOCK_50                        ;                         ;
; 185.53 MHz  ; 185.53 MHz      ; freq_divider:comb_77|clk_out    ;                         ;
; 240.15 MHz  ; 128.11 MHz      ; SW[15]                          ; limit due to hold check ;
; 4424.78 MHz ; 254.58 MHz      ; ControlUnit:CUv03|ULAControl[1] ; limit due to hold check ;
+-------------+-----------------+---------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+---------------------------------+---------+---------------+
; Clock                           ; Slack   ; End Point TNS ;
+---------------------------------+---------+---------------+
; ControlUnit:CUv03|ULAControl[1] ; -12.670 ; -99.804       ;
; freq_divider:comb_77|clk_out    ; -9.688  ; -668.634      ;
; CLOCK_50                        ; -7.456  ; -301.673      ;
; SW[15]                          ; -5.664  ; -62.617       ;
+---------------------------------+---------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SW[15]                          ; -3.903 ; -43.268       ;
; ControlUnit:CUv03|ULAControl[1] ; -1.964 ; -13.238       ;
; CLOCK_50                        ; 0.391  ; 0.000         ;
; freq_divider:comb_77|clk_out    ; 0.391  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SW[15]                          ; -3.152 ; -325.838      ;
; CLOCK_50                        ; -2.000 ; -220.916      ;
; freq_divider:comb_77|clk_out    ; -0.500 ; -73.000       ;
; ControlUnit:CUv03|ULAControl[1] ; 0.500  ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ControlUnit:CUv03|ULAControl[1]'                                                                                                                                                                                            ;
+---------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                           ; To Node              ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------+--------------+------------+------------+
; -12.670 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[3] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.798     ; 5.424      ;
; -12.623 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[2] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.798     ; 5.339      ;
; -12.597 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[0] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.951     ; 5.321      ;
; -12.461 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[6] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.789     ; 5.180      ;
; -12.390 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[1] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.801     ; 5.133      ;
; -12.375 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[7] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.800     ; 5.118      ;
; -12.371 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[5] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.787     ; 5.091      ;
; -12.317 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[4] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.787     ; 5.066      ;
; -11.738 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[3] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -6.366     ; 5.424      ;
; -11.691 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[2] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -6.366     ; 5.339      ;
; -11.665 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[0] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -6.519     ; 5.321      ;
; -11.529 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[6] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -6.357     ; 5.180      ;
; -11.458 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[1] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -6.369     ; 5.133      ;
; -11.443 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[7] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -6.368     ; 5.118      ;
; -11.439 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[5] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -6.355     ; 5.091      ;
; -11.398 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.730      ; 11.672     ;
; -11.398 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.730      ; 11.672     ;
; -11.398 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.730      ; 11.672     ;
; -11.398 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.730      ; 11.672     ;
; -11.398 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.730      ; 11.672     ;
; -11.398 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.730      ; 11.672     ;
; -11.398 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.730      ; 11.672     ;
; -11.398 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.730      ; 11.672     ;
; -11.385 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[4] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -6.355     ; 5.066      ;
; -11.382 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.580      ; 11.637     ;
; -11.382 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.580      ; 11.637     ;
; -11.382 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.580      ; 11.637     ;
; -11.382 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.580      ; 11.637     ;
; -11.382 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.580      ; 11.637     ;
; -11.382 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.580      ; 11.637     ;
; -11.382 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.580      ; 11.637     ;
; -11.382 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.580      ; 11.637     ;
; -11.003 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 11.288     ;
; -11.003 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 11.288     ;
; -11.003 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 11.288     ;
; -11.003 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 11.288     ;
; -11.003 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 11.288     ;
; -11.003 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 11.288     ;
; -11.003 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 11.288     ;
; -11.003 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 11.288     ;
; -10.794 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.742      ; 11.044     ;
; -10.794 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.742      ; 11.044     ;
; -10.794 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.742      ; 11.044     ;
; -10.794 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.742      ; 11.044     ;
; -10.794 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.742      ; 11.044     ;
; -10.794 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.742      ; 11.044     ;
; -10.794 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.742      ; 11.044     ;
; -10.794 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.742      ; 11.044     ;
; -10.708 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.731      ; 10.982     ;
; -10.708 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.731      ; 10.982     ;
; -10.708 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.731      ; 10.982     ;
; -10.708 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.731      ; 10.982     ;
; -10.708 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.731      ; 10.982     ;
; -10.708 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.731      ; 10.982     ;
; -10.708 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.731      ; 10.982     ;
; -10.708 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.731      ; 10.982     ;
; -10.704 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.955     ;
; -10.704 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.955     ;
; -10.704 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.955     ;
; -10.704 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.955     ;
; -10.704 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.955     ;
; -10.704 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.955     ;
; -10.704 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.955     ;
; -10.704 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.955     ;
; -10.650 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.930     ;
; -10.650 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.930     ;
; -10.650 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.930     ;
; -10.650 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.930     ;
; -10.650 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.930     ;
; -10.650 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.930     ;
; -10.650 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.930     ;
; -10.650 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.744      ; 10.930     ;
; -10.640 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 10.887     ;
; -10.640 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 10.887     ;
; -10.640 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 10.887     ;
; -10.640 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 10.887     ;
; -10.640 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 10.887     ;
; -10.640 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 10.887     ;
; -10.640 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 10.887     ;
; -10.640 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.733      ; 10.887     ;
; -10.631 ; ControlUnit:CUv03|ULAControl[2]                                                                                     ; ULA:ULAv03|result[3] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -4.654     ; 5.529      ;
; -10.584 ; ControlUnit:CUv03|ULAControl[2]                                                                                     ; ULA:ULAv03|result[2] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -4.654     ; 5.444      ;
; -10.583 ; ControlUnit:CUv03|ULAControl[0]                                                                                     ; ULA:ULAv03|result[2] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.659     ; 3.438      ;
; -10.543 ; ControlUnit:CUv03|ULAControl[0]                                                                                     ; ULA:ULAv03|result[3] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.659     ; 3.436      ;
; -10.422 ; ControlUnit:CUv03|ULAControl[2]                                                                                     ; ULA:ULAv03|result[6] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -4.645     ; 5.285      ;
; -10.404 ; ControlUnit:CUv03|ULAControl[0]                                                                                     ; ULA:ULAv03|result[0] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.812     ; 3.267      ;
; -10.336 ; ControlUnit:CUv03|ULAControl[2]                                                                                     ; ULA:ULAv03|result[7] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -4.656     ; 5.223      ;
; -10.332 ; ControlUnit:CUv03|ULAControl[2]                                                                                     ; ULA:ULAv03|result[5] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -4.643     ; 5.196      ;
; -10.309 ; ControlUnit:CUv03|ULAControl[0]                                                                                     ; ULA:ULAv03|result[7] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.661     ; 3.191      ;
; -10.278 ; ControlUnit:CUv03|ULAControl[2]                                                                                     ; ULA:ULAv03|result[4] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -4.643     ; 5.171      ;
; -9.945  ; ControlUnit:CUv03|ULAControl[0]                                                                                     ; ULA:ULAv03|result[5] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.648     ; 2.804      ;
; -9.927  ; ControlUnit:CUv03|ULAControl[0]                                                                                     ; ULA:ULAv03|result[4] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.648     ; 2.815      ;
; -9.916  ; ControlUnit:CUv03|ULAControl[0]                                                                                     ; ULA:ULAv03|result[1] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.662     ; 2.798      ;
; -9.902  ; ControlUnit:CUv03|ULAControl[0]                                                                                     ; ULA:ULAv03|result[6] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -6.650     ; 2.760      ;
; -9.843  ; ControlUnit:CUv03|ULAControl[2]                                                                                     ; ULA:ULAv03|result[1] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -4.657     ; 4.730      ;
; -9.699  ; ControlUnit:CUv03|ULAControl[2]                                                                                     ; ULA:ULAv03|result[3] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -4.222     ; 5.529      ;
; -9.652  ; ControlUnit:CUv03|ULAControl[2]                                                                                     ; ULA:ULAv03|result[2] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -4.222     ; 5.444      ;
; -9.651  ; ControlUnit:CUv03|ULAControl[0]                                                                                     ; ULA:ULAv03|result[2] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -6.227     ; 3.438      ;
; -9.611  ; ControlUnit:CUv03|ULAControl[0]                                                                                     ; ULA:ULAv03|result[3] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -6.227     ; 3.436      ;
; -9.490  ; ControlUnit:CUv03|ULAControl[2]                                                                                     ; ULA:ULAv03|result[6] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -4.213     ; 5.285      ;
+---------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freq_divider:comb_77|clk_out'                                                                                                                            ;
+--------+----------------------------+------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                        ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; -9.688 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.255     ; 3.969      ;
; -9.666 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg2|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.128     ; 4.074      ;
; -9.658 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg2|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.127     ; 4.067      ;
; -9.656 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.129     ; 4.063      ;
; -9.620 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.687     ; 3.969      ;
; -9.610 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.247     ; 3.899      ;
; -9.598 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg2|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.560     ; 4.074      ;
; -9.590 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg2|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.559     ; 4.067      ;
; -9.588 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.561     ; 4.063      ;
; -9.578 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.121     ; 3.993      ;
; -9.542 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.679     ; 3.899      ;
; -9.510 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.553     ; 3.993      ;
; -9.478 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg7|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.258     ; 3.756      ;
; -9.474 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.252     ; 3.758      ;
; -9.446 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.132     ; 3.850      ;
; -9.442 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.126     ; 3.852      ;
; -9.422 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg2|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.147     ; 3.811      ;
; -9.418 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.259     ; 3.695      ;
; -9.414 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg2|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.146     ; 3.804      ;
; -9.410 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg7|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.690     ; 3.756      ;
; -9.406 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.684     ; 3.758      ;
; -9.406 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg8|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.262     ; 3.680      ;
; -9.399 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.121     ; 3.814      ;
; -9.399 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.121     ; 3.814      ;
; -9.399 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.121     ; 3.814      ;
; -9.388 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg6|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.147     ; 3.777      ;
; -9.388 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg6|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.147     ; 3.777      ;
; -9.386 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.133     ; 3.789      ;
; -9.378 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.564     ; 3.850      ;
; -9.378 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.145     ; 3.769      ;
; -9.374 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.558     ; 3.852      ;
; -9.374 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg8|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.136     ; 3.774      ;
; -9.372 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.257     ; 3.651      ;
; -9.367 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg6|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.257     ; 3.646      ;
; -9.355 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.256     ; 3.635      ;
; -9.354 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg2|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.579     ; 3.811      ;
; -9.350 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.691     ; 3.695      ;
; -9.349 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.128     ; 3.757      ;
; -9.349 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.128     ; 3.757      ;
; -9.348 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg6|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.254     ; 3.630      ;
; -9.346 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg2|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.578     ; 3.804      ;
; -9.340 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.131     ; 3.745      ;
; -9.339 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.126     ; 3.749      ;
; -9.338 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg8|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.694     ; 3.680      ;
; -9.337 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.247     ; 3.626      ;
; -9.335 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.131     ; 3.740      ;
; -9.331 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.553     ; 3.814      ;
; -9.331 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.553     ; 3.814      ;
; -9.331 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.553     ; 3.814      ;
; -9.323 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.130     ; 3.729      ;
; -9.320 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg6|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.579     ; 3.777      ;
; -9.320 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg6|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.579     ; 3.777      ;
; -9.318 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.565     ; 3.789      ;
; -9.311 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg5|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.252     ; 3.595      ;
; -9.310 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.577     ; 3.769      ;
; -9.309 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.252     ; 3.593      ;
; -9.308 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg8|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.245     ; 3.599      ;
; -9.306 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg8|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.568     ; 3.774      ;
; -9.304 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.689     ; 3.651      ;
; -9.299 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg6|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.689     ; 3.646      ;
; -9.289 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg6|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.257     ; 3.568      ;
; -9.287 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.688     ; 3.635      ;
; -9.286 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg3|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.250     ; 3.572      ;
; -9.285 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg5|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.256     ; 3.565      ;
; -9.281 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.560     ; 3.757      ;
; -9.281 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.560     ; 3.757      ;
; -9.281 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg6|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.254     ; 3.563      ;
; -9.280 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg6|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.686     ; 3.630      ;
; -9.279 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg2|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.254     ; 3.561      ;
; -9.279 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg5|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.126     ; 3.689      ;
; -9.276 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg4|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.257     ; 3.555      ;
; -9.276 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg8|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.119     ; 3.693      ;
; -9.275 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg5|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.256     ; 3.555      ;
; -9.272 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.563     ; 3.745      ;
; -9.271 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.558     ; 3.749      ;
; -9.271 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.147     ; 3.660      ;
; -9.271 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.147     ; 3.660      ;
; -9.271 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.147     ; 3.660      ;
; -9.271 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg2|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.259     ; 3.548      ;
; -9.271 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.147     ; 3.660      ;
; -9.269 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.679     ; 3.626      ;
; -9.267 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.563     ; 3.740      ;
; -9.267 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg3|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.250     ; 3.553      ;
; -9.267 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg4|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.257     ; 3.546      ;
; -9.265 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.139     ; 3.662      ;
; -9.257 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.131     ; 3.662      ;
; -9.255 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.562     ; 3.729      ;
; -9.254 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.124     ; 3.666      ;
; -9.253 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg5|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.130     ; 3.659      ;
; -9.244 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg4|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.131     ; 3.649      ;
; -9.243 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg5|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.684     ; 3.595      ;
; -9.243 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg5|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.130     ; 3.649      ;
; -9.241 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.684     ; 3.593      ;
; -9.240 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg8|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 1.000        ; -6.677     ; 3.599      ;
; -9.239 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg2|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.133     ; 3.642      ;
; -9.238 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg2|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.260     ; 3.514      ;
; -9.238 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg8|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.260     ; 3.514      ;
; -9.236 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg7|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.273     ; 3.499      ;
; -9.235 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.124     ; 3.647      ;
; -9.235 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg4|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -6.131     ; 3.640      ;
+--------+----------------------------+------------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                            ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -7.456 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.414      ;
; -7.456 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.414      ;
; -7.456 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.414      ;
; -7.456 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.414      ;
; -7.456 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.414      ;
; -7.456 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.414      ;
; -7.456 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.414      ;
; -7.456 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.414      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.391 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.349      ;
; -7.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.335      ;
; -7.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.335      ;
; -7.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.335      ;
; -7.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.335      ;
; -7.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.335      ;
; -7.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.335      ;
; -7.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.335      ;
; -7.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.335      ;
; -7.212 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.170      ;
; -7.212 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.170      ;
; -7.212 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.170      ;
; -7.212 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.170      ;
; -7.212 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.170      ;
; -7.212 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.170      ;
; -7.212 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.170      ;
; -7.212 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.170      ;
; -7.191 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.149      ;
; -7.191 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.149      ;
; -7.191 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.149      ;
; -7.191 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.149      ;
; -7.191 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.149      ;
; -7.191 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.149      ;
; -7.191 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.149      ;
; -7.191 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.149      ;
; -7.080 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.038      ;
; -7.080 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.038      ;
; -7.080 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.038      ;
; -7.080 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.038      ;
; -7.080 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.038      ;
; -7.080 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.038      ;
; -7.080 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.038      ;
; -7.080 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 8.038      ;
; -7.002 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 7.960      ;
; -7.002 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 7.960      ;
; -7.002 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 7.960      ;
; -7.002 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 7.960      ;
; -7.002 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 7.960      ;
; -7.002 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 7.960      ;
; -7.002 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 7.960      ;
; -7.002 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 7.960      ;
; -6.467 ; RegPC:RPCv03|PC[3]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.868     ; 6.635      ;
; -6.396 ; RegisterFile:RFv02|registrador:reg1|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.865     ; 6.567      ;
; -6.388 ; RegisterFile:RFv02|registrador:reg1|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.883     ; 6.541      ;
; -6.330 ; RegPC:RPCv03|PC[3]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.868     ; 6.498      ;
; -6.328 ; RegisterFile:RFv02|registrador:reg1|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.865     ; 6.499      ;
; -6.283 ; RegPC:RPCv03|PC[3]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.886     ; 6.433      ;
; -6.278 ; RegPC:RPCv03|PC[3]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.886     ; 6.428      ;
; -6.215 ; RegisterFile:RFv02|registrador:reg1|dataOut[1]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.865     ; 6.386      ;
; -6.211 ; RegisterFile:RFv02|registrador:reg1|dataOut[5]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.865     ; 6.382      ;
; -6.204 ; RegisterFile:RFv02|registrador:reg1|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.883     ; 6.357      ;
; -6.203 ; RegisterFile:RFv02|registrador:reg1|dataOut[5]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.883     ; 6.356      ;
; -6.143 ; RegisterFile:RFv02|registrador:reg1|dataOut[5]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.865     ; 6.314      ;
; -6.137 ; RegPC:RPCv03|PC[1]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.883     ; 6.290      ;
; -6.112 ; RegPC:RPCv03|PC[7]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.883     ; 6.265      ;
; -6.097 ; RegisterFile:RFv02|registrador:reg6|dataOut[7]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.875     ; 6.258      ;
; -6.094 ; RegisterFile:RFv02|registrador:reg1|dataOut[1]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.865     ; 6.265      ;
; -6.093 ; RegisterFile:RFv02|registrador:reg2|dataOut[2]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.878     ; 6.251      ;
; -6.021 ; RegisterFile:RFv02|registrador:reg1|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.872     ; 6.185      ;
; -6.020 ; RegisterFile:RFv02|registrador:reg2|dataOut[3]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.872     ; 6.184      ;
; -6.019 ; RegisterFile:RFv02|registrador:reg1|dataOut[5]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.883     ; 6.172      ;
; -6.000 ; RegPC:RPCv03|PC[1]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.883     ; 6.153      ;
; -5.968 ; RegPC:RPCv03|PC[5]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.883     ; 6.121      ;
; -5.963 ; RegisterFile:RFv02|registrador:reg1|dataOut[7]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.865     ; 6.134      ;
; -5.955 ; RegisterFile:RFv02|registrador:reg1|dataOut[7]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.883     ; 6.108      ;
; -5.953 ; RegPC:RPCv03|PC[1]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.901     ; 6.088      ;
; -5.948 ; RegPC:RPCv03|PC[1]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.901     ; 6.083      ;
; -5.947 ; RegisterFile:RFv02|registrador:reg1|dataOut[2]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.865     ; 6.118      ;
; -5.944 ; RegisterFile:RFv02|registrador:reg6|dataOut[7]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.875     ; 6.105      ;
; -5.942 ; RegisterFile:RFv02|registrador:reg5|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.876     ; 6.102      ;
; -5.937 ; RegisterFile:RFv02|registrador:reg2|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.872     ; 6.101      ;
; -5.922 ; RegisterFile:RFv02|registrador:reg5|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.894     ; 6.064      ;
; -5.916 ; RegPC:RPCv03|PC[2]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.883     ; 6.069      ;
; -5.916 ; RegisterFile:RFv02|registrador:reg5|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.894     ; 6.058      ;
; -5.915 ; RegisterFile:RFv02|registrador:reg4|dataOut[7]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.875     ; 6.076      ;
; -5.911 ; RegisterFile:RFv02|registrador:reg5|dataOut[2]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.894     ; 6.053      ;
; -5.909 ; RegisterFile:RFv02|registrador:reg5|dataOut[2]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.894     ; 6.051      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SW[15]'                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -5.664 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.961      ; 8.254      ;
; -5.664 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.961      ; 8.254      ;
; -5.664 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.961      ; 8.254      ;
; -5.664 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.961      ; 8.254      ;
; -5.664 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.961      ; 8.254      ;
; -5.664 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.961      ; 8.254      ;
; -5.664 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.961      ; 8.254      ;
; -5.664 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.961      ; 8.254      ;
; -5.582 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.087      ; 8.183      ;
; -5.582 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.087      ; 8.183      ;
; -5.582 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.087      ; 8.183      ;
; -5.582 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.087      ; 8.183      ;
; -5.582 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.087      ; 8.183      ;
; -5.582 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.087      ; 8.183      ;
; -5.582 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.087      ; 8.183      ;
; -5.582 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.087      ; 8.183      ;
; -5.472 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.961      ; 5.834      ;
; -5.472 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.961      ; 5.834      ;
; -5.472 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.961      ; 5.834      ;
; -5.472 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.961      ; 5.834      ;
; -5.472 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.961      ; 5.834      ;
; -5.472 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.961      ; 5.834      ;
; -5.472 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.961      ; 5.834      ;
; -5.472 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.961      ; 5.834      ;
; -5.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.956      ; 7.992      ;
; -5.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.956      ; 7.992      ;
; -5.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.956      ; 7.992      ;
; -5.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.956      ; 7.992      ;
; -5.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.956      ; 7.992      ;
; -5.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.956      ; 7.992      ;
; -5.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.956      ; 7.992      ;
; -5.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.956      ; 7.992      ;
; -5.299 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.966      ; 7.914      ;
; -5.299 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.966      ; 7.914      ;
; -5.299 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.966      ; 7.914      ;
; -5.299 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.966      ; 7.914      ;
; -5.299 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.966      ; 7.914      ;
; -5.299 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.966      ; 7.914      ;
; -5.299 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.966      ; 7.914      ;
; -5.299 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.966      ; 7.914      ;
; -5.251 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.978      ; 7.863      ;
; -5.251 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.978      ; 7.863      ;
; -5.251 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.978      ; 7.863      ;
; -5.251 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.978      ; 7.863      ;
; -5.251 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.978      ; 7.863      ;
; -5.251 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.978      ; 7.863      ;
; -5.251 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.978      ; 7.863      ;
; -5.251 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.978      ; 7.863      ;
; -5.250 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.962      ; 7.880      ;
; -5.250 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.962      ; 7.880      ;
; -5.250 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.962      ; 7.880      ;
; -5.250 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.962      ; 7.880      ;
; -5.250 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.962      ; 7.880      ;
; -5.250 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.962      ; 7.880      ;
; -5.250 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.962      ; 7.880      ;
; -5.250 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.962      ; 7.880      ;
; -5.129 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.968      ; 7.703      ;
; -5.129 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.968      ; 7.703      ;
; -5.129 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.968      ; 7.703      ;
; -5.129 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.968      ; 7.703      ;
; -5.129 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.968      ; 7.703      ;
; -5.129 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.968      ; 7.703      ;
; -5.129 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.968      ; 7.703      ;
; -5.129 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.968      ; 7.703      ;
; -5.122 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.980      ; 7.904      ;
; -5.122 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.980      ; 7.904      ;
; -5.122 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.980      ; 7.904      ;
; -5.122 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.980      ; 7.904      ;
; -5.122 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.980      ; 7.904      ;
; -5.122 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.980      ; 7.904      ;
; -5.122 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.980      ; 7.904      ;
; -5.122 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.980      ; 7.904      ;
; -4.965 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.977      ; 7.622      ;
; -4.965 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.977      ; 7.622      ;
; -4.965 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.977      ; 7.622      ;
; -4.965 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.977      ; 7.622      ;
; -4.965 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.977      ; 7.622      ;
; -4.965 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.977      ; 7.622      ;
; -4.965 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.977      ; 7.622      ;
; -4.965 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.977      ; 7.622      ;
; -4.932 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.976      ; 7.726      ;
; -4.932 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.976      ; 7.726      ;
; -4.932 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.976      ; 7.726      ;
; -4.932 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.976      ; 7.726      ;
; -4.932 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.976      ; 7.726      ;
; -4.932 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.976      ; 7.726      ;
; -4.932 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.976      ; 7.726      ;
; -4.932 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 2.976      ; 7.726      ;
; -4.597 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.105      ; 7.497      ;
; -4.597 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.105      ; 7.497      ;
; -4.597 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.105      ; 7.497      ;
; -4.597 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.105      ; 7.497      ;
; -4.597 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.105      ; 7.497      ;
; -4.597 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.105      ; 7.497      ;
; -4.597 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.105      ; 7.497      ;
; -4.597 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 3.105      ; 7.497      ;
; -3.822 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 1.000        ; 4.303      ; 8.254      ;
; -3.822 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 1.000        ; 4.303      ; 8.254      ;
; -3.822 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 1.000        ; 4.303      ; 8.254      ;
; -3.822 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 1.000        ; 4.303      ; 8.254      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SW[15]'                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -3.903 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULASrc        ; SW[15]       ; SW[15]      ; 0.000        ; 10.269     ; 6.366      ;
; -3.854 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[2] ; SW[15]       ; SW[15]      ; 0.000        ; 8.125      ; 4.271      ;
; -3.732 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegWrite      ; SW[15]       ; SW[15]      ; 0.000        ; 10.126     ; 6.394      ;
; -3.681 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemWrite      ; SW[15]       ; SW[15]      ; 0.000        ; 10.120     ; 6.439      ;
; -3.621 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemtoReg      ; SW[15]       ; SW[15]      ; 0.000        ; 10.251     ; 6.630      ;
; -3.584 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[1] ; SW[15]       ; SW[15]      ; 0.000        ; 10.132     ; 6.548      ;
; -3.581 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[0] ; SW[15]       ; SW[15]      ; 0.000        ; 10.130     ; 6.549      ;
; -3.567 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Branch        ; SW[15]       ; SW[15]      ; 0.000        ; 10.141     ; 6.574      ;
; -3.551 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegtoPC       ; SW[15]       ; SW[15]      ; 0.000        ; 10.140     ; 6.589      ;
; -3.471 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULASrc        ; SW[15]       ; SW[15]      ; 0.000        ; 9.837      ; 6.366      ;
; -3.424 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jal           ; SW[15]       ; SW[15]      ; 0.000        ; 10.125     ; 6.701      ;
; -3.422 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[2] ; SW[15]       ; SW[15]      ; 0.000        ; 7.693      ; 4.271      ;
; -3.409 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jump          ; SW[15]       ; SW[15]      ; 0.000        ; 10.142     ; 6.733      ;
; -3.403 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULASrc        ; SW[15]       ; SW[15]      ; -0.500       ; 10.269     ; 6.366      ;
; -3.361 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegDst        ; SW[15]       ; SW[15]      ; 0.000        ; 10.144     ; 6.783      ;
; -3.354 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[2] ; SW[15]       ; SW[15]      ; -0.500       ; 8.125      ; 4.271      ;
; -3.300 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegWrite      ; SW[15]       ; SW[15]      ; 0.000        ; 9.694      ; 6.394      ;
; -3.249 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemWrite      ; SW[15]       ; SW[15]      ; 0.000        ; 9.688      ; 6.439      ;
; -3.232 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegWrite      ; SW[15]       ; SW[15]      ; -0.500       ; 10.126     ; 6.394      ;
; -3.189 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemtoReg      ; SW[15]       ; SW[15]      ; 0.000        ; 9.819      ; 6.630      ;
; -3.181 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemWrite      ; SW[15]       ; SW[15]      ; -0.500       ; 10.120     ; 6.439      ;
; -3.152 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[1] ; SW[15]       ; SW[15]      ; 0.000        ; 9.700      ; 6.548      ;
; -3.149 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[0] ; SW[15]       ; SW[15]      ; 0.000        ; 9.698      ; 6.549      ;
; -3.135 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Branch        ; SW[15]       ; SW[15]      ; 0.000        ; 9.709      ; 6.574      ;
; -3.121 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemtoReg      ; SW[15]       ; SW[15]      ; -0.500       ; 10.251     ; 6.630      ;
; -3.119 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegtoPC       ; SW[15]       ; SW[15]      ; 0.000        ; 9.708      ; 6.589      ;
; -3.084 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[1] ; SW[15]       ; SW[15]      ; -0.500       ; 10.132     ; 6.548      ;
; -3.081 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[0] ; SW[15]       ; SW[15]      ; -0.500       ; 10.130     ; 6.549      ;
; -3.067 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Branch        ; SW[15]       ; SW[15]      ; -0.500       ; 10.141     ; 6.574      ;
; -3.051 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegtoPC       ; SW[15]       ; SW[15]      ; -0.500       ; 10.140     ; 6.589      ;
; -2.992 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jal           ; SW[15]       ; SW[15]      ; 0.000        ; 9.693      ; 6.701      ;
; -2.977 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jump          ; SW[15]       ; SW[15]      ; 0.000        ; 9.710      ; 6.733      ;
; -2.971 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULASrc        ; SW[15]       ; SW[15]      ; -0.500       ; 9.837      ; 6.366      ;
; -2.929 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegDst        ; SW[15]       ; SW[15]      ; 0.000        ; 9.712      ; 6.783      ;
; -2.924 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jal           ; SW[15]       ; SW[15]      ; -0.500       ; 10.125     ; 6.701      ;
; -2.922 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[2] ; SW[15]       ; SW[15]      ; -0.500       ; 7.693      ; 4.271      ;
; -2.909 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jump          ; SW[15]       ; SW[15]      ; -0.500       ; 10.142     ; 6.733      ;
; -2.861 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegDst        ; SW[15]       ; SW[15]      ; -0.500       ; 10.144     ; 6.783      ;
; -2.800 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegWrite      ; SW[15]       ; SW[15]      ; -0.500       ; 9.694      ; 6.394      ;
; -2.749 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemWrite      ; SW[15]       ; SW[15]      ; -0.500       ; 9.688      ; 6.439      ;
; -2.689 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemtoReg      ; SW[15]       ; SW[15]      ; -0.500       ; 9.819      ; 6.630      ;
; -2.652 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[1] ; SW[15]       ; SW[15]      ; -0.500       ; 9.700      ; 6.548      ;
; -2.649 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[0] ; SW[15]       ; SW[15]      ; -0.500       ; 9.698      ; 6.549      ;
; -2.635 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Branch        ; SW[15]       ; SW[15]      ; -0.500       ; 9.709      ; 6.574      ;
; -2.619 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegtoPC       ; SW[15]       ; SW[15]      ; -0.500       ; 9.708      ; 6.589      ;
; -2.492 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jal           ; SW[15]       ; SW[15]      ; -0.500       ; 9.693      ; 6.701      ;
; -2.477 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jump          ; SW[15]       ; SW[15]      ; -0.500       ; 9.710      ; 6.733      ;
; -2.429 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegDst        ; SW[15]       ; SW[15]      ; -0.500       ; 9.712      ; 6.783      ;
; -1.632 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.060      ; 5.428      ;
; -1.632 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.060      ; 5.428      ;
; -1.632 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.060      ; 5.428      ;
; -1.632 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.060      ; 5.428      ;
; -1.632 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.060      ; 5.428      ;
; -1.632 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.060      ; 5.428      ;
; -1.632 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.060      ; 5.428      ;
; -1.632 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.060      ; 5.428      ;
; -1.604 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.061      ; 5.457      ;
; -1.604 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.061      ; 5.457      ;
; -1.604 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.061      ; 5.457      ;
; -1.604 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.061      ; 5.457      ;
; -1.604 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.061      ; 5.457      ;
; -1.604 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.061      ; 5.457      ;
; -1.604 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.061      ; 5.457      ;
; -1.604 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.061      ; 5.457      ;
; -1.452 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.040      ; 5.588      ;
; -1.452 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.040      ; 5.588      ;
; -1.452 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.040      ; 5.588      ;
; -1.452 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.040      ; 5.588      ;
; -1.452 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.040      ; 5.588      ;
; -1.452 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.040      ; 5.588      ;
; -1.452 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.040      ; 5.588      ;
; -1.452 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.040      ; 5.588      ;
; -1.392 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.171      ; 5.779      ;
; -1.392 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.171      ; 5.779      ;
; -1.392 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.171      ; 5.779      ;
; -1.392 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.171      ; 5.779      ;
; -1.392 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.171      ; 5.779      ;
; -1.392 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.171      ; 5.779      ;
; -1.392 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.171      ; 5.779      ;
; -1.392 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.171      ; 5.779      ;
; -1.359 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.046      ; 5.687      ;
; -1.359 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.046      ; 5.687      ;
; -1.359 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.046      ; 5.687      ;
; -1.359 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.046      ; 5.687      ;
; -1.359 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.046      ; 5.687      ;
; -1.359 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.046      ; 5.687      ;
; -1.359 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.046      ; 5.687      ;
; -1.359 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.046      ; 5.687      ;
; -1.083 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.052      ; 5.969      ;
; -1.083 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.052      ; 5.969      ;
; -1.083 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.052      ; 5.969      ;
; -1.083 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.052      ; 5.969      ;
; -1.083 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.052      ; 5.969      ;
; -1.083 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.052      ; 5.969      ;
; -1.083 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.052      ; 5.969      ;
; -1.083 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.052      ; 5.969      ;
; -1.024 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.189      ; 6.165      ;
; -1.024 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.189      ; 6.165      ;
; -1.024 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.189      ; 6.165      ;
; -1.024 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.000        ; 7.189      ; 6.165      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ControlUnit:CUv03|ULAControl[1]'                                                                                                                                          ;
+--------+------------------------------------------------+----------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.964 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[1] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.468      ; 1.504      ;
; -1.865 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[2] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.471      ; 1.606      ;
; -1.861 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[3] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.471      ; 1.610      ;
; -1.769 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[7] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.469      ; 1.700      ;
; -1.617 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[5] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.482      ; 1.865      ;
; -1.608 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[6] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.480      ; 1.872      ;
; -1.603 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[4] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.482      ; 1.879      ;
; -1.464 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[1] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.468      ; 1.504      ;
; -1.365 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[2] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.471      ; 1.606      ;
; -1.361 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[3] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.471      ; 1.610      ;
; -1.269 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[7] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.469      ; 1.700      ;
; -1.117 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[5] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.482      ; 1.865      ;
; -1.108 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[6] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.480      ; 1.872      ;
; -1.103 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[4] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.482      ; 1.879      ;
; -0.951 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[0] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.318      ; 2.367      ;
; -0.451 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[0] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.318      ; 2.367      ;
; 2.104  ; SW[15]                                         ; ULA:ULAv03|result[7] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.469      ; 5.573      ;
; 2.206  ; SW[15]                                         ; ULA:ULAv03|result[2] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.471      ; 5.677      ;
; 2.227  ; SW[15]                                         ; ULA:ULAv03|result[0] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.318      ; 5.545      ;
; 2.330  ; SW[15]                                         ; ULA:ULAv03|result[5] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.482      ; 5.812      ;
; 2.336  ; SW[15]                                         ; ULA:ULAv03|result[6] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.480      ; 5.816      ;
; 2.415  ; SW[15]                                         ; ULA:ULAv03|result[4] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.482      ; 5.897      ;
; 2.601  ; SW[15]                                         ; ULA:ULAv03|result[3] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.471      ; 6.072      ;
; 2.604  ; SW[15]                                         ; ULA:ULAv03|result[7] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.469      ; 5.573      ;
; 2.616  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[1] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.573     ; 2.043      ;
; 2.706  ; SW[15]                                         ; ULA:ULAv03|result[2] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.471      ; 5.677      ;
; 2.724  ; SW[15]                                         ; ULA:ULAv03|result[1] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 3.468      ; 6.192      ;
; 2.727  ; SW[15]                                         ; ULA:ULAv03|result[0] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.318      ; 5.545      ;
; 2.830  ; SW[15]                                         ; ULA:ULAv03|result[5] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.482      ; 5.812      ;
; 2.836  ; SW[15]                                         ; ULA:ULAv03|result[6] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.480      ; 5.816      ;
; 2.915  ; SW[15]                                         ; ULA:ULAv03|result[4] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.482      ; 5.897      ;
; 3.101  ; SW[15]                                         ; ULA:ULAv03|result[3] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.471      ; 6.072      ;
; 3.224  ; SW[15]                                         ; ULA:ULAv03|result[1] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 3.468      ; 6.192      ;
; 3.512  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[5] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.559     ; 2.953      ;
; 3.521  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[6] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.561     ; 2.960      ;
; 3.526  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[4] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.559     ; 2.967      ;
; 3.912  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[7] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.572     ; 3.340      ;
; 3.928  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[0] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.723     ; 3.205      ;
; 4.131  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[2] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.570     ; 3.561      ;
; 4.216  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[3] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.570     ; 3.646      ;
; 4.329  ; RegisterFile:RFv02|registrador:reg7|dataOut[3] ; ULA:ULAv03|result[3] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.075     ; 3.754      ;
; 4.349  ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.095     ; 3.754      ;
; 4.377  ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; ULA:ULAv03|result[5] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.090     ; 3.787      ;
; 4.378  ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; ULA:ULAv03|result[1] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.099     ; 3.779      ;
; 4.458  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[1] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -1.915     ; 2.043      ;
; 4.473  ; RegisterFile:RFv02|registrador:reg4|dataOut[3] ; ULA:ULAv03|result[3] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.095     ; 3.878      ;
; 4.522  ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.077     ; 3.945      ;
; 4.569  ; RegisterFile:RFv02|registrador:reg3|dataOut[3] ; ULA:ULAv03|result[3] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.098     ; 3.971      ;
; 4.609  ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.084     ; 4.025      ;
; 4.640  ; RegisterFile:RFv02|registrador:reg7|dataOut[5] ; ULA:ULAv03|result[5] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.064     ; 4.076      ;
; 4.686  ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.080     ; 4.106      ;
; 4.739  ; RegisterFile:RFv02|registrador:reg3|dataOut[4] ; ULA:ULAv03|result[4] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.090     ; 4.149      ;
; 4.748  ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; ULA:ULAv03|result[5] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.064     ; 4.184      ;
; 4.754  ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.066     ; 4.188      ;
; 4.757  ; ControlUnit:CUv03|ULAControl[0]                ; ULA:ULAv03|result[0] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -2.728     ; 2.029      ;
; 4.770  ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.093     ; 4.177      ;
; 4.798  ; ControlUnit:CUv03|ULAControl[0]                ; ULA:ULAv03|result[6] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -2.566     ; 2.232      ;
; 4.820  ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; ULA:ULAv03|result[4] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.090     ; 4.230      ;
; 4.833  ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; ULA:ULAv03|result[4] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.064     ; 4.269      ;
; 4.859  ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; ULA:ULAv03|result[5] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.082     ; 4.277      ;
; 4.863  ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.103     ; 4.260      ;
; 4.886  ; RegisterFile:RFv02|registrador:reg3|dataOut[1] ; ULA:ULAv03|result[1] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.101     ; 4.285      ;
; 4.898  ; ControlUnit:CUv03|ULAControl[0]                ; ULA:ULAv03|result[1] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -2.578     ; 2.320      ;
; 4.905  ; ControlUnit:CUv03|ULAControl[0]                ; ULA:ULAv03|result[7] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -2.577     ; 2.328      ;
; 4.906  ; RegisterFile:RFv02|registrador:reg7|dataOut[1] ; ULA:ULAv03|result[1] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.078     ; 4.328      ;
; 4.914  ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.092     ; 4.322      ;
; 4.930  ; RegisterFile:RFv02|registrador:reg3|dataOut[6] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.092     ; 4.338      ;
; 4.956  ; RegisterFile:RFv02|registrador:reg3|dataOut[2] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.098     ; 4.358      ;
; 4.969  ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.103     ; 4.366      ;
; 5.004  ; RegisterFile:RFv02|registrador:reg2|dataOut[1] ; ULA:ULAv03|result[1] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.098     ; 4.406      ;
; 5.005  ; RegisterFile:RFv02|registrador:reg7|dataOut[2] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.090     ; 4.415      ;
; 5.019  ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.091     ; 4.428      ;
; 5.042  ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; ULA:ULAv03|result[4] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.078     ; 4.464      ;
; 5.047  ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.082     ; 4.465      ;
; 5.052  ; RegisterFile:RFv02|registrador:reg5|dataOut[1] ; ULA:ULAv03|result[1] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.099     ; 4.453      ;
; 5.063  ; RegisterFile:RFv02|registrador:reg6|dataOut[3] ; ULA:ULAv03|result[3] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.094     ; 4.469      ;
; 5.064  ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; ULA:ULAv03|result[3] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.101     ; 4.463      ;
; 5.071  ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.098     ; 4.473      ;
; 5.080  ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.101     ; 4.479      ;
; 5.080  ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; ULA:ULAv03|result[3] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.075     ; 4.505      ;
; 5.083  ; RegisterFile:RFv02|registrador:reg7|dataOut[5] ; ULA:ULAv03|result[4] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.064     ; 4.519      ;
; 5.093  ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.075     ; 4.518      ;
; 5.113  ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.093     ; 4.520      ;
; 5.126  ; RegisterFile:RFv02|registrador:reg7|dataOut[5] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.077     ; 4.549      ;
; 5.139  ; RegisterFile:RFv02|registrador:reg5|dataOut[2] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.092     ; 4.547      ;
; 5.158  ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; ULA:ULAv03|result[4] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.085     ; 4.573      ;
; 5.177  ; RegisterFile:RFv02|registrador:reg7|dataOut[5] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.066     ; 4.611      ;
; 5.183  ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; ULA:ULAv03|result[5] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.085     ; 4.598      ;
; 5.190  ; ControlUnit:CUv03|ULAControl[0]                ; ULA:ULAv03|result[2] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -2.575     ; 2.615      ;
; 5.201  ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; ULA:ULAv03|result[5] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.080     ; 4.621      ;
; 5.204  ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.089     ; 4.615      ;
; 5.217  ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; ULA:ULAv03|result[4] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.082     ; 4.635      ;
; 5.219  ; ControlUnit:CUv03|ULAControl[0]                ; ULA:ULAv03|result[3] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -2.575     ; 2.644      ;
; 5.220  ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; ULA:ULAv03|result[4] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.080     ; 4.640      ;
; 5.223  ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.098     ; 4.625      ;
; 5.229  ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.092     ; 4.637      ;
; 5.230  ; RegisterFile:RFv02|registrador:reg4|dataOut[2] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.095     ; 4.635      ;
; 5.249  ; RegisterFile:RFv02|registrador:reg5|dataOut[3] ; ULA:ULAv03|result[3] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.103     ; 4.646      ;
; 5.263  ; RegisterFile:RFv02|registrador:reg3|dataOut[6] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.103     ; 4.660      ;
; 5.270  ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; ULA:ULAv03|result[5] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.078     ; 4.692      ;
+--------+------------------------------------------------+----------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                  ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.489 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; SW[15]       ; CLOCK_50    ; 0.000        ; 2.731      ; 3.454      ;
; 0.536 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.540 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.542 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.547 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.553 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; SW[15]       ; CLOCK_50    ; 0.000        ; 2.731      ; 3.518      ;
; 0.554 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.820      ;
; 0.560 ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.561 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.827      ;
; 0.568 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.834      ;
; 0.577 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; SW[15]       ; CLOCK_50    ; 0.000        ; 2.731      ; 3.542      ;
; 0.589 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; SW[15]       ; CLOCK_50    ; 0.000        ; 2.731      ; 3.554      ;
; 0.589 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; SW[15]       ; CLOCK_50    ; 0.000        ; 2.731      ; 3.554      ;
; 0.598 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; SW[15]       ; CLOCK_50    ; 0.000        ; 2.731      ; 3.563      ;
; 0.668 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.934      ;
; 0.684 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.950      ;
; 0.684 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.950      ;
; 0.686 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.952      ;
; 0.702 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.970      ;
; 0.719 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; SW[15]       ; CLOCK_50    ; 0.000        ; 2.731      ; 3.684      ;
; 0.732 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.996      ;
; 0.736 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.000      ;
; 0.788 ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.796 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.800 ; freq_divider:comb_77|count[13]            ; freq_divider:comb_77|count[13]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.801 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; freq_divider:comb_77|count[4]             ; freq_divider:comb_77|count[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; freq_divider:comb_77|count[6]             ; freq_divider:comb_77|count[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; freq_divider:comb_77|count[14]            ; freq_divider:comb_77|count[14]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; freq_divider:comb_77|count[1]             ; freq_divider:comb_77|count[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; freq_divider:comb_77|count[10]            ; freq_divider:comb_77|count[10]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; freq_divider:comb_77|count[15]            ; freq_divider:comb_77|count[15]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; freq_divider:comb_77|count[17]            ; freq_divider:comb_77|count[17]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; freq_divider:comb_77|count[20]            ; freq_divider:comb_77|count[20]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; freq_divider:comb_77|count[22]            ; freq_divider:comb_77|count[22]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; freq_divider:comb_77|count[24]            ; freq_divider:comb_77|count[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; freq_divider:comb_77|count[11]            ; freq_divider:comb_77|count[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; freq_divider:comb_77|count[12]            ; freq_divider:comb_77|count[12]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.812 ; freq_divider:comb_77|count[8]             ; freq_divider:comb_77|count[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; SW[15]       ; CLOCK_50    ; 0.000        ; 2.731      ; 3.778      ;
; 0.814 ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.820 ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.086      ;
; 0.827 ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.093      ;
; 0.829 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.095      ;
; 0.831 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.833 ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.099      ;
; 0.834 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.838 ; freq_divider:comb_77|count[16]            ; freq_divider:comb_77|count[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; freq_divider:comb_77|count[18]            ; freq_divider:comb_77|count[18]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; freq_divider:comb_77|count[19]            ; freq_divider:comb_77|count[19]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; freq_divider:comb_77|count[25]            ; freq_divider:comb_77|count[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.840 ; freq_divider:comb_77|count[5]             ; freq_divider:comb_77|count[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.106      ;
; 0.841 ; freq_divider:comb_77|count[7]             ; freq_divider:comb_77|count[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; freq_divider:comb_77|count[21]            ; freq_divider:comb_77|count[21]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; freq_divider:comb_77|count[23]            ; freq_divider:comb_77|count[23]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; freq_divider:comb_77|count[0]             ; freq_divider:comb_77|count[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.849 ; freq_divider:comb_77|count[3]             ; freq_divider:comb_77|count[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.850 ; freq_divider:comb_77|count[2]             ; freq_divider:comb_77|count[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.116      ;
; 0.857 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.123      ;
; 0.857 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.123      ;
; 0.862 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.128      ;
; 0.871 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.137      ;
; 0.908 ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.174      ;
; 0.910 ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.176      ;
; 0.944 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.210      ;
; 0.944 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.210      ;
; 0.981 ; freq_divider:comb_77|count[9]             ; freq_divider:comb_77|count[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.247      ;
; 0.989 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; SW[15]       ; CLOCK_50    ; -0.500       ; 2.731      ; 3.454      ;
; 0.991 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.259      ;
; 0.999 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.265      ;
; 1.004 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 1.005 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 1.005 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 1.024 ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.290      ;
; 1.045 ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.311      ;
; 1.050 ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.314      ;
; 1.053 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; SW[15]       ; CLOCK_50    ; -0.500       ; 2.731      ; 3.518      ;
; 1.059 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.325      ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freq_divider:comb_77|clk_out'                                                                                                                                                                ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; Par_OUT:P_OUTv1|DataOut[0]                     ; Par_OUT:P_OUTv1|DataOut[0]                     ; freq_divider:comb_77|clk_out ; freq_divider:comb_77|clk_out ; 0.000        ; 0.000      ; 0.657      ;
; 1.008 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.559      ; 4.833      ;
; 1.008 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.559      ; 4.833      ;
; 1.008 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.559      ; 4.833      ;
; 1.008 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.559      ; 4.833      ;
; 1.009 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.560      ; 4.835      ;
; 1.009 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.560      ; 4.835      ;
; 1.022 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.560      ; 4.848      ;
; 1.024 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.563      ; 4.853      ;
; 1.024 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.563      ; 4.853      ;
; 1.024 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.563      ; 4.853      ;
; 1.024 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.563      ; 4.853      ;
; 1.036 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.562      ; 4.864      ;
; 1.036 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.566      ; 4.868      ;
; 1.036 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.566      ; 4.868      ;
; 1.036 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.566      ; 4.868      ;
; 1.036 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.566      ; 4.868      ;
; 1.036 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.562      ; 4.864      ;
; 1.037 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.557      ; 4.860      ;
; 1.037 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.557      ; 4.860      ;
; 1.041 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.562      ; 4.869      ;
; 1.041 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.562      ; 4.869      ;
; 1.041 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.562      ; 4.869      ;
; 1.045 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.559      ; 4.870      ;
; 1.045 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.561      ; 4.872      ;
; 1.045 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.561      ; 4.872      ;
; 1.045 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.559      ; 4.870      ;
; 1.045 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.559      ; 4.870      ;
; 1.066 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.567      ; 4.899      ;
; 1.066 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.567      ; 4.899      ;
; 1.066 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.567      ; 4.899      ;
; 1.070 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.574      ; 4.910      ;
; 1.073 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.564      ; 4.903      ;
; 1.085 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.554      ; 4.905      ;
; 1.087 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.555      ; 4.908      ;
; 1.087 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.574      ; 4.927      ;
; 1.091 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.546      ; 4.903      ;
; 1.091 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.546      ; 4.903      ;
; 1.091 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.546      ; 4.903      ;
; 1.091 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.546      ; 4.903      ;
; 1.093 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.556      ; 4.915      ;
; 1.104 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.547      ; 4.917      ;
; 1.106 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.546      ; 4.918      ;
; 1.106 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.546      ; 4.918      ;
; 1.123 ; SW[15]                                         ; RegPC:RPCv03|PC[6]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.571      ; 4.960      ;
; 1.194 ; SW[15]                                         ; RegPC:RPCv03|PC[0]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.571      ; 5.031      ;
; 1.234 ; SW[15]                                         ; RegPC:RPCv03|PC[2]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.570      ; 5.070      ;
; 1.236 ; SW[15]                                         ; RegPC:RPCv03|PC[7]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.570      ; 5.072      ;
; 1.252 ; SW[15]                                         ; RegPC:RPCv03|PC[4]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.571      ; 5.089      ;
; 1.265 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.552      ; 5.083      ;
; 1.265 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.552      ; 5.083      ;
; 1.265 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.552      ; 5.083      ;
; 1.265 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.552      ; 5.083      ;
; 1.265 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.552      ; 5.083      ;
; 1.265 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.552      ; 5.083      ;
; 1.265 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.552      ; 5.083      ;
; 1.265 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.552      ; 5.083      ;
; 1.270 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.569      ; 5.105      ;
; 1.270 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.569      ; 5.105      ;
; 1.270 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.569      ; 5.105      ;
; 1.270 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.569      ; 5.105      ;
; 1.277 ; SW[15]                                         ; RegPC:RPCv03|PC[1]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.570      ; 5.113      ;
; 1.285 ; SW[15]                                         ; RegPC:RPCv03|PC[5]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.570      ; 5.121      ;
; 1.343 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.567      ; 5.176      ;
; 1.353 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.565      ; 5.184      ;
; 1.353 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.565      ; 5.184      ;
; 1.481 ; RegisterFile:RFv02|registrador:reg7|dataOut[0] ; Par_OUT:P_OUTv1|DataOut[0]                     ; freq_divider:comb_77|clk_out ; freq_divider:comb_77|clk_out ; 0.000        ; 0.000      ; 1.747      ;
; 1.498 ; SW[15]                                         ; RegPC:RPCv03|PC[3]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.555      ; 5.319      ;
; 1.508 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.559      ; 4.833      ;
; 1.508 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.559      ; 4.833      ;
; 1.508 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.559      ; 4.833      ;
; 1.508 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.559      ; 4.833      ;
; 1.509 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.572      ; 5.347      ;
; 1.509 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.572      ; 5.347      ;
; 1.509 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.572      ; 5.347      ;
; 1.509 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.572      ; 5.347      ;
; 1.509 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.560      ; 4.835      ;
; 1.509 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.560      ; 4.835      ;
; 1.516 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.566      ; 5.348      ;
; 1.522 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.560      ; 4.848      ;
; 1.524 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 3.565      ; 5.355      ;
; 1.524 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.563      ; 4.853      ;
; 1.524 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.563      ; 4.853      ;
; 1.524 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.563      ; 4.853      ;
; 1.524 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.563      ; 4.853      ;
; 1.536 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.562      ; 4.864      ;
; 1.536 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.566      ; 4.868      ;
; 1.536 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.566      ; 4.868      ;
; 1.536 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.566      ; 4.868      ;
; 1.536 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.566      ; 4.868      ;
; 1.536 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.562      ; 4.864      ;
; 1.537 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.557      ; 4.860      ;
; 1.537 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.557      ; 4.860      ;
; 1.541 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.562      ; 4.869      ;
; 1.541 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.562      ; 4.869      ;
; 1.541 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.562      ; 4.869      ;
; 1.545 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.559      ; 4.870      ;
; 1.545 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.561      ; 4.872      ;
; 1.545 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.561      ; 4.872      ;
; 1.545 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 3.559      ; 4.870      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SW[15]'                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------+
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|Branch|datad                 ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|Branch|datad                 ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|Jal|datad                    ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|Jal|datad                    ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|Jump|datad                   ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|Jump|datad                   ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|MemWrite|datad               ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|MemWrite|datad               ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|MemtoReg|datac               ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|MemtoReg|datac               ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|RegDst|datad                 ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|RegDst|datad                 ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|RegWrite|datad               ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|RegWrite|datad               ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|RegtoPC|datad                ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|RegtoPC|datad                ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|Selector16~8clkctrl|inclk[0] ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|Selector16~8clkctrl|inclk[0] ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|Selector16~8clkctrl|outclk   ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|Selector16~8clkctrl|outclk   ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|Selector16~8|combout         ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|Selector16~8|combout         ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|ULAControl[0]|datad          ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|ULAControl[0]|datad          ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|ULAControl[1]|datad          ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|ULAControl[1]|datad          ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|ULAControl[2]|dataa          ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|ULAControl[2]|dataa          ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|ULASrc|datac                 ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|ULASrc|datac                 ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|Branch           ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|Branch           ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|Jal              ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|Jal              ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|Jump             ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|Jump             ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|MemWrite         ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|MemWrite         ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|MemtoReg         ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|MemtoReg         ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|RegDst           ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|RegDst           ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|RegWrite         ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|RegWrite         ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|RegtoPC          ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|RegtoPC          ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|ULAControl[0]    ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|ULAControl[0]    ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|ULAControl[1]    ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|ULAControl[1]    ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|ULAControl[2]    ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|ULAControl[2]    ;
; -3.152 ; -3.152       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|ULASrc           ;
; -3.152 ; -3.152       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|ULASrc           ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Branch|datad                 ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Branch|datad                 ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Jal|datad                    ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Jal|datad                    ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Jump|datad                   ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Jump|datad                   ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|MemWrite|datad               ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|MemWrite|datad               ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|MemtoReg|datac               ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|MemtoReg|datac               ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|RegDst|datad                 ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|RegDst|datad                 ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|RegWrite|datad               ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|RegWrite|datad               ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|RegtoPC|datad                ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|RegtoPC|datad                ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Selector16~7|combout         ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Selector16~7|combout         ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Selector16~8clkctrl|inclk[0] ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Selector16~8clkctrl|inclk[0] ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Selector16~8clkctrl|outclk   ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Selector16~8clkctrl|outclk   ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Selector16~8|combout         ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Selector16~8|combout         ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Selector16~8|datac           ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Selector16~8|datac           ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|ULAControl[0]|datad          ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|ULAControl[0]|datad          ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|ULAControl[1]|datad          ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|ULAControl[1]|datad          ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|ULAControl[2]|dataa          ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|ULAControl[2]|dataa          ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|ULASrc|datac                 ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|ULASrc|datac                 ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; ControlUnit:CUv03|Branch           ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; ControlUnit:CUv03|Branch           ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; ControlUnit:CUv03|Jal              ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; ControlUnit:CUv03|Jal              ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; ControlUnit:CUv03|Jump             ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; ControlUnit:CUv03|Jump             ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; ControlUnit:CUv03|MemWrite         ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; ControlUnit:CUv03|MemWrite         ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; ControlUnit:CUv03|MemtoReg         ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; ControlUnit:CUv03|MemtoReg         ;
; -2.242 ; -2.242       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; ControlUnit:CUv03|RegDst           ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; ControlUnit:CUv03|RegDst           ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freq_divider:comb_77|clk_out'                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; Par_OUT:P_OUTv1|DataOut[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; Par_OUT:P_OUTv1|DataOut[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[0]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[0]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[1]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[1]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[2]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[2]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[3]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[3]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[4]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[4]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[5]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[5]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[6]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[6]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[7]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[7]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg6|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg6|dataOut[0] ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ControlUnit:CUv03|ULAControl[1]'                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                        ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Rise       ; CUv03|ULAControl[1]|combout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Rise       ; CUv03|ULAControl[1]|combout   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|Mux8~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|Mux8~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|Mux8~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|Mux8~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|Mux8~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|Mux8~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Rise       ; ULAv03|Mux8~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Rise       ; ULAv03|Mux8~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[0]|datad        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[0]|datad        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[2]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[2]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[3]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[3]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[4]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[4]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[5]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[5]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[6]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[6]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[7]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[7]|datac        ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; SW[*]     ; CLOCK_50                        ; 1.082 ; 1.082 ; Rise       ; CLOCK_50                        ;
;  SW[15]   ; CLOCK_50                        ; 1.082 ; 1.082 ; Rise       ; CLOCK_50                        ;
; SW[*]     ; ControlUnit:CUv03|ULAControl[1] ; 6.213 ; 6.213 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
;  SW[15]   ; ControlUnit:CUv03|ULAControl[1] ; 6.213 ; 6.213 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
; SW[*]     ; SW[15]                          ; 0.740 ; 0.740 ; Rise       ; SW[15]                          ;
;  SW[15]   ; SW[15]                          ; 0.740 ; 0.740 ; Rise       ; SW[15]                          ;
; SW[*]     ; SW[15]                          ; 2.082 ; 2.082 ; Fall       ; SW[15]                          ;
;  SW[15]   ; SW[15]                          ; 2.082 ; 2.082 ; Fall       ; SW[15]                          ;
; SW[*]     ; freq_divider:comb_77|clk_out    ; 2.118 ; 2.118 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[0]    ; freq_divider:comb_77|clk_out    ; 2.118 ; 2.118 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[1]    ; freq_divider:comb_77|clk_out    ; 1.619 ; 1.619 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[2]    ; freq_divider:comb_77|clk_out    ; 1.086 ; 1.086 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[3]    ; freq_divider:comb_77|clk_out    ; 1.070 ; 1.070 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[4]    ; freq_divider:comb_77|clk_out    ; 1.279 ; 1.279 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[5]    ; freq_divider:comb_77|clk_out    ; 0.831 ; 0.831 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[6]    ; freq_divider:comb_77|clk_out    ; 1.201 ; 1.201 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[7]    ; freq_divider:comb_77|clk_out    ; 1.678 ; 1.678 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[15]   ; freq_divider:comb_77|clk_out    ; 2.018 ; 2.018 ; Rise       ; freq_divider:comb_77|clk_out    ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; SW[*]     ; CLOCK_50                        ; -0.489 ; -0.489 ; Rise       ; CLOCK_50                        ;
;  SW[15]   ; CLOCK_50                        ; -0.489 ; -0.489 ; Rise       ; CLOCK_50                        ;
; SW[*]     ; ControlUnit:CUv03|ULAControl[1] ; -2.104 ; -2.104 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
;  SW[15]   ; ControlUnit:CUv03|ULAControl[1] ; -2.104 ; -2.104 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
; SW[*]     ; SW[15]                          ; 3.903  ; 3.903  ; Rise       ; SW[15]                          ;
;  SW[15]   ; SW[15]                          ; 3.903  ; 3.903  ; Rise       ; SW[15]                          ;
; SW[*]     ; SW[15]                          ; 3.471  ; 3.471  ; Fall       ; SW[15]                          ;
;  SW[15]   ; SW[15]                          ; 3.471  ; 3.471  ; Fall       ; SW[15]                          ;
; SW[*]     ; freq_divider:comb_77|clk_out    ; 0.699  ; 0.699  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[0]    ; freq_divider:comb_77|clk_out    ; -1.169 ; -1.169 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[1]    ; freq_divider:comb_77|clk_out    ; -0.815 ; -0.815 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[2]    ; freq_divider:comb_77|clk_out    ; -0.536 ; -0.536 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[3]    ; freq_divider:comb_77|clk_out    ; -0.111 ; -0.111 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[4]    ; freq_divider:comb_77|clk_out    ; -0.193 ; -0.193 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[5]    ; freq_divider:comb_77|clk_out    ; 0.699  ; 0.699  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[6]    ; freq_divider:comb_77|clk_out    ; 0.426  ; 0.426  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[7]    ; freq_divider:comb_77|clk_out    ; -0.089 ; -0.089 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[15]   ; freq_divider:comb_77|clk_out    ; -1.008 ; -1.008 ; Rise       ; freq_divider:comb_77|clk_out    ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; LCD_DATA[*]  ; CLOCK_50                        ; 8.350  ; 8.350  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[0] ; CLOCK_50                        ; 8.164  ; 8.164  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[1] ; CLOCK_50                        ; 8.062  ; 8.062  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[2] ; CLOCK_50                        ; 7.564  ; 7.564  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[3] ; CLOCK_50                        ; 7.316  ; 7.316  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[4] ; CLOCK_50                        ; 8.330  ; 8.330  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[5] ; CLOCK_50                        ; 8.350  ; 8.350  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[6] ; CLOCK_50                        ; 8.163  ; 8.163  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[7] ; CLOCK_50                        ; 8.189  ; 8.189  ; Rise       ; CLOCK_50                        ;
; LCD_EN       ; CLOCK_50                        ; 8.030  ; 8.030  ; Rise       ; CLOCK_50                        ;
; LCD_RS       ; CLOCK_50                        ; 8.385  ; 8.385  ; Rise       ; CLOCK_50                        ;
; LEDR[*]      ; ControlUnit:CUv03|ULAControl[1] ; 5.173  ;        ; Rise       ; ControlUnit:CUv03|ULAControl[1] ;
;  LEDR[5]     ; ControlUnit:CUv03|ULAControl[1] ; 5.173  ;        ; Rise       ; ControlUnit:CUv03|ULAControl[1] ;
; LEDR[*]      ; ControlUnit:CUv03|ULAControl[1] ;        ; 5.173  ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
;  LEDR[5]     ; ControlUnit:CUv03|ULAControl[1] ;        ; 5.173  ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
; LEDR[*]      ; SW[15]                          ; 16.443 ; 16.443 ; Rise       ; SW[15]                          ;
;  LEDR[4]     ; SW[15]                          ; 16.443 ; 16.443 ; Rise       ; SW[15]                          ;
;  LEDR[6]     ; SW[15]                          ; 14.228 ; 14.228 ; Rise       ; SW[15]                          ;
;  LEDR[7]     ; SW[15]                          ; 15.556 ; 15.556 ; Rise       ; SW[15]                          ;
;  LEDR[8]     ; SW[15]                          ; 15.434 ; 15.434 ; Rise       ; SW[15]                          ;
;  LEDR[9]     ; SW[15]                          ; 15.137 ; 15.137 ; Rise       ; SW[15]                          ;
; LEDR[*]      ; SW[15]                          ; 16.011 ; 16.011 ; Fall       ; SW[15]                          ;
;  LEDR[4]     ; SW[15]                          ; 16.011 ; 16.011 ; Fall       ; SW[15]                          ;
;  LEDR[6]     ; SW[15]                          ; 13.796 ; 13.796 ; Fall       ; SW[15]                          ;
;  LEDR[7]     ; SW[15]                          ; 15.124 ; 15.124 ; Fall       ; SW[15]                          ;
;  LEDR[8]     ; SW[15]                          ; 15.002 ; 15.002 ; Fall       ; SW[15]                          ;
;  LEDR[9]     ; SW[15]                          ; 14.705 ; 14.705 ; Fall       ; SW[15]                          ;
; LEDR[*]      ; freq_divider:comb_77|clk_out    ; 9.863  ; 9.863  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  LEDR[0]     ; freq_divider:comb_77|clk_out    ; 9.863  ; 9.863  ; Rise       ; freq_divider:comb_77|clk_out    ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; LCD_DATA[*]  ; CLOCK_50                        ; 7.316  ; 7.316  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[0] ; CLOCK_50                        ; 8.164  ; 8.164  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[1] ; CLOCK_50                        ; 8.062  ; 8.062  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[2] ; CLOCK_50                        ; 7.564  ; 7.564  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[3] ; CLOCK_50                        ; 7.316  ; 7.316  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[4] ; CLOCK_50                        ; 8.330  ; 8.330  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[5] ; CLOCK_50                        ; 8.350  ; 8.350  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[6] ; CLOCK_50                        ; 8.163  ; 8.163  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[7] ; CLOCK_50                        ; 8.189  ; 8.189  ; Rise       ; CLOCK_50                        ;
; LCD_EN       ; CLOCK_50                        ; 8.030  ; 8.030  ; Rise       ; CLOCK_50                        ;
; LCD_RS       ; CLOCK_50                        ; 8.385  ; 8.385  ; Rise       ; CLOCK_50                        ;
; LEDR[*]      ; ControlUnit:CUv03|ULAControl[1] ; 5.173  ;        ; Rise       ; ControlUnit:CUv03|ULAControl[1] ;
;  LEDR[5]     ; ControlUnit:CUv03|ULAControl[1] ; 5.173  ;        ; Rise       ; ControlUnit:CUv03|ULAControl[1] ;
; LEDR[*]      ; ControlUnit:CUv03|ULAControl[1] ;        ; 5.173  ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
;  LEDR[5]     ; ControlUnit:CUv03|ULAControl[1] ;        ; 5.173  ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
; LEDR[*]      ; SW[15]                          ; 11.486 ; 11.486 ; Rise       ; SW[15]                          ;
;  LEDR[4]     ; SW[15]                          ; 13.701 ; 13.701 ; Rise       ; SW[15]                          ;
;  LEDR[6]     ; SW[15]                          ; 11.486 ; 11.486 ; Rise       ; SW[15]                          ;
;  LEDR[7]     ; SW[15]                          ; 12.814 ; 12.814 ; Rise       ; SW[15]                          ;
;  LEDR[8]     ; SW[15]                          ; 12.692 ; 12.692 ; Rise       ; SW[15]                          ;
;  LEDR[9]     ; SW[15]                          ; 12.395 ; 12.395 ; Rise       ; SW[15]                          ;
; LEDR[*]      ; SW[15]                          ; 10.144 ; 10.144 ; Fall       ; SW[15]                          ;
;  LEDR[4]     ; SW[15]                          ; 12.359 ; 12.359 ; Fall       ; SW[15]                          ;
;  LEDR[6]     ; SW[15]                          ; 10.144 ; 10.144 ; Fall       ; SW[15]                          ;
;  LEDR[7]     ; SW[15]                          ; 11.472 ; 11.472 ; Fall       ; SW[15]                          ;
;  LEDR[8]     ; SW[15]                          ; 11.350 ; 11.350 ; Fall       ; SW[15]                          ;
;  LEDR[9]     ; SW[15]                          ; 11.053 ; 11.053 ; Fall       ; SW[15]                          ;
; LEDR[*]      ; freq_divider:comb_77|clk_out    ; 9.863  ; 9.863  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  LEDR[0]     ; freq_divider:comb_77|clk_out    ; 9.863  ; 9.863  ; Rise       ; freq_divider:comb_77|clk_out    ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; ControlUnit:CUv03|ULAControl[1] ; -5.477 ; -43.117       ;
; freq_divider:comb_77|clk_out    ; -4.117 ; -281.822      ;
; CLOCK_50                        ; -3.364 ; -94.564       ;
; SW[15]                          ; -2.765 ; -28.486       ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SW[15]                          ; -2.069 ; -22.188       ;
; ControlUnit:CUv03|ULAControl[1] ; -1.192 ; -8.546        ;
; CLOCK_50                        ; -0.134 ; -0.613        ;
; freq_divider:comb_77|clk_out    ; 0.141  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; -2.000 ; -220.916      ;
; SW[15]                          ; -1.222 ; -104.584      ;
; freq_divider:comb_77|clk_out    ; -0.500 ; -73.000       ;
; ControlUnit:CUv03|ULAControl[1] ; 0.500  ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ControlUnit:CUv03|ULAControl[1]'                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node              ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------+--------------+------------+------------+
; -5.477 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.072      ; 5.703      ;
; -5.477 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.072      ; 5.703      ;
; -5.477 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.072      ; 5.703      ;
; -5.477 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.072      ; 5.703      ;
; -5.477 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.072      ; 5.703      ;
; -5.477 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.072      ; 5.703      ;
; -5.477 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.072      ; 5.703      ;
; -5.477 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[0] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.072      ; 5.703      ;
; -5.471 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.137      ; 5.716      ;
; -5.471 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.137      ; 5.716      ;
; -5.471 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.137      ; 5.716      ;
; -5.471 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.137      ; 5.716      ;
; -5.471 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.137      ; 5.716      ;
; -5.471 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.137      ; 5.716      ;
; -5.471 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.137      ; 5.716      ;
; -5.471 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[1] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.137      ; 5.716      ;
; -5.435 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[0] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -3.302     ; 2.287      ;
; -5.424 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[3] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -3.234     ; 2.301      ;
; -5.395 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[2] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -3.234     ; 2.259      ;
; -5.381 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[6] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -3.227     ; 2.249      ;
; -5.338 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[7] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -3.235     ; 2.211      ;
; -5.335 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[1] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -3.237     ; 2.206      ;
; -5.334 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[5] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -3.225     ; 2.202      ;
; -5.297 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[4] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -3.225     ; 2.176      ;
; -5.252 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.503      ;
; -5.252 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.503      ;
; -5.252 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.503      ;
; -5.252 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.503      ;
; -5.252 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.503      ;
; -5.252 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.503      ;
; -5.252 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.503      ;
; -5.252 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.503      ;
; -5.209 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.147      ; 5.451      ;
; -5.209 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.147      ; 5.451      ;
; -5.209 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.147      ; 5.451      ;
; -5.209 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.147      ; 5.451      ;
; -5.209 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.147      ; 5.451      ;
; -5.209 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.147      ; 5.451      ;
; -5.209 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.147      ; 5.451      ;
; -5.209 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.147      ; 5.451      ;
; -5.166 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.139      ; 5.413      ;
; -5.166 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.139      ; 5.413      ;
; -5.166 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.139      ; 5.413      ;
; -5.166 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.139      ; 5.413      ;
; -5.166 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.139      ; 5.413      ;
; -5.166 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.139      ; 5.413      ;
; -5.166 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.139      ; 5.413      ;
; -5.166 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[7] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.139      ; 5.413      ;
; -5.162 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.404      ;
; -5.162 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.404      ;
; -5.162 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.404      ;
; -5.162 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.404      ;
; -5.162 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.404      ;
; -5.162 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.404      ;
; -5.162 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.404      ;
; -5.162 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[5] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.404      ;
; -5.131 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.369      ;
; -5.131 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.369      ;
; -5.131 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.369      ;
; -5.131 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.369      ;
; -5.131 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.369      ;
; -5.131 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.369      ;
; -5.131 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.369      ;
; -5.131 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[2] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.140      ; 5.369      ;
; -5.125 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.378      ;
; -5.125 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.378      ;
; -5.125 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.378      ;
; -5.125 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.378      ;
; -5.125 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.378      ;
; -5.125 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.378      ;
; -5.125 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.378      ;
; -5.125 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ULAv03|result[4] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.149      ; 5.378      ;
; -4.730 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[0] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -3.097     ; 2.287      ;
; -4.719 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[3] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -3.029     ; 2.301      ;
; -4.690 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[2] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -3.029     ; 2.259      ;
; -4.676 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[6] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -3.022     ; 2.249      ;
; -4.633 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[7] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -3.030     ; 2.211      ;
; -4.630 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[1] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -3.032     ; 2.206      ;
; -4.629 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[5] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -3.020     ; 2.202      ;
; -4.592 ; ControlUnit:CUv03|ULASrc                                                                                            ; ULA:ULAv03|result[4] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 1.000        ; -3.020     ; 2.176      ;
; -4.548 ; ControlUnit:CUv03|ULAControl[0]                                                                                     ; ULA:ULAv03|result[2] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -3.178     ; 1.468      ;
; -4.535 ; ControlUnit:CUv03|ULAControl[0]                                                                                     ; ULA:ULAv03|result[3] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -3.178     ; 1.468      ;
; -4.514 ; ControlUnit:CUv03|ULAControl[0]                                                                                     ; ULA:ULAv03|result[0] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -3.246     ; 1.422      ;
; -4.463 ; ControlUnit:CUv03|ULAControl[0]                                                                                     ; ULA:ULAv03|result[7] ; SW[15]       ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; -3.179     ; 1.392      ;
; -4.446 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.189      ; 4.746      ;
; -4.446 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.189      ; 4.746      ;
; -4.446 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.189      ; 4.746      ;
; -4.446 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.189      ; 4.746      ;
; -4.446 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.189      ; 4.746      ;
; -4.446 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.189      ; 4.746      ;
; -4.446 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.189      ; 4.746      ;
; -4.446 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ULAv03|result[3] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.189      ; 4.746      ;
; -4.403 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.196      ; 4.694      ;
; -4.403 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.196      ; 4.694      ;
; -4.403 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.196      ; 4.694      ;
; -4.403 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.196      ; 4.694      ;
; -4.403 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.196      ; 4.694      ;
; -4.403 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.196      ; 4.694      ;
; -4.403 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.196      ; 4.694      ;
; -4.403 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ULAv03|result[6] ; CLOCK_50     ; ControlUnit:CUv03|ULAControl[1] ; 0.500        ; 0.196      ; 4.694      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freq_divider:comb_77|clk_out'                                                                                                                            ;
+--------+----------------------------+------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                        ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; -4.117 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg2|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.773     ; 1.876      ;
; -4.111 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg2|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.771     ; 1.872      ;
; -4.027 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.817     ; 1.742      ;
; -4.022 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg6|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.782     ; 1.772      ;
; -4.022 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg6|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.782     ; 1.772      ;
; -4.021 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.809     ; 1.744      ;
; -4.018 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.774     ; 1.776      ;
; -4.012 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.766     ; 1.778      ;
; -4.011 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.773     ; 1.770      ;
; -4.011 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.773     ; 1.770      ;
; -4.005 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg2|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.782     ; 1.755      ;
; -4.003 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.779     ; 1.756      ;
; -3.999 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg2|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.780     ; 1.751      ;
; -3.996 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.766     ; 1.762      ;
; -3.996 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.766     ; 1.762      ;
; -3.996 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.766     ; 1.762      ;
; -3.992 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.770     ; 1.754      ;
; -3.950 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.791     ; 1.691      ;
; -3.950 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.791     ; 1.691      ;
; -3.950 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.791     ; 1.691      ;
; -3.950 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.791     ; 1.691      ;
; -3.942 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg3|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.775     ; 1.699      ;
; -3.942 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg3|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.775     ; 1.699      ;
; -3.942 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.775     ; 1.699      ;
; -3.942 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.775     ; 1.699      ;
; -3.940 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.820     ; 1.652      ;
; -3.938 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg7|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.819     ; 1.651      ;
; -3.938 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg8|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.823     ; 1.647      ;
; -3.937 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.783     ; 1.686      ;
; -3.931 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.813     ; 1.650      ;
; -3.931 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.777     ; 1.686      ;
; -3.929 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.776     ; 1.685      ;
; -3.929 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg8|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.780     ; 1.681      ;
; -3.922 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.770     ; 1.684      ;
; -3.921 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.818     ; 1.635      ;
; -3.917 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg7|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.776     ; 1.673      ;
; -3.917 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg6|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.818     ; 1.631      ;
; -3.912 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.775     ; 1.669      ;
; -3.910 ; ControlUnit:CUv03|RegWrite ; RegisterFile:RFv02|registrador:reg3|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.768     ; 1.674      ;
; -3.910 ; ControlUnit:CUv03|RegWrite ; RegisterFile:RFv02|registrador:reg3|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.768     ; 1.674      ;
; -3.910 ; ControlUnit:CUv03|RegWrite ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.768     ; 1.674      ;
; -3.910 ; ControlUnit:CUv03|RegWrite ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.768     ; 1.674      ;
; -3.908 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg6|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.800     ; 1.640      ;
; -3.908 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg6|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.800     ; 1.640      ;
; -3.908 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.775     ; 1.665      ;
; -3.906 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.817     ; 1.621      ;
; -3.906 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg6|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.798     ; 1.640      ;
; -3.903 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.809     ; 1.626      ;
; -3.897 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.791     ; 1.638      ;
; -3.897 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.791     ; 1.638      ;
; -3.897 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.774     ; 1.655      ;
; -3.896 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg8|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.790     ; 1.638      ;
; -3.895 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg8|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.791     ; 1.636      ;
; -3.895 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg6|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.789     ; 1.638      ;
; -3.893 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg8|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.773     ; 1.652      ;
; -3.891 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg2|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.779     ; 1.644      ;
; -3.891 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg2|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.779     ; 1.644      ;
; -3.891 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg2|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.779     ; 1.644      ;
; -3.891 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg2|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.779     ; 1.644      ;
; -3.890 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg2|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.777     ; 1.645      ;
; -3.890 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg2|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.777     ; 1.645      ;
; -3.889 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.769     ; 1.652      ;
; -3.889 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.769     ; 1.652      ;
; -3.889 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.769     ; 1.652      ;
; -3.889 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg3|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.769     ; 1.652      ;
; -3.888 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg5|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.813     ; 1.607      ;
; -3.888 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg5|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.773     ; 1.647      ;
; -3.886 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.813     ; 1.605      ;
; -3.883 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg6|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.816     ; 1.599      ;
; -3.882 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg1|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.785     ; 1.629      ;
; -3.882 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg1|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.785     ; 1.629      ;
; -3.882 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg1|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.785     ; 1.629      ;
; -3.882 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg1|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.785     ; 1.629      ;
; -3.882 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg1|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.785     ; 1.629      ;
; -3.882 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg1|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.785     ; 1.629      ;
; -3.882 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg1|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.785     ; 1.629      ;
; -3.882 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg1|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.785     ; 1.629      ;
; -3.879 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg5|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.770     ; 1.641      ;
; -3.878 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg5|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.779     ; 1.631      ;
; -3.878 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg5|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.779     ; 1.631      ;
; -3.878 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.779     ; 1.631      ;
; -3.878 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg8|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.781     ; 1.629      ;
; -3.877 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg8|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.782     ; 1.627      ;
; -3.875 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg8|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.788     ; 1.619      ;
; -3.875 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg8|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.788     ; 1.619      ;
; -3.875 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg8|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.788     ; 1.619      ;
; -3.875 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg8|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.764     ; 1.643      ;
; -3.873 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg4|dataOut[0] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.780     ; 1.625      ;
; -3.873 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg4|dataOut[1] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.780     ; 1.625      ;
; -3.873 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg4|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.780     ; 1.625      ;
; -3.873 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg4|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.780     ; 1.625      ;
; -3.872 ; ControlUnit:CUv03|Jal      ; RegisterFile:RFv02|registrador:reg5|dataOut[3] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.764     ; 1.640      ;
; -3.870 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg8|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.789     ; 1.613      ;
; -3.870 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg8|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.789     ; 1.613      ;
; -3.869 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg4|dataOut[4] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.784     ; 1.617      ;
; -3.869 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg4|dataOut[5] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.784     ; 1.617      ;
; -3.869 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.784     ; 1.617      ;
; -3.867 ; ControlUnit:CUv03|MemtoReg ; RegisterFile:RFv02|registrador:reg8|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.807     ; 1.592      ;
; -3.864 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg5|dataOut[2] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.783     ; 1.613      ;
; -3.864 ; ControlUnit:CUv03|RegDst   ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ; SW[15]       ; freq_divider:comb_77|clk_out ; 0.500        ; -2.783     ; 1.613      ;
+--------+----------------------------+------------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                            ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -3.364 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.356      ;
; -3.364 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.356      ;
; -3.364 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.356      ;
; -3.364 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.356      ;
; -3.364 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.356      ;
; -3.364 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.356      ;
; -3.364 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.356      ;
; -3.364 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.356      ;
; -3.336 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.328      ;
; -3.336 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.328      ;
; -3.336 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.328      ;
; -3.336 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.328      ;
; -3.336 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.328      ;
; -3.336 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.328      ;
; -3.336 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.328      ;
; -3.336 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.328      ;
; -3.326 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.318      ;
; -3.326 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.318      ;
; -3.326 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.318      ;
; -3.326 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.318      ;
; -3.326 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.318      ;
; -3.326 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.318      ;
; -3.326 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.318      ;
; -3.326 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.318      ;
; -3.322 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.314      ;
; -3.322 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.314      ;
; -3.322 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.314      ;
; -3.322 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.314      ;
; -3.322 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.314      ;
; -3.322 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.314      ;
; -3.322 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.314      ;
; -3.322 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.314      ;
; -3.228 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.220      ;
; -3.228 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.220      ;
; -3.228 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.220      ;
; -3.228 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.220      ;
; -3.228 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.220      ;
; -3.228 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.220      ;
; -3.228 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.220      ;
; -3.228 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.220      ;
; -3.211 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.203      ;
; -3.211 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.203      ;
; -3.211 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.203      ;
; -3.211 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.203      ;
; -3.211 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.203      ;
; -3.211 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.203      ;
; -3.211 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.203      ;
; -3.211 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.203      ;
; -3.193 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.185      ;
; -3.193 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.185      ;
; -3.193 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.185      ;
; -3.193 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.185      ;
; -3.193 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.185      ;
; -3.193 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.185      ;
; -3.193 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.185      ;
; -3.193 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.185      ;
; -3.139 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.131      ;
; -3.139 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.131      ;
; -3.139 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.131      ;
; -3.139 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.131      ;
; -3.139 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.131      ;
; -3.139 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.131      ;
; -3.139 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.131      ;
; -3.139 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; -0.007     ; 4.131      ;
; -2.282 ; RegPC:RPCv03|PC[3]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.389     ; 2.925      ;
; -2.218 ; RegPC:RPCv03|PC[3]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.389     ; 2.861      ;
; -2.216 ; RegisterFile:RFv02|registrador:reg1|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.402     ; 2.846      ;
; -2.208 ; RegisterFile:RFv02|registrador:reg1|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.386     ; 2.854      ;
; -2.202 ; RegPC:RPCv03|PC[3]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.405     ; 2.829      ;
; -2.199 ; RegPC:RPCv03|PC[3]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.405     ; 2.826      ;
; -2.169 ; RegisterFile:RFv02|registrador:reg1|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.386     ; 2.815      ;
; -2.137 ; RegPC:RPCv03|PC[1]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.404     ; 2.765      ;
; -2.137 ; RegisterFile:RFv02|registrador:reg1|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.402     ; 2.767      ;
; -2.133 ; RegisterFile:RFv02|registrador:reg1|dataOut[5]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.402     ; 2.763      ;
; -2.125 ; RegisterFile:RFv02|registrador:reg1|dataOut[5]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.386     ; 2.771      ;
; -2.125 ; RegisterFile:RFv02|registrador:reg1|dataOut[1]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.386     ; 2.771      ;
; -2.116 ; RegisterFile:RFv02|registrador:reg6|dataOut[7]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.396     ; 2.752      ;
; -2.109 ; RegPC:RPCv03|PC[7]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.404     ; 2.737      ;
; -2.101 ; RegisterFile:RFv02|registrador:reg2|dataOut[2]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.398     ; 2.735      ;
; -2.086 ; RegisterFile:RFv02|registrador:reg1|dataOut[5]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.386     ; 2.732      ;
; -2.073 ; RegPC:RPCv03|PC[1]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.404     ; 2.701      ;
; -2.072 ; RegisterFile:RFv02|registrador:reg1|dataOut[1]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.386     ; 2.718      ;
; -2.069 ; RegisterFile:RFv02|registrador:reg5|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.413     ; 2.688      ;
; -2.064 ; RegisterFile:RFv02|registrador:reg5|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.413     ; 2.683      ;
; -2.057 ; RegPC:RPCv03|PC[1]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.420     ; 2.669      ;
; -2.054 ; RegPC:RPCv03|PC[1]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.420     ; 2.666      ;
; -2.054 ; RegisterFile:RFv02|registrador:reg1|dataOut[5]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.402     ; 2.684      ;
; -2.050 ; RegisterFile:RFv02|registrador:reg6|dataOut[7]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.396     ; 2.686      ;
; -2.049 ; RegisterFile:RFv02|registrador:reg2|dataOut[3]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.392     ; 2.689      ;
; -2.044 ; RegisterFile:RFv02|registrador:reg5|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.397     ; 2.679      ;
; -2.041 ; RegisterFile:RFv02|registrador:reg1|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.393     ; 2.680      ;
; -2.041 ; RegPC:RPCv03|PC[2]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.404     ; 2.669      ;
; -2.040 ; RegisterFile:RFv02|registrador:reg5|dataOut[2]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.413     ; 2.659      ;
; -2.040 ; RegisterFile:RFv02|registrador:reg5|dataOut[2]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.413     ; 2.659      ;
; -2.036 ; RegPC:RPCv03|PC[5]                                                                                                  ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.404     ; 2.664      ;
; -2.022 ; RegisterFile:RFv02|registrador:reg4|dataOut[7]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.396     ; 2.658      ;
; -2.016 ; RegisterFile:RFv02|registrador:reg2|dataOut[6]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.392     ; 2.656      ;
; -2.014 ; RegisterFile:RFv02|registrador:reg5|dataOut[4]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.413     ; 2.633      ;
; -2.014 ; RegisterFile:RFv02|registrador:reg7|dataOut[5]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.396     ; 2.650      ;
; -2.013 ; RegisterFile:RFv02|registrador:reg1|dataOut[7]                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; freq_divider:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.402     ; 2.643      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SW[15]'                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -2.765 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.355      ; 3.148      ;
; -2.765 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.355      ; 3.148      ;
; -2.765 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.355      ; 3.148      ;
; -2.765 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.355      ; 3.148      ;
; -2.765 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.355      ; 3.148      ;
; -2.765 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.355      ; 3.148      ;
; -2.765 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.355      ; 3.148      ;
; -2.765 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 0.500        ; 0.355      ; 3.148      ;
; -2.560 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.605      ; 4.304      ;
; -2.560 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.605      ; 4.304      ;
; -2.560 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.605      ; 4.304      ;
; -2.560 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.605      ; 4.304      ;
; -2.560 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.605      ; 4.304      ;
; -2.560 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.605      ; 4.304      ;
; -2.560 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.605      ; 4.304      ;
; -2.560 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|Jal           ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.605      ; 4.304      ;
; -2.486 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.648      ; 4.232      ;
; -2.486 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.648      ; 4.232      ;
; -2.486 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.648      ; 4.232      ;
; -2.486 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.648      ; 4.232      ;
; -2.486 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.648      ; 4.232      ;
; -2.486 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.648      ; 4.232      ;
; -2.486 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.648      ; 4.232      ;
; -2.486 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.648      ; 4.232      ;
; -2.426 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.604      ; 4.175      ;
; -2.426 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.604      ; 4.175      ;
; -2.426 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.604      ; 4.175      ;
; -2.426 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.604      ; 4.175      ;
; -2.426 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.604      ; 4.175      ;
; -2.426 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.604      ; 4.175      ;
; -2.426 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.604      ; 4.175      ;
; -2.426 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|ULAControl[0] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.604      ; 4.175      ;
; -2.389 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.602      ; 4.148      ;
; -2.389 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.602      ; 4.148      ;
; -2.389 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.602      ; 4.148      ;
; -2.389 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.602      ; 4.148      ;
; -2.389 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.602      ; 4.148      ;
; -2.389 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.602      ; 4.148      ;
; -2.389 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.602      ; 4.148      ;
; -2.389 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.602      ; 4.148      ;
; -2.380 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.607      ; 4.143      ;
; -2.380 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.607      ; 4.143      ;
; -2.380 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.607      ; 4.143      ;
; -2.380 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.607      ; 4.143      ;
; -2.380 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.607      ; 4.143      ;
; -2.380 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.607      ; 4.143      ;
; -2.380 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.607      ; 4.143      ;
; -2.380 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.607      ; 4.143      ;
; -2.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.619      ; 4.139      ;
; -2.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.619      ; 4.139      ;
; -2.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.619      ; 4.139      ;
; -2.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.619      ; 4.139      ;
; -2.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.619      ; 4.139      ;
; -2.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.619      ; 4.139      ;
; -2.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.619      ; 4.139      ;
; -2.377 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|Jump          ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.619      ; 4.139      ;
; -2.318 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.614      ; 4.152      ;
; -2.318 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.614      ; 4.152      ;
; -2.318 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.614      ; 4.152      ;
; -2.318 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.614      ; 4.152      ;
; -2.318 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.614      ; 4.152      ;
; -2.318 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.614      ; 4.152      ;
; -2.318 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.614      ; 4.152      ;
; -2.318 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|RegDst        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.614      ; 4.152      ;
; -2.279 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.608      ; 4.015      ;
; -2.279 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.608      ; 4.015      ;
; -2.279 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.608      ; 4.015      ;
; -2.279 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.608      ; 4.015      ;
; -2.279 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.608      ; 4.015      ;
; -2.279 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.608      ; 4.015      ;
; -2.279 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.608      ; 4.015      ;
; -2.279 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.608      ; 4.015      ;
; -2.232 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.618      ; 4.007      ;
; -2.232 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.618      ; 4.007      ;
; -2.232 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.618      ; 4.007      ;
; -2.232 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.618      ; 4.007      ;
; -2.232 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.618      ; 4.007      ;
; -2.232 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.618      ; 4.007      ;
; -2.232 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.618      ; 4.007      ;
; -2.232 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.618      ; 4.007      ;
; -2.218 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.617      ; 4.059      ;
; -2.218 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.617      ; 4.059      ;
; -2.218 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.617      ; 4.059      ;
; -2.218 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.617      ; 4.059      ;
; -2.218 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.617      ; 4.059      ;
; -2.218 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.617      ; 4.059      ;
; -2.218 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.617      ; 4.059      ;
; -2.218 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.617      ; 4.059      ;
; -2.056 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.660      ; 3.928      ;
; -2.056 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.660      ; 3.928      ;
; -2.056 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.660      ; 3.928      ;
; -2.056 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.660      ; 3.928      ;
; -2.056 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.660      ; 3.928      ;
; -2.056 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.660      ; 3.928      ;
; -2.056 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.660      ; 3.928      ;
; -2.056 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.500        ; 1.660      ; 3.928      ;
; -1.705 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 1.000        ; 0.915      ; 3.148      ;
; -1.705 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 1.000        ; 0.915      ; 3.148      ;
; -1.705 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 1.000        ; 0.915      ; 3.148      ;
; -1.705 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|ULAControl[2] ; CLOCK_50     ; SW[15]      ; 1.000        ; 0.915      ; 3.148      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SW[15]'                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -2.069 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULASrc        ; SW[15]       ; SW[15]      ; 0.000        ; 5.092      ; 3.023      ;
; -1.982 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegWrite      ; SW[15]       ; SW[15]      ; 0.000        ; 5.039      ; 3.057      ;
; -1.978 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[1] ; SW[15]       ; SW[15]      ; 0.000        ; 5.040      ; 3.062      ;
; -1.884 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemWrite      ; SW[15]       ; SW[15]      ; 0.000        ; 5.034      ; 3.150      ;
; -1.864 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULASrc        ; SW[15]       ; SW[15]      ; 0.000        ; 4.887      ; 3.023      ;
; -1.847 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegtoPC       ; SW[15]       ; SW[15]      ; 0.000        ; 5.049      ; 3.202      ;
; -1.846 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemtoReg      ; SW[15]       ; SW[15]      ; 0.000        ; 5.080      ; 3.234      ;
; -1.831 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[0] ; SW[15]       ; SW[15]      ; 0.000        ; 5.036      ; 3.205      ;
; -1.813 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Branch        ; SW[15]       ; SW[15]      ; 0.000        ; 5.050      ; 3.237      ;
; -1.777 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegWrite      ; SW[15]       ; SW[15]      ; 0.000        ; 4.834      ; 3.057      ;
; -1.773 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[1] ; SW[15]       ; SW[15]      ; 0.000        ; 4.835      ; 3.062      ;
; -1.769 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jump          ; SW[15]       ; SW[15]      ; 0.000        ; 5.051      ; 3.282      ;
; -1.751 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegDst        ; SW[15]       ; SW[15]      ; 0.000        ; 5.046      ; 3.295      ;
; -1.731 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jal           ; SW[15]       ; SW[15]      ; 0.000        ; 5.037      ; 3.306      ;
; -1.687 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[2] ; SW[15]       ; SW[15]      ; 0.000        ; 3.787      ; 2.100      ;
; -1.679 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemWrite      ; SW[15]       ; SW[15]      ; 0.000        ; 4.829      ; 3.150      ;
; -1.642 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegtoPC       ; SW[15]       ; SW[15]      ; 0.000        ; 4.844      ; 3.202      ;
; -1.641 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemtoReg      ; SW[15]       ; SW[15]      ; 0.000        ; 4.875      ; 3.234      ;
; -1.626 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[0] ; SW[15]       ; SW[15]      ; 0.000        ; 4.831      ; 3.205      ;
; -1.608 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Branch        ; SW[15]       ; SW[15]      ; 0.000        ; 4.845      ; 3.237      ;
; -1.569 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULASrc        ; SW[15]       ; SW[15]      ; -0.500       ; 5.092      ; 3.023      ;
; -1.564 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jump          ; SW[15]       ; SW[15]      ; 0.000        ; 4.846      ; 3.282      ;
; -1.546 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegDst        ; SW[15]       ; SW[15]      ; 0.000        ; 4.841      ; 3.295      ;
; -1.526 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jal           ; SW[15]       ; SW[15]      ; 0.000        ; 4.832      ; 3.306      ;
; -1.482 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegWrite      ; SW[15]       ; SW[15]      ; -0.500       ; 5.039      ; 3.057      ;
; -1.482 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[2] ; SW[15]       ; SW[15]      ; 0.000        ; 3.582      ; 2.100      ;
; -1.478 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[1] ; SW[15]       ; SW[15]      ; -0.500       ; 5.040      ; 3.062      ;
; -1.384 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemWrite      ; SW[15]       ; SW[15]      ; -0.500       ; 5.034      ; 3.150      ;
; -1.364 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULASrc        ; SW[15]       ; SW[15]      ; -0.500       ; 4.887      ; 3.023      ;
; -1.347 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegtoPC       ; SW[15]       ; SW[15]      ; -0.500       ; 5.049      ; 3.202      ;
; -1.346 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemtoReg      ; SW[15]       ; SW[15]      ; -0.500       ; 5.080      ; 3.234      ;
; -1.331 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[0] ; SW[15]       ; SW[15]      ; -0.500       ; 5.036      ; 3.205      ;
; -1.313 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Branch        ; SW[15]       ; SW[15]      ; -0.500       ; 5.050      ; 3.237      ;
; -1.277 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegWrite      ; SW[15]       ; SW[15]      ; -0.500       ; 4.834      ; 3.057      ;
; -1.273 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[1] ; SW[15]       ; SW[15]      ; -0.500       ; 4.835      ; 3.062      ;
; -1.269 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jump          ; SW[15]       ; SW[15]      ; -0.500       ; 5.051      ; 3.282      ;
; -1.251 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegDst        ; SW[15]       ; SW[15]      ; -0.500       ; 5.046      ; 3.295      ;
; -1.231 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jal           ; SW[15]       ; SW[15]      ; -0.500       ; 5.037      ; 3.306      ;
; -1.187 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[2] ; SW[15]       ; SW[15]      ; -0.500       ; 3.787      ; 2.100      ;
; -1.179 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemWrite      ; SW[15]       ; SW[15]      ; -0.500       ; 4.829      ; 3.150      ;
; -1.142 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegtoPC       ; SW[15]       ; SW[15]      ; -0.500       ; 4.844      ; 3.202      ;
; -1.141 ; SW[15]                                                                                                              ; ControlUnit:CUv03|MemtoReg      ; SW[15]       ; SW[15]      ; -0.500       ; 4.875      ; 3.234      ;
; -1.126 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[0] ; SW[15]       ; SW[15]      ; -0.500       ; 4.831      ; 3.205      ;
; -1.108 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Branch        ; SW[15]       ; SW[15]      ; -0.500       ; 4.845      ; 3.237      ;
; -1.064 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jump          ; SW[15]       ; SW[15]      ; -0.500       ; 4.846      ; 3.282      ;
; -1.046 ; SW[15]                                                                                                              ; ControlUnit:CUv03|RegDst        ; SW[15]       ; SW[15]      ; -0.500       ; 4.841      ; 3.295      ;
; -1.026 ; SW[15]                                                                                                              ; ControlUnit:CUv03|Jal           ; SW[15]       ; SW[15]      ; -0.500       ; 4.832      ; 3.306      ;
; -0.982 ; SW[15]                                                                                                              ; ControlUnit:CUv03|ULAControl[2] ; SW[15]       ; SW[15]      ; -0.500       ; 3.582      ; 2.100      ;
; -0.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.380      ; 3.026      ;
; -0.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.380      ; 3.026      ;
; -0.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.380      ; 3.026      ;
; -0.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.380      ; 3.026      ;
; -0.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.380      ; 3.026      ;
; -0.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.380      ; 3.026      ;
; -0.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.380      ; 3.026      ;
; -0.354 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|RegtoPC       ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.380      ; 3.026      ;
; -0.347 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.381      ; 3.034      ;
; -0.347 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.381      ; 3.034      ;
; -0.347 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.381      ; 3.034      ;
; -0.347 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.381      ; 3.034      ;
; -0.347 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.381      ; 3.034      ;
; -0.347 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.381      ; 3.034      ;
; -0.347 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.381      ; 3.034      ;
; -0.347 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|Branch        ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.381      ; 3.034      ;
; -0.238 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.370      ; 3.132      ;
; -0.238 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.370      ; 3.132      ;
; -0.238 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.370      ; 3.132      ;
; -0.238 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.370      ; 3.132      ;
; -0.238 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.370      ; 3.132      ;
; -0.238 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.370      ; 3.132      ;
; -0.238 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.370      ; 3.132      ;
; -0.238 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|RegWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.370      ; 3.132      ;
; -0.233 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.365      ; 3.132      ;
; -0.233 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.365      ; 3.132      ;
; -0.233 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.365      ; 3.132      ;
; -0.233 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.365      ; 3.132      ;
; -0.233 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.365      ; 3.132      ;
; -0.233 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.365      ; 3.132      ;
; -0.233 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.365      ; 3.132      ;
; -0.233 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|MemWrite      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.365      ; 3.132      ;
; -0.195 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.411      ; 3.216      ;
; -0.195 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.411      ; 3.216      ;
; -0.195 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.411      ; 3.216      ;
; -0.195 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.411      ; 3.216      ;
; -0.195 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.411      ; 3.216      ;
; -0.195 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.411      ; 3.216      ;
; -0.195 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.411      ; 3.216      ;
; -0.195 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|MemtoReg      ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.411      ; 3.216      ;
; -0.117 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.371      ; 3.254      ;
; -0.117 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.371      ; 3.254      ;
; -0.117 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.371      ; 3.254      ;
; -0.117 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.371      ; 3.254      ;
; -0.117 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.371      ; 3.254      ;
; -0.117 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.371      ; 3.254      ;
; -0.117 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.371      ; 3.254      ;
; -0.117 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.371      ; 3.254      ;
; -0.091 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.423      ; 3.332      ;
; -0.091 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.423      ; 3.332      ;
; -0.091 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.423      ; 3.332      ;
; -0.091 ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:CUv03|ULASrc        ; CLOCK_50     ; SW[15]      ; 0.000        ; 3.423      ; 3.332      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ControlUnit:CUv03|ULAControl[1]'                                                                                                                                          ;
+--------+------------------------------------------------+----------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.192 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[1] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.855      ; 0.663      ;
; -1.147 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[2] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.858      ; 0.711      ;
; -1.143 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[3] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.858      ; 0.715      ;
; -1.107 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[7] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.857      ; 0.750      ;
; -1.073 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[5] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.867      ; 0.794      ;
; -1.062 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[6] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.865      ; 0.803      ;
; -1.041 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[4] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.867      ; 0.826      ;
; -0.781 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[0] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.790      ; 1.009      ;
; -0.692 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[1] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.855      ; 0.663      ;
; -0.647 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[2] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.858      ; 0.711      ;
; -0.643 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[3] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.858      ; 0.715      ;
; -0.607 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[7] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.857      ; 0.750      ;
; -0.573 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[5] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.867      ; 0.794      ;
; -0.562 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[6] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.865      ; 0.803      ;
; -0.541 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[4] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.867      ; 0.826      ;
; -0.281 ; ControlUnit:CUv03|ULAControl[1]                ; ULA:ULAv03|result[0] ; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.790      ; 1.009      ;
; 0.752  ; SW[15]                                         ; ULA:ULAv03|result[7] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.857      ; 2.609      ;
; 0.845  ; SW[15]                                         ; ULA:ULAv03|result[5] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.867      ; 2.712      ;
; 0.849  ; SW[15]                                         ; ULA:ULAv03|result[0] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.790      ; 2.639      ;
; 0.865  ; SW[15]                                         ; ULA:ULAv03|result[6] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.865      ; 2.730      ;
; 0.874  ; SW[15]                                         ; ULA:ULAv03|result[2] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.858      ; 2.732      ;
; 0.884  ; SW[15]                                         ; ULA:ULAv03|result[4] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.867      ; 2.751      ;
; 0.987  ; SW[15]                                         ; ULA:ULAv03|result[3] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.858      ; 2.845      ;
; 1.046  ; SW[15]                                         ; ULA:ULAv03|result[1] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; 1.855      ; 2.901      ;
; 1.051  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[1] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.169     ; 0.882      ;
; 1.252  ; SW[15]                                         ; ULA:ULAv03|result[7] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.857      ; 2.609      ;
; 1.345  ; SW[15]                                         ; ULA:ULAv03|result[5] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.867      ; 2.712      ;
; 1.349  ; SW[15]                                         ; ULA:ULAv03|result[0] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.790      ; 2.639      ;
; 1.365  ; SW[15]                                         ; ULA:ULAv03|result[6] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.865      ; 2.730      ;
; 1.374  ; SW[15]                                         ; ULA:ULAv03|result[2] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.858      ; 2.732      ;
; 1.384  ; SW[15]                                         ; ULA:ULAv03|result[4] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.867      ; 2.751      ;
; 1.444  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[5] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.157     ; 1.287      ;
; 1.450  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[6] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.159     ; 1.291      ;
; 1.451  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[4] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.157     ; 1.294      ;
; 1.487  ; SW[15]                                         ; ULA:ULAv03|result[3] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.858      ; 2.845      ;
; 1.546  ; SW[15]                                         ; ULA:ULAv03|result[1] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; 1.855      ; 2.901      ;
; 1.629  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[7] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.167     ; 1.462      ;
; 1.651  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[0] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.234     ; 1.417      ;
; 1.676  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[2] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.166     ; 1.510      ;
; 1.718  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[3] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -0.166     ; 1.552      ;
; 2.111  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[1] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.729     ; 0.882      ;
; 2.353  ; ControlUnit:CUv03|ULAControl[0]                ; ULA:ULAv03|result[0] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -1.483     ; 0.870      ;
; 2.357  ; ControlUnit:CUv03|ULAControl[0]                ; ULA:ULAv03|result[6] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -1.408     ; 0.949      ;
; 2.383  ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.201     ; 1.682      ;
; 2.384  ; RegisterFile:RFv02|registrador:reg7|dataOut[3] ; ULA:ULAv03|result[3] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.183     ; 1.701      ;
; 2.390  ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; ULA:ULAv03|result[1] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.207     ; 1.683      ;
; 2.401  ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; ULA:ULAv03|result[5] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.199     ; 1.702      ;
; 2.416  ; ControlUnit:CUv03|ULAControl[0]                ; ULA:ULAv03|result[1] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -1.418     ; 0.998      ;
; 2.421  ; ControlUnit:CUv03|ULAControl[0]                ; ULA:ULAv03|result[7] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -1.416     ; 1.005      ;
; 2.432  ; RegisterFile:RFv02|registrador:reg4|dataOut[3] ; ULA:ULAv03|result[3] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.203     ; 1.729      ;
; 2.469  ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.184     ; 1.785      ;
; 2.489  ; RegisterFile:RFv02|registrador:reg3|dataOut[3] ; ULA:ULAv03|result[3] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.205     ; 1.784      ;
; 2.495  ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.190     ; 1.805      ;
; 2.497  ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.193     ; 1.804      ;
; 2.504  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[5] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.717     ; 1.287      ;
; 2.507  ; RegisterFile:RFv02|registrador:reg7|dataOut[5] ; ULA:ULAv03|result[5] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.174     ; 1.833      ;
; 2.510  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[6] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.719     ; 1.291      ;
; 2.511  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[4] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.717     ; 1.294      ;
; 2.544  ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.200     ; 1.844      ;
; 2.554  ; ControlUnit:CUv03|ULAControl[0]                ; ULA:ULAv03|result[3] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -1.415     ; 1.139      ;
; 2.556  ; ControlUnit:CUv03|ULAControl[0]                ; ULA:ULAv03|result[2] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -1.415     ; 1.141      ;
; 2.561  ; RegisterFile:RFv02|registrador:reg3|dataOut[4] ; ULA:ULAv03|result[4] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.199     ; 1.862      ;
; 2.562  ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; ULA:ULAv03|result[5] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.174     ; 1.888      ;
; 2.580  ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.209     ; 1.871      ;
; 2.582  ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.176     ; 1.906      ;
; 2.600  ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; ULA:ULAv03|result[5] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.191     ; 1.909      ;
; 2.601  ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; ULA:ULAv03|result[4] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.174     ; 1.927      ;
; 2.602  ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; ULA:ULAv03|result[4] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.199     ; 1.903      ;
; 2.603  ; ControlUnit:CUv03|ULAControl[0]                ; ULA:ULAv03|result[5] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -1.406     ; 1.197      ;
; 2.609  ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.198     ; 1.911      ;
; 2.610  ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.201     ; 1.909      ;
; 2.610  ; ControlUnit:CUv03|ULAControl[0]                ; ULA:ULAv03|result[4] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -1.406     ; 1.204      ;
; 2.619  ; RegisterFile:RFv02|registrador:reg7|dataOut[1] ; ULA:ULAv03|result[1] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.186     ; 1.933      ;
; 2.623  ; RegisterFile:RFv02|registrador:reg2|dataOut[1] ; ULA:ULAv03|result[1] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.206     ; 1.917      ;
; 2.624  ; RegisterFile:RFv02|registrador:reg3|dataOut[1] ; ULA:ULAv03|result[1] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.208     ; 1.916      ;
; 2.644  ; RegisterFile:RFv02|registrador:reg3|dataOut[6] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.201     ; 1.943      ;
; 2.664  ; RegisterFile:RFv02|registrador:reg3|dataOut[2] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.205     ; 1.959      ;
; 2.665  ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; ULA:ULAv03|result[4] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.188     ; 1.977      ;
; 2.675  ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.205     ; 1.970      ;
; 2.677  ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.209     ; 1.968      ;
; 2.681  ; RegisterFile:RFv02|registrador:reg5|dataOut[1] ; ULA:ULAv03|result[1] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.207     ; 1.974      ;
; 2.685  ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.192     ; 1.993      ;
; 2.686  ; RegisterFile:RFv02|registrador:reg7|dataOut[5] ; ULA:ULAv03|result[7] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.184     ; 2.002      ;
; 2.687  ; RegisterFile:RFv02|registrador:reg6|dataOut[3] ; ULA:ULAv03|result[3] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.201     ; 1.986      ;
; 2.689  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[7] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.727     ; 1.462      ;
; 2.692  ; RegisterFile:RFv02|registrador:reg7|dataOut[2] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.198     ; 1.994      ;
; 2.701  ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.197     ; 2.004      ;
; 2.701  ; ControlUnit:CUv03|ULASrc                       ; ULA:ULAv03|result[0] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0.000        ; -1.539     ; 1.162      ;
; 2.703  ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.200     ; 2.003      ;
; 2.704  ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; ULA:ULAv03|result[3] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.183     ; 2.021      ;
; 2.705  ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; ULA:ULAv03|result[3] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.208     ; 1.997      ;
; 2.708  ; RegisterFile:RFv02|registrador:reg7|dataOut[5] ; ULA:ULAv03|result[4] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.174     ; 2.034      ;
; 2.711  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[0] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.794     ; 1.417      ;
; 2.716  ; RegisterFile:RFv02|registrador:reg7|dataOut[5] ; ULA:ULAv03|result[6] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.176     ; 2.040      ;
; 2.717  ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.183     ; 2.034      ;
; 2.718  ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.208     ; 2.010      ;
; 2.722  ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; ULA:ULAv03|result[5] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.190     ; 2.032      ;
; 2.723  ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; ULA:ULAv03|result[4] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.195     ; 2.028      ;
; 2.730  ; RegisterFile:RFv02|registrador:reg5|dataOut[2] ; ULA:ULAv03|result[2] ; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.200     ; 2.030      ;
; 2.736  ; ControlUnit:CUv03|ULAControl[2]                ; ULA:ULAv03|result[2] ; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; -0.500       ; -0.726     ; 1.510      ;
+--------+------------------------------------------------+----------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.134 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; SW[15]       ; CLOCK_50    ; 0.000        ; 1.711      ; 1.715      ;
; -0.098 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; SW[15]       ; CLOCK_50    ; 0.000        ; 1.711      ; 1.751      ;
; -0.092 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; SW[15]       ; CLOCK_50    ; 0.000        ; 1.711      ; 1.757      ;
; -0.088 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; SW[15]       ; CLOCK_50    ; 0.000        ; 1.711      ; 1.761      ;
; -0.083 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; SW[15]       ; CLOCK_50    ; 0.000        ; 1.711      ; 1.766      ;
; -0.080 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; SW[15]       ; CLOCK_50    ; 0.000        ; 1.711      ; 1.769      ;
; -0.038 ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; SW[15]       ; CLOCK_50    ; 0.000        ; 1.711      ; 1.811      ;
; 0.011  ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; SW[15]       ; CLOCK_50    ; 0.000        ; 1.711      ; 1.860      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.251  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.253  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.256  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.261  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.413      ;
; 0.264  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.265  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.417      ;
; 0.266  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.418      ;
; 0.280  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.432      ;
; 0.296  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.448      ;
; 0.306  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.458      ;
; 0.310  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.462      ;
; 0.319  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.472      ;
; 0.338  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.490      ;
; 0.340  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.491      ;
; 0.354  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.357  ; freq_divider:comb_77|count[13]            ; freq_divider:comb_77|count[13]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.508      ;
; 0.357  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; freq_divider:comb_77|count[14]            ; freq_divider:comb_77|count[14]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; freq_divider:comb_77|count[15]            ; freq_divider:comb_77|count[15]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; freq_divider:comb_77|count[22]            ; freq_divider:comb_77|count[22]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; freq_divider:comb_77|count[24]            ; freq_divider:comb_77|count[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; freq_divider:comb_77|count[1]             ; freq_divider:comb_77|count[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; freq_divider:comb_77|count[4]             ; freq_divider:comb_77|count[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; freq_divider:comb_77|count[17]            ; freq_divider:comb_77|count[17]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; freq_divider:comb_77|count[20]            ; freq_divider:comb_77|count[20]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; freq_divider:comb_77|count[6]             ; freq_divider:comb_77|count[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; freq_divider:comb_77|count[10]            ; freq_divider:comb_77|count[10]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; freq_divider:comb_77|count[11]            ; freq_divider:comb_77|count[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; freq_divider:comb_77|count[12]            ; freq_divider:comb_77|count[12]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; freq_divider:comb_77|count[8]             ; freq_divider:comb_77|count[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; SW[15]       ; CLOCK_50    ; -0.500       ; 1.711      ; 1.715      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; freq_divider:comb_77|count[16]            ; freq_divider:comb_77|count[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; freq_divider:comb_77|count[18]            ; freq_divider:comb_77|count[18]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; freq_divider:comb_77|count[19]            ; freq_divider:comb_77|count[19]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; freq_divider:comb_77|count[21]            ; freq_divider:comb_77|count[21]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; freq_divider:comb_77|count[5]             ; freq_divider:comb_77|count[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; freq_divider:comb_77|count[23]            ; freq_divider:comb_77|count[23]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; freq_divider:comb_77|count[25]            ; freq_divider:comb_77|count[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; freq_divider:comb_77|count[7]             ; freq_divider:comb_77|count[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; freq_divider:comb_77|count[0]             ; freq_divider:comb_77|count[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; freq_divider:comb_77|count[2]             ; freq_divider:comb_77|count[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; freq_divider:comb_77|count[3]             ; freq_divider:comb_77|count[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.384  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.384  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.385  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.385  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.387  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.388  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.540      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.543      ;
; 0.402  ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; SW[15]       ; CLOCK_50    ; -0.500       ; 1.711      ; 1.751      ;
; 0.408  ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; SW[15]       ; CLOCK_50    ; -0.500       ; 1.711      ; 1.757      ;
; 0.409  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.561      ;
; 0.410  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.562      ;
; 0.412  ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; SW[15]       ; CLOCK_50    ; -0.500       ; 1.711      ; 1.761      ;
; 0.417  ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; SW[15]       ; CLOCK_50    ; -0.500       ; 1.711      ; 1.766      ;
; 0.420  ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; SW[15]       ; CLOCK_50    ; -0.500       ; 1.711      ; 1.769      ;
; 0.438  ; freq_divider:comb_77|count[9]             ; freq_divider:comb_77|count[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.590      ;
; 0.451  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.603      ;
; 0.456  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.608      ;
; 0.457  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.609      ;
; 0.457  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.609      ;
; 0.458  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.611      ;
; 0.462  ; SW[15]                                    ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; SW[15]       ; CLOCK_50    ; -0.500       ; 1.711      ; 1.811      ;
; 0.463  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.615      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freq_divider:comb_77|clk_out'                                                                                                                                                                ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.141 ; SW[15]                                         ; RegPC:RPCv03|PC[6]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.066      ; 2.359      ;
; 0.181 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.055      ; 2.388      ;
; 0.181 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.055      ; 2.388      ;
; 0.182 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.053      ; 2.387      ;
; 0.182 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.053      ; 2.387      ;
; 0.182 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.053      ; 2.387      ;
; 0.182 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.053      ; 2.387      ;
; 0.186 ; SW[15]                                         ; RegPC:RPCv03|PC[0]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.066      ; 2.404      ;
; 0.191 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.055      ; 2.398      ;
; 0.194 ; SW[15]                                         ; RegPC:RPCv03|PC[2]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.065      ; 2.411      ;
; 0.197 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.058      ; 2.407      ;
; 0.197 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.058      ; 2.407      ;
; 0.197 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.058      ; 2.407      ;
; 0.197 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.058      ; 2.407      ;
; 0.198 ; SW[15]                                         ; RegPC:RPCv03|PC[7]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.065      ; 2.415      ;
; 0.201 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.057      ; 2.410      ;
; 0.201 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.057      ; 2.410      ;
; 0.201 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.057      ; 2.410      ;
; 0.201 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.057      ; 2.410      ;
; 0.201 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.057      ; 2.410      ;
; 0.204 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.052      ; 2.408      ;
; 0.204 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.052      ; 2.408      ;
; 0.205 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.061      ; 2.418      ;
; 0.205 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.056      ; 2.413      ;
; 0.205 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.061      ; 2.418      ;
; 0.205 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.061      ; 2.418      ;
; 0.205 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.056      ; 2.413      ;
; 0.205 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.061      ; 2.418      ;
; 0.209 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.053      ; 2.414      ;
; 0.209 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.053      ; 2.414      ;
; 0.209 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.053      ; 2.414      ;
; 0.211 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.062      ; 2.425      ;
; 0.211 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.062      ; 2.425      ;
; 0.211 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.062      ; 2.425      ;
; 0.215 ; Par_OUT:P_OUTv1|DataOut[0]                     ; Par_OUT:P_OUTv1|DataOut[0]                     ; freq_divider:comb_77|clk_out ; freq_divider:comb_77|clk_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.058      ; 2.425      ;
; 0.218 ; SW[15]                                         ; RegPC:RPCv03|PC[4]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.066      ; 2.436      ;
; 0.221 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.068      ; 2.441      ;
; 0.225 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.049      ; 2.426      ;
; 0.227 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.068      ; 2.447      ;
; 0.229 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.050      ; 2.431      ;
; 0.230 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.051      ; 2.433      ;
; 0.236 ; SW[15]                                         ; RegPC:RPCv03|PC[1]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.065      ; 2.453      ;
; 0.238 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.041      ; 2.431      ;
; 0.238 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.041      ; 2.431      ;
; 0.238 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.041      ; 2.431      ;
; 0.238 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.041      ; 2.431      ;
; 0.242 ; SW[15]                                         ; RegPC:RPCv03|PC[5]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.065      ; 2.459      ;
; 0.244 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.043      ; 2.439      ;
; 0.246 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.041      ; 2.439      ;
; 0.246 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.041      ; 2.439      ;
; 0.301 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.047      ; 2.500      ;
; 0.301 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.047      ; 2.500      ;
; 0.301 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.047      ; 2.500      ;
; 0.301 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.047      ; 2.500      ;
; 0.301 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.047      ; 2.500      ;
; 0.301 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.047      ; 2.500      ;
; 0.301 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.047      ; 2.500      ;
; 0.301 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg1|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.047      ; 2.500      ;
; 0.308 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.063      ; 2.523      ;
; 0.308 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.063      ; 2.523      ;
; 0.308 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.063      ; 2.523      ;
; 0.308 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.063      ; 2.523      ;
; 0.312 ; SW[15]                                         ; RegPC:RPCv03|PC[3]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.050      ; 2.514      ;
; 0.341 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.062      ; 2.555      ;
; 0.360 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.059      ; 2.571      ;
; 0.360 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.059      ; 2.571      ;
; 0.402 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.061      ; 2.615      ;
; 0.408 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.059      ; 2.619      ;
; 0.415 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.066      ; 2.633      ;
; 0.415 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.066      ; 2.633      ;
; 0.415 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.066      ; 2.633      ;
; 0.415 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.066      ; 2.633      ;
; 0.510 ; SW[15]                                         ; Par_OUT:P_OUTv1|DataOut[0]                     ; SW[15]                       ; freq_divider:comb_77|clk_out ; 0.000        ; 2.056      ; 2.718      ;
; 0.641 ; SW[15]                                         ; RegPC:RPCv03|PC[6]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.066      ; 2.359      ;
; 0.651 ; RegisterFile:RFv02|registrador:reg7|dataOut[0] ; Par_OUT:P_OUTv1|DataOut[0]                     ; freq_divider:comb_77|clk_out ; freq_divider:comb_77|clk_out ; 0.000        ; 0.000      ; 0.803      ;
; 0.681 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.055      ; 2.388      ;
; 0.681 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.055      ; 2.388      ;
; 0.682 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.053      ; 2.387      ;
; 0.682 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[3] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.053      ; 2.387      ;
; 0.682 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.053      ; 2.387      ;
; 0.682 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg2|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.053      ; 2.387      ;
; 0.686 ; SW[15]                                         ; RegPC:RPCv03|PC[0]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.066      ; 2.404      ;
; 0.691 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.055      ; 2.398      ;
; 0.694 ; SW[15]                                         ; RegPC:RPCv03|PC[2]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.065      ; 2.411      ;
; 0.697 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[2] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.058      ; 2.407      ;
; 0.697 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.058      ; 2.407      ;
; 0.697 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.058      ; 2.407      ;
; 0.697 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg5|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.058      ; 2.407      ;
; 0.698 ; SW[15]                                         ; RegPC:RPCv03|PC[7]                             ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.065      ; 2.415      ;
; 0.701 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.057      ; 2.410      ;
; 0.701 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[4] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.057      ; 2.410      ;
; 0.701 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.057      ; 2.410      ;
; 0.701 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg6|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.057      ; 2.410      ;
; 0.701 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.057      ; 2.410      ;
; 0.704 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[6] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.052      ; 2.408      ;
; 0.704 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg8|dataOut[5] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.052      ; 2.408      ;
; 0.705 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.061      ; 2.418      ;
; 0.705 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg7|dataOut[0] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.056      ; 2.413      ;
; 0.705 ; SW[15]                                         ; RegisterFile:RFv02|registrador:reg4|dataOut[1] ; SW[15]                       ; freq_divider:comb_77|clk_out ; -0.500       ; 2.061      ; 2.418      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RamMemv02|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SW[15]'                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; SW[15] ; Rise       ; SW[15]                             ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|Branch|datad                 ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|Branch|datad                 ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|Jal|datad                    ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|Jal|datad                    ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|Jump|datad                   ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|Jump|datad                   ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|MemWrite|datad               ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|MemWrite|datad               ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|MemtoReg|datac               ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|MemtoReg|datac               ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|RegDst|datad                 ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|RegDst|datad                 ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|RegWrite|datad               ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|RegWrite|datad               ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|RegtoPC|datad                ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|RegtoPC|datad                ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|Selector16~8clkctrl|inclk[0] ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|Selector16~8clkctrl|inclk[0] ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|Selector16~8clkctrl|outclk   ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|Selector16~8clkctrl|outclk   ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|Selector16~8|combout         ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|Selector16~8|combout         ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|ULAControl[0]|datad          ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|ULAControl[0]|datad          ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|ULAControl[1]|datad          ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|ULAControl[1]|datad          ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|ULAControl[2]|dataa          ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|ULAControl[2]|dataa          ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; CUv03|ULASrc|datac                 ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; CUv03|ULASrc|datac                 ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|Branch           ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|Branch           ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|Jal              ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|Jal              ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|Jump             ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|Jump             ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|MemWrite         ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|MemWrite         ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|MemtoReg         ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|MemtoReg         ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|RegDst           ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|RegDst           ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|RegWrite         ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|RegWrite         ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|RegtoPC          ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|RegtoPC          ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|ULAControl[0]    ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|ULAControl[0]    ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|ULAControl[1]    ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|ULAControl[1]    ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|ULAControl[2]    ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|ULAControl[2]    ;
; -1.058 ; -1.058       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; ControlUnit:CUv03|ULASrc           ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; ControlUnit:CUv03|ULASrc           ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Branch|datad                 ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Branch|datad                 ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Jal|datad                    ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Jal|datad                    ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Jump|datad                   ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Jump|datad                   ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|MemWrite|datad               ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|MemWrite|datad               ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|MemtoReg|datac               ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|MemtoReg|datac               ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|RegDst|datad                 ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|RegDst|datad                 ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|RegWrite|datad               ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|RegWrite|datad               ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|RegtoPC|datad                ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|RegtoPC|datad                ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Selector16~7|combout         ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Selector16~7|combout         ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Selector16~8clkctrl|inclk[0] ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Selector16~8clkctrl|inclk[0] ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Selector16~8clkctrl|outclk   ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Selector16~8clkctrl|outclk   ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Selector16~8|combout         ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Selector16~8|combout         ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|Selector16~8|datac           ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|Selector16~8|datac           ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|ULAControl[0]|datad          ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|ULAControl[0]|datad          ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|ULAControl[1]|datad          ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|ULAControl[1]|datad          ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|ULAControl[2]|dataa          ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|ULAControl[2]|dataa          ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Fall       ; CUv03|ULASrc|datac                 ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Fall       ; CUv03|ULASrc|datac                 ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; ControlUnit:CUv03|Branch           ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; ControlUnit:CUv03|Branch           ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; ControlUnit:CUv03|Jal              ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; ControlUnit:CUv03|Jal              ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; ControlUnit:CUv03|Jump             ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; ControlUnit:CUv03|Jump             ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; ControlUnit:CUv03|MemWrite         ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; ControlUnit:CUv03|MemWrite         ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; ControlUnit:CUv03|MemtoReg         ;
; -0.703 ; -0.703       ; 0.000          ; Low Pulse Width  ; SW[15] ; Rise       ; ControlUnit:CUv03|MemtoReg         ;
; -0.703 ; -0.703       ; 0.000          ; High Pulse Width ; SW[15] ; Rise       ; ControlUnit:CUv03|RegDst           ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freq_divider:comb_77|clk_out'                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; Par_OUT:P_OUTv1|DataOut[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; Par_OUT:P_OUTv1|DataOut[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[0]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[0]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[1]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[1]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[2]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[2]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[3]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[3]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[4]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[4]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[5]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[5]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[6]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[6]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[7]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegPC:RPCv03|PC[7]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg1|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg2|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg3|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg4|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg5|dataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg6|dataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_divider:comb_77|clk_out ; Rise       ; RegisterFile:RFv02|registrador:reg6|dataOut[0] ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ControlUnit:CUv03|ULAControl[1]'                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                        ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Rise       ; CUv03|ULAControl[1]|combout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Rise       ; CUv03|ULAControl[1]|combout   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULA:ULAv03|result[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|Mux8~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|Mux8~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|Mux8~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|Mux8~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|Mux8~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|Mux8~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Rise       ; ULAv03|Mux8~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Rise       ; ULAv03|Mux8~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[0]|datad        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[0]|datad        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[2]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[2]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[3]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[3]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[4]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[4]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[5]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[5]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[6]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[6]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[7]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:CUv03|ULAControl[1] ; Fall       ; ULAv03|result[7]|datac        ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; SW[*]     ; CLOCK_50                        ; 0.150 ; 0.150 ; Rise       ; CLOCK_50                        ;
;  SW[15]   ; CLOCK_50                        ; 0.150 ; 0.150 ; Rise       ; CLOCK_50                        ;
; SW[*]     ; ControlUnit:CUv03|ULAControl[1] ; 2.598 ; 2.598 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
;  SW[15]   ; ControlUnit:CUv03|ULAControl[1] ; 2.598 ; 2.598 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
; SW[*]     ; SW[15]                          ; 0.273 ; 0.273 ; Rise       ; SW[15]                          ;
;  SW[15]   ; SW[15]                          ; 0.273 ; 0.273 ; Rise       ; SW[15]                          ;
; SW[*]     ; SW[15]                          ; 0.833 ; 0.833 ; Fall       ; SW[15]                          ;
;  SW[15]   ; SW[15]                          ; 0.833 ; 0.833 ; Fall       ; SW[15]                          ;
; SW[*]     ; freq_divider:comb_77|clk_out    ; 0.757 ; 0.757 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[0]    ; freq_divider:comb_77|clk_out    ; 0.757 ; 0.757 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[1]    ; freq_divider:comb_77|clk_out    ; 0.491 ; 0.491 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[2]    ; freq_divider:comb_77|clk_out    ; 0.249 ; 0.249 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[3]    ; freq_divider:comb_77|clk_out    ; 0.248 ; 0.248 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[4]    ; freq_divider:comb_77|clk_out    ; 0.348 ; 0.348 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[5]    ; freq_divider:comb_77|clk_out    ; 0.113 ; 0.113 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[6]    ; freq_divider:comb_77|clk_out    ; 0.293 ; 0.293 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[7]    ; freq_divider:comb_77|clk_out    ; 0.552 ; 0.552 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[15]   ; freq_divider:comb_77|clk_out    ; 0.670 ; 0.670 ; Rise       ; freq_divider:comb_77|clk_out    ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; SW[*]     ; CLOCK_50                        ; 0.134  ; 0.134  ; Rise       ; CLOCK_50                        ;
;  SW[15]   ; CLOCK_50                        ; 0.134  ; 0.134  ; Rise       ; CLOCK_50                        ;
; SW[*]     ; ControlUnit:CUv03|ULAControl[1] ; -0.752 ; -0.752 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
;  SW[15]   ; ControlUnit:CUv03|ULAControl[1] ; -0.752 ; -0.752 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
; SW[*]     ; SW[15]                          ; 2.069  ; 2.069  ; Rise       ; SW[15]                          ;
;  SW[15]   ; SW[15]                          ; 2.069  ; 2.069  ; Rise       ; SW[15]                          ;
; SW[*]     ; SW[15]                          ; 1.864  ; 1.864  ; Fall       ; SW[15]                          ;
;  SW[15]   ; SW[15]                          ; 1.864  ; 1.864  ; Fall       ; SW[15]                          ;
; SW[*]     ; freq_divider:comb_77|clk_out    ; 0.605  ; 0.605  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[0]    ; freq_divider:comb_77|clk_out    ; -0.325 ; -0.325 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[1]    ; freq_divider:comb_77|clk_out    ; -0.105 ; -0.105 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[2]    ; freq_divider:comb_77|clk_out    ; 0.020  ; 0.020  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[3]    ; freq_divider:comb_77|clk_out    ; 0.193  ; 0.193  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[4]    ; freq_divider:comb_77|clk_out    ; 0.171  ; 0.171  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[5]    ; freq_divider:comb_77|clk_out    ; 0.605  ; 0.605  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[6]    ; freq_divider:comb_77|clk_out    ; 0.479  ; 0.479  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[7]    ; freq_divider:comb_77|clk_out    ; 0.161  ; 0.161  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[15]   ; freq_divider:comb_77|clk_out    ; -0.141 ; -0.141 ; Rise       ; freq_divider:comb_77|clk_out    ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+-------+-------+------------+---------------------------------+
; LCD_DATA[*]  ; CLOCK_50                        ; 4.560 ; 4.560 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[0] ; CLOCK_50                        ; 4.447 ; 4.447 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[1] ; CLOCK_50                        ; 4.433 ; 4.433 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[2] ; CLOCK_50                        ; 4.228 ; 4.228 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[3] ; CLOCK_50                        ; 4.129 ; 4.129 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[4] ; CLOCK_50                        ; 4.529 ; 4.529 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[5] ; CLOCK_50                        ; 4.560 ; 4.560 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[6] ; CLOCK_50                        ; 4.480 ; 4.480 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[7] ; CLOCK_50                        ; 4.487 ; 4.487 ; Rise       ; CLOCK_50                        ;
; LCD_EN       ; CLOCK_50                        ; 4.389 ; 4.389 ; Rise       ; CLOCK_50                        ;
; LCD_RS       ; CLOCK_50                        ; 4.578 ; 4.578 ; Rise       ; CLOCK_50                        ;
; LEDR[*]      ; ControlUnit:CUv03|ULAControl[1] ; 2.709 ;       ; Rise       ; ControlUnit:CUv03|ULAControl[1] ;
;  LEDR[5]     ; ControlUnit:CUv03|ULAControl[1] ; 2.709 ;       ; Rise       ; ControlUnit:CUv03|ULAControl[1] ;
; LEDR[*]      ; ControlUnit:CUv03|ULAControl[1] ;       ; 2.709 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
;  LEDR[5]     ; ControlUnit:CUv03|ULAControl[1] ;       ; 2.709 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
; LEDR[*]      ; SW[15]                          ; 8.307 ; 8.307 ; Rise       ; SW[15]                          ;
;  LEDR[4]     ; SW[15]                          ; 8.307 ; 8.307 ; Rise       ; SW[15]                          ;
;  LEDR[6]     ; SW[15]                          ; 7.010 ; 7.010 ; Rise       ; SW[15]                          ;
;  LEDR[7]     ; SW[15]                          ; 7.837 ; 7.837 ; Rise       ; SW[15]                          ;
;  LEDR[8]     ; SW[15]                          ; 7.737 ; 7.737 ; Rise       ; SW[15]                          ;
;  LEDR[9]     ; SW[15]                          ; 7.601 ; 7.601 ; Rise       ; SW[15]                          ;
; LEDR[*]      ; SW[15]                          ; 8.102 ; 8.102 ; Fall       ; SW[15]                          ;
;  LEDR[4]     ; SW[15]                          ; 8.102 ; 8.102 ; Fall       ; SW[15]                          ;
;  LEDR[6]     ; SW[15]                          ; 6.805 ; 6.805 ; Fall       ; SW[15]                          ;
;  LEDR[7]     ; SW[15]                          ; 7.632 ; 7.632 ; Fall       ; SW[15]                          ;
;  LEDR[8]     ; SW[15]                          ; 7.532 ; 7.532 ; Fall       ; SW[15]                          ;
;  LEDR[9]     ; SW[15]                          ; 7.396 ; 7.396 ; Fall       ; SW[15]                          ;
; LEDR[*]      ; freq_divider:comb_77|clk_out    ; 5.317 ; 5.317 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  LEDR[0]     ; freq_divider:comb_77|clk_out    ; 5.317 ; 5.317 ; Rise       ; freq_divider:comb_77|clk_out    ;
+--------------+---------------------------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+-------+-------+------------+---------------------------------+
; LCD_DATA[*]  ; CLOCK_50                        ; 4.129 ; 4.129 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[0] ; CLOCK_50                        ; 4.447 ; 4.447 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[1] ; CLOCK_50                        ; 4.433 ; 4.433 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[2] ; CLOCK_50                        ; 4.228 ; 4.228 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[3] ; CLOCK_50                        ; 4.129 ; 4.129 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[4] ; CLOCK_50                        ; 4.529 ; 4.529 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[5] ; CLOCK_50                        ; 4.560 ; 4.560 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[6] ; CLOCK_50                        ; 4.480 ; 4.480 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[7] ; CLOCK_50                        ; 4.487 ; 4.487 ; Rise       ; CLOCK_50                        ;
; LCD_EN       ; CLOCK_50                        ; 4.389 ; 4.389 ; Rise       ; CLOCK_50                        ;
; LCD_RS       ; CLOCK_50                        ; 4.578 ; 4.578 ; Rise       ; CLOCK_50                        ;
; LEDR[*]      ; ControlUnit:CUv03|ULAControl[1] ; 2.709 ;       ; Rise       ; ControlUnit:CUv03|ULAControl[1] ;
;  LEDR[5]     ; ControlUnit:CUv03|ULAControl[1] ; 2.709 ;       ; Rise       ; ControlUnit:CUv03|ULAControl[1] ;
; LEDR[*]      ; ControlUnit:CUv03|ULAControl[1] ;       ; 2.709 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
;  LEDR[5]     ; ControlUnit:CUv03|ULAControl[1] ;       ; 2.709 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
; LEDR[*]      ; SW[15]                          ; 5.807 ; 5.807 ; Rise       ; SW[15]                          ;
;  LEDR[4]     ; SW[15]                          ; 7.104 ; 7.104 ; Rise       ; SW[15]                          ;
;  LEDR[6]     ; SW[15]                          ; 5.807 ; 5.807 ; Rise       ; SW[15]                          ;
;  LEDR[7]     ; SW[15]                          ; 6.634 ; 6.634 ; Rise       ; SW[15]                          ;
;  LEDR[8]     ; SW[15]                          ; 6.534 ; 6.534 ; Rise       ; SW[15]                          ;
;  LEDR[9]     ; SW[15]                          ; 6.398 ; 6.398 ; Rise       ; SW[15]                          ;
; LEDR[*]      ; SW[15]                          ; 5.247 ; 5.247 ; Fall       ; SW[15]                          ;
;  LEDR[4]     ; SW[15]                          ; 6.544 ; 6.544 ; Fall       ; SW[15]                          ;
;  LEDR[6]     ; SW[15]                          ; 5.247 ; 5.247 ; Fall       ; SW[15]                          ;
;  LEDR[7]     ; SW[15]                          ; 6.074 ; 6.074 ; Fall       ; SW[15]                          ;
;  LEDR[8]     ; SW[15]                          ; 5.974 ; 5.974 ; Fall       ; SW[15]                          ;
;  LEDR[9]     ; SW[15]                          ; 5.838 ; 5.838 ; Fall       ; SW[15]                          ;
; LEDR[*]      ; freq_divider:comb_77|clk_out    ; 5.317 ; 5.317 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  LEDR[0]     ; freq_divider:comb_77|clk_out    ; 5.317 ; 5.317 ; Rise       ; freq_divider:comb_77|clk_out    ;
+--------------+---------------------------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+----------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                            ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                 ; -12.670   ; -3.903  ; N/A      ; N/A     ; -3.152              ;
;  CLOCK_50                        ; -7.456    ; -0.134  ; N/A      ; N/A     ; -2.000              ;
;  ControlUnit:CUv03|ULAControl[1] ; -12.670   ; -1.964  ; N/A      ; N/A     ; 0.500               ;
;  SW[15]                          ; -5.664    ; -3.903  ; N/A      ; N/A     ; -3.152              ;
;  freq_divider:comb_77|clk_out    ; -9.688    ; 0.141   ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                  ; -1132.728 ; -56.506 ; 0.0      ; 0.0     ; -619.754            ;
;  CLOCK_50                        ; -301.673  ; -0.613  ; N/A      ; N/A     ; -220.916            ;
;  ControlUnit:CUv03|ULAControl[1] ; -99.804   ; -13.238 ; N/A      ; N/A     ; 0.000               ;
;  SW[15]                          ; -62.617   ; -43.268 ; N/A      ; N/A     ; -325.838            ;
;  freq_divider:comb_77|clk_out    ; -668.634  ; 0.000   ; N/A      ; N/A     ; -73.000             ;
+----------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; SW[*]     ; CLOCK_50                        ; 1.082 ; 1.082 ; Rise       ; CLOCK_50                        ;
;  SW[15]   ; CLOCK_50                        ; 1.082 ; 1.082 ; Rise       ; CLOCK_50                        ;
; SW[*]     ; ControlUnit:CUv03|ULAControl[1] ; 6.213 ; 6.213 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
;  SW[15]   ; ControlUnit:CUv03|ULAControl[1] ; 6.213 ; 6.213 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
; SW[*]     ; SW[15]                          ; 0.740 ; 0.740 ; Rise       ; SW[15]                          ;
;  SW[15]   ; SW[15]                          ; 0.740 ; 0.740 ; Rise       ; SW[15]                          ;
; SW[*]     ; SW[15]                          ; 2.082 ; 2.082 ; Fall       ; SW[15]                          ;
;  SW[15]   ; SW[15]                          ; 2.082 ; 2.082 ; Fall       ; SW[15]                          ;
; SW[*]     ; freq_divider:comb_77|clk_out    ; 2.118 ; 2.118 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[0]    ; freq_divider:comb_77|clk_out    ; 2.118 ; 2.118 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[1]    ; freq_divider:comb_77|clk_out    ; 1.619 ; 1.619 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[2]    ; freq_divider:comb_77|clk_out    ; 1.086 ; 1.086 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[3]    ; freq_divider:comb_77|clk_out    ; 1.070 ; 1.070 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[4]    ; freq_divider:comb_77|clk_out    ; 1.279 ; 1.279 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[5]    ; freq_divider:comb_77|clk_out    ; 0.831 ; 0.831 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[6]    ; freq_divider:comb_77|clk_out    ; 1.201 ; 1.201 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[7]    ; freq_divider:comb_77|clk_out    ; 1.678 ; 1.678 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[15]   ; freq_divider:comb_77|clk_out    ; 2.018 ; 2.018 ; Rise       ; freq_divider:comb_77|clk_out    ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; SW[*]     ; CLOCK_50                        ; 0.134  ; 0.134  ; Rise       ; CLOCK_50                        ;
;  SW[15]   ; CLOCK_50                        ; 0.134  ; 0.134  ; Rise       ; CLOCK_50                        ;
; SW[*]     ; ControlUnit:CUv03|ULAControl[1] ; -0.752 ; -0.752 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
;  SW[15]   ; ControlUnit:CUv03|ULAControl[1] ; -0.752 ; -0.752 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
; SW[*]     ; SW[15]                          ; 3.903  ; 3.903  ; Rise       ; SW[15]                          ;
;  SW[15]   ; SW[15]                          ; 3.903  ; 3.903  ; Rise       ; SW[15]                          ;
; SW[*]     ; SW[15]                          ; 3.471  ; 3.471  ; Fall       ; SW[15]                          ;
;  SW[15]   ; SW[15]                          ; 3.471  ; 3.471  ; Fall       ; SW[15]                          ;
; SW[*]     ; freq_divider:comb_77|clk_out    ; 0.699  ; 0.699  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[0]    ; freq_divider:comb_77|clk_out    ; -0.325 ; -0.325 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[1]    ; freq_divider:comb_77|clk_out    ; -0.105 ; -0.105 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[2]    ; freq_divider:comb_77|clk_out    ; 0.020  ; 0.020  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[3]    ; freq_divider:comb_77|clk_out    ; 0.193  ; 0.193  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[4]    ; freq_divider:comb_77|clk_out    ; 0.171  ; 0.171  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[5]    ; freq_divider:comb_77|clk_out    ; 0.699  ; 0.699  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[6]    ; freq_divider:comb_77|clk_out    ; 0.479  ; 0.479  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[7]    ; freq_divider:comb_77|clk_out    ; 0.161  ; 0.161  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  SW[15]   ; freq_divider:comb_77|clk_out    ; -0.141 ; -0.141 ; Rise       ; freq_divider:comb_77|clk_out    ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; LCD_DATA[*]  ; CLOCK_50                        ; 8.350  ; 8.350  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[0] ; CLOCK_50                        ; 8.164  ; 8.164  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[1] ; CLOCK_50                        ; 8.062  ; 8.062  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[2] ; CLOCK_50                        ; 7.564  ; 7.564  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[3] ; CLOCK_50                        ; 7.316  ; 7.316  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[4] ; CLOCK_50                        ; 8.330  ; 8.330  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[5] ; CLOCK_50                        ; 8.350  ; 8.350  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[6] ; CLOCK_50                        ; 8.163  ; 8.163  ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[7] ; CLOCK_50                        ; 8.189  ; 8.189  ; Rise       ; CLOCK_50                        ;
; LCD_EN       ; CLOCK_50                        ; 8.030  ; 8.030  ; Rise       ; CLOCK_50                        ;
; LCD_RS       ; CLOCK_50                        ; 8.385  ; 8.385  ; Rise       ; CLOCK_50                        ;
; LEDR[*]      ; ControlUnit:CUv03|ULAControl[1] ; 5.173  ;        ; Rise       ; ControlUnit:CUv03|ULAControl[1] ;
;  LEDR[5]     ; ControlUnit:CUv03|ULAControl[1] ; 5.173  ;        ; Rise       ; ControlUnit:CUv03|ULAControl[1] ;
; LEDR[*]      ; ControlUnit:CUv03|ULAControl[1] ;        ; 5.173  ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
;  LEDR[5]     ; ControlUnit:CUv03|ULAControl[1] ;        ; 5.173  ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
; LEDR[*]      ; SW[15]                          ; 16.443 ; 16.443 ; Rise       ; SW[15]                          ;
;  LEDR[4]     ; SW[15]                          ; 16.443 ; 16.443 ; Rise       ; SW[15]                          ;
;  LEDR[6]     ; SW[15]                          ; 14.228 ; 14.228 ; Rise       ; SW[15]                          ;
;  LEDR[7]     ; SW[15]                          ; 15.556 ; 15.556 ; Rise       ; SW[15]                          ;
;  LEDR[8]     ; SW[15]                          ; 15.434 ; 15.434 ; Rise       ; SW[15]                          ;
;  LEDR[9]     ; SW[15]                          ; 15.137 ; 15.137 ; Rise       ; SW[15]                          ;
; LEDR[*]      ; SW[15]                          ; 16.011 ; 16.011 ; Fall       ; SW[15]                          ;
;  LEDR[4]     ; SW[15]                          ; 16.011 ; 16.011 ; Fall       ; SW[15]                          ;
;  LEDR[6]     ; SW[15]                          ; 13.796 ; 13.796 ; Fall       ; SW[15]                          ;
;  LEDR[7]     ; SW[15]                          ; 15.124 ; 15.124 ; Fall       ; SW[15]                          ;
;  LEDR[8]     ; SW[15]                          ; 15.002 ; 15.002 ; Fall       ; SW[15]                          ;
;  LEDR[9]     ; SW[15]                          ; 14.705 ; 14.705 ; Fall       ; SW[15]                          ;
; LEDR[*]      ; freq_divider:comb_77|clk_out    ; 9.863  ; 9.863  ; Rise       ; freq_divider:comb_77|clk_out    ;
;  LEDR[0]     ; freq_divider:comb_77|clk_out    ; 9.863  ; 9.863  ; Rise       ; freq_divider:comb_77|clk_out    ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+-------+-------+------------+---------------------------------+
; LCD_DATA[*]  ; CLOCK_50                        ; 4.129 ; 4.129 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[0] ; CLOCK_50                        ; 4.447 ; 4.447 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[1] ; CLOCK_50                        ; 4.433 ; 4.433 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[2] ; CLOCK_50                        ; 4.228 ; 4.228 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[3] ; CLOCK_50                        ; 4.129 ; 4.129 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[4] ; CLOCK_50                        ; 4.529 ; 4.529 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[5] ; CLOCK_50                        ; 4.560 ; 4.560 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[6] ; CLOCK_50                        ; 4.480 ; 4.480 ; Rise       ; CLOCK_50                        ;
;  LCD_DATA[7] ; CLOCK_50                        ; 4.487 ; 4.487 ; Rise       ; CLOCK_50                        ;
; LCD_EN       ; CLOCK_50                        ; 4.389 ; 4.389 ; Rise       ; CLOCK_50                        ;
; LCD_RS       ; CLOCK_50                        ; 4.578 ; 4.578 ; Rise       ; CLOCK_50                        ;
; LEDR[*]      ; ControlUnit:CUv03|ULAControl[1] ; 2.709 ;       ; Rise       ; ControlUnit:CUv03|ULAControl[1] ;
;  LEDR[5]     ; ControlUnit:CUv03|ULAControl[1] ; 2.709 ;       ; Rise       ; ControlUnit:CUv03|ULAControl[1] ;
; LEDR[*]      ; ControlUnit:CUv03|ULAControl[1] ;       ; 2.709 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
;  LEDR[5]     ; ControlUnit:CUv03|ULAControl[1] ;       ; 2.709 ; Fall       ; ControlUnit:CUv03|ULAControl[1] ;
; LEDR[*]      ; SW[15]                          ; 5.807 ; 5.807 ; Rise       ; SW[15]                          ;
;  LEDR[4]     ; SW[15]                          ; 7.104 ; 7.104 ; Rise       ; SW[15]                          ;
;  LEDR[6]     ; SW[15]                          ; 5.807 ; 5.807 ; Rise       ; SW[15]                          ;
;  LEDR[7]     ; SW[15]                          ; 6.634 ; 6.634 ; Rise       ; SW[15]                          ;
;  LEDR[8]     ; SW[15]                          ; 6.534 ; 6.534 ; Rise       ; SW[15]                          ;
;  LEDR[9]     ; SW[15]                          ; 6.398 ; 6.398 ; Rise       ; SW[15]                          ;
; LEDR[*]      ; SW[15]                          ; 5.247 ; 5.247 ; Fall       ; SW[15]                          ;
;  LEDR[4]     ; SW[15]                          ; 6.544 ; 6.544 ; Fall       ; SW[15]                          ;
;  LEDR[6]     ; SW[15]                          ; 5.247 ; 5.247 ; Fall       ; SW[15]                          ;
;  LEDR[7]     ; SW[15]                          ; 6.074 ; 6.074 ; Fall       ; SW[15]                          ;
;  LEDR[8]     ; SW[15]                          ; 5.974 ; 5.974 ; Fall       ; SW[15]                          ;
;  LEDR[9]     ; SW[15]                          ; 5.838 ; 5.838 ; Fall       ; SW[15]                          ;
; LEDR[*]      ; freq_divider:comb_77|clk_out    ; 5.317 ; 5.317 ; Rise       ; freq_divider:comb_77|clk_out    ;
;  LEDR[0]     ; freq_divider:comb_77|clk_out    ; 5.317 ; 5.317 ; Rise       ; freq_divider:comb_77|clk_out    ;
+--------------+---------------------------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; CLOCK_50                        ; CLOCK_50                        ; 2929     ; 0        ; 0        ; 0        ;
; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50                        ; 0        ; 8        ; 0        ; 0        ;
; freq_divider:comb_77|clk_out    ; CLOCK_50                        ; 1440     ; 0        ; 0        ; 0        ;
; SW[15]                          ; CLOCK_50                        ; 8        ; 8        ; 0        ; 0        ;
; CLOCK_50                        ; ControlUnit:CUv03|ULAControl[1] ; 0        ; 0        ; 21928    ; 0        ;
; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0        ; 0        ; 18       ; 18       ;
; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; 0        ; 0        ; 1218     ; 0        ;
; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0        ; 0        ; 664      ; 664      ;
; CLOCK_50                        ; freq_divider:comb_77|clk_out    ; 5184     ; 0        ; 0        ; 0        ;
; ControlUnit:CUv03|ULAControl[1] ; freq_divider:comb_77|clk_out    ; 0        ; 936      ; 0        ; 0        ;
; freq_divider:comb_77|clk_out    ; freq_divider:comb_77|clk_out    ; 508      ; 0        ; 0        ; 0        ;
; SW[15]                          ; freq_divider:comb_77|clk_out    ; 1154     ; 1154     ; 0        ; 0        ;
; CLOCK_50                        ; SW[15]                          ; 2144     ; 0        ; 2144     ; 0        ;
; SW[15]                          ; SW[15]                          ; 130      ; 130      ; 130      ; 130      ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; CLOCK_50                        ; CLOCK_50                        ; 2929     ; 0        ; 0        ; 0        ;
; ControlUnit:CUv03|ULAControl[1] ; CLOCK_50                        ; 0        ; 8        ; 0        ; 0        ;
; freq_divider:comb_77|clk_out    ; CLOCK_50                        ; 1440     ; 0        ; 0        ; 0        ;
; SW[15]                          ; CLOCK_50                        ; 8        ; 8        ; 0        ; 0        ;
; CLOCK_50                        ; ControlUnit:CUv03|ULAControl[1] ; 0        ; 0        ; 21928    ; 0        ;
; ControlUnit:CUv03|ULAControl[1] ; ControlUnit:CUv03|ULAControl[1] ; 0        ; 0        ; 18       ; 18       ;
; freq_divider:comb_77|clk_out    ; ControlUnit:CUv03|ULAControl[1] ; 0        ; 0        ; 1218     ; 0        ;
; SW[15]                          ; ControlUnit:CUv03|ULAControl[1] ; 0        ; 0        ; 664      ; 664      ;
; CLOCK_50                        ; freq_divider:comb_77|clk_out    ; 5184     ; 0        ; 0        ; 0        ;
; ControlUnit:CUv03|ULAControl[1] ; freq_divider:comb_77|clk_out    ; 0        ; 936      ; 0        ; 0        ;
; freq_divider:comb_77|clk_out    ; freq_divider:comb_77|clk_out    ; 508      ; 0        ; 0        ; 0        ;
; SW[15]                          ; freq_divider:comb_77|clk_out    ; 1154     ; 1154     ; 0        ; 0        ;
; CLOCK_50                        ; SW[15]                          ; 2144     ; 0        ; 2144     ; 0        ;
; SW[15]                          ; SW[15]                          ; 130      ; 130      ; 130      ; 130      ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 115   ; 115  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Aug 26 19:04:16 2022
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name freq_divider:comb_77|clk_out freq_divider:comb_77|clk_out
    Info (332105): create_clock -period 1.000 -name SW[15] SW[15]
    Info (332105): create_clock -period 1.000 -name ControlUnit:CUv03|ULAControl[1] ControlUnit:CUv03|ULAControl[1]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: CUv03|Selector16~4  from: datac  to: combout
    Info (332098): Cell: CUv03|WideOr1~0  from: dataa  to: combout
    Info (332098): Cell: CUv03|WideOr1~0  from: datac  to: combout
    Info (332098): Cell: CUv03|WideOr1~0  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.670
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.670       -99.804 ControlUnit:CUv03|ULAControl[1] 
    Info (332119):    -9.688      -668.634 freq_divider:comb_77|clk_out 
    Info (332119):    -7.456      -301.673 CLOCK_50 
    Info (332119):    -5.664       -62.617 SW[15] 
Info (332146): Worst-case hold slack is -3.903
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.903       -43.268 SW[15] 
    Info (332119):    -1.964       -13.238 ControlUnit:CUv03|ULAControl[1] 
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 freq_divider:comb_77|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.152
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.152      -325.838 SW[15] 
    Info (332119):    -2.000      -220.916 CLOCK_50 
    Info (332119):    -0.500       -73.000 freq_divider:comb_77|clk_out 
    Info (332119):     0.500         0.000 ControlUnit:CUv03|ULAControl[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: CUv03|Selector16~4  from: datac  to: combout
    Info (332098): Cell: CUv03|WideOr1~0  from: dataa  to: combout
    Info (332098): Cell: CUv03|WideOr1~0  from: datac  to: combout
    Info (332098): Cell: CUv03|WideOr1~0  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.477
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.477       -43.117 ControlUnit:CUv03|ULAControl[1] 
    Info (332119):    -4.117      -281.822 freq_divider:comb_77|clk_out 
    Info (332119):    -3.364       -94.564 CLOCK_50 
    Info (332119):    -2.765       -28.486 SW[15] 
Info (332146): Worst-case hold slack is -2.069
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.069       -22.188 SW[15] 
    Info (332119):    -1.192        -8.546 ControlUnit:CUv03|ULAControl[1] 
    Info (332119):    -0.134        -0.613 CLOCK_50 
    Info (332119):     0.141         0.000 freq_divider:comb_77|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -220.916 CLOCK_50 
    Info (332119):    -1.222      -104.584 SW[15] 
    Info (332119):    -0.500       -73.000 freq_divider:comb_77|clk_out 
    Info (332119):     0.500         0.000 ControlUnit:CUv03|ULAControl[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4550 megabytes
    Info: Processing ended: Fri Aug 26 19:04:17 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


