
*** Running vivado
    with args -log design1_xlconstant_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design1_xlconstant_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design1_xlconstant_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 292.859 ; gain = 82.664
INFO: [Synth 8-638] synthesizing module 'design1_xlconstant_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/ip/design1_xlconstant_0_0/sim/design1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (1#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design1_xlconstant_0_0' (2#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/ip/design1_xlconstant_0_0/sim/design1_xlconstant_0_0.v:56]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 331.168 ; gain = 120.973
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 331.168 ; gain = 120.973
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 531.422 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 531.422 ; gain = 321.227
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 531.422 ; gain = 321.227
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 531.422 ; gain = 321.227
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 531.422 ; gain = 321.227
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:59 . Memory (MB): peak = 531.422 ; gain = 321.227
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 567.813 ; gain = 357.617
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 567.813 ; gain = 357.617
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 577.465 ; gain = 367.270
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 577.465 ; gain = 367.270
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 577.465 ; gain = 367.270
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 577.465 ; gain = 367.270
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 577.465 ; gain = 367.270
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 577.465 ; gain = 367.270
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 577.465 ; gain = 367.270

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 577.465 ; gain = 367.270
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 601.773 ; gain = 385.379
