// Seed: 1541985722
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3 = id_3;
  assign id_2 = ~id_3;
  assign module_1.id_21 = 0;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_14 = 32'd40
) (
    input uwire id_0,
    output wand id_1,
    input tri id_2,
    input supply1 id_3,
    output tri id_4,
    input supply0 id_5,
    input uwire id_6,
    output tri0 id_7,
    input tri0 id_8,
    output supply0 id_9,
    input wor id_10,
    input tri0 id_11,
    output tri id_12,
    input supply1 id_13,
    input tri0 _id_14,
    input wor id_15,
    input tri1 id_16,
    output supply0 id_17,
    output wor id_18,
    output wand id_19,
    output supply1 id_20,
    input uwire id_21,
    output wor id_22,
    input wire id_23,
    input uwire id_24,
    input supply0 id_25,
    output wire id_26,
    input wand id_27,
    output supply0 id_28,
    output tri0 id_29,
    input uwire id_30,
    input tri id_31,
    input supply1 id_32,
    input tri0 id_33,
    input tri1 id_34,
    input wand id_35,
    input uwire id_36,
    output supply1 id_37,
    output wand id_38
);
  localparam id_40 = 1;
  wire [1 : id_14] id_41;
  module_0 modCall_1 (
      id_41,
      id_41
  );
  logic id_42[(  1  ) : -1] = (id_23 == -1'b0);
endmodule
