
*** Running vivado
    with args -log design_1_hamming_window_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hamming_window_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_hamming_window_0_0.tcl -notrace
Command: synth_design -top design_1_hamming_window_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14492 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 387.875 ; gain = 101.578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_hamming_window_0_0' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ip/design_1_hamming_window_0_0/synth/design_1_hamming_window_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'hamming_window' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window.v:71]
INFO: [Synth 8-638] synthesizing module 'hamming_window_wibkb' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window_wibkb.v:43]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hamming_window_wibkb_rom' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window_wibkb.v:9]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hamming_window_wibkb_rom.dat' is read successfully [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window_wibkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'hamming_window_wibkb_rom' (1#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window_wibkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'hamming_window_wibkb' (2#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window_wibkb.v:43]
INFO: [Synth 8-638] synthesizing module 'hamming_window_mucud' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window_mucud.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hamming_window_mucud_DSP48_0' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window_mucud.v:4]
INFO: [Synth 8-256] done synthesizing module 'hamming_window_mucud_DSP48_0' (3#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window_mucud.v:4]
INFO: [Synth 8-256] done synthesizing module 'hamming_window_mucud' (4#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window_mucud.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window.v:924]
WARNING: [Synth 8-6014] Unused sequential element outstream_V_dest_V_1_sel_rd_reg was removed.  [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window.v:374]
WARNING: [Synth 8-6014] Unused sequential element outstream_V_id_V_1_sel_rd_reg was removed.  [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window.v:400]
WARNING: [Synth 8-6014] Unused sequential element outstream_V_keep_V_1_sel_rd_reg was removed.  [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window.v:426]
WARNING: [Synth 8-6014] Unused sequential element outstream_V_strb_V_1_sel_rd_reg was removed.  [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window.v:488]
WARNING: [Synth 8-6014] Unused sequential element outstream_V_user_V_1_sel_rd_reg was removed.  [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window.v:514]
INFO: [Synth 8-256] done synthesizing module 'hamming_window' (5#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_hamming_window_0_0' (6#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ip/design_1_hamming_window_0_0/synth/design_1_hamming_window_0_0.v:57]
WARNING: [Synth 8-3331] design hamming_window_wibkb has unconnected port reset
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TKEEP[1]
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TKEEP[0]
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TSTRB[1]
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TSTRB[0]
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TUSER[0]
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TLAST[0]
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TID[0]
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 440.133 ; gain = 153.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 440.133 ; gain = 153.836
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ip/design_1_hamming_window_0_0/constraints/hamming_window_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ip/design_1_hamming_window_0_0/constraints/hamming_window_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.runs/design_1_hamming_window_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.runs/design_1_hamming_window_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 788.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 788.398 ; gain = 502.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 788.398 ; gain = 502.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.runs/design_1_hamming_window_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 788.398 ; gain = 502.102
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window_wibkb.v:33]
INFO: [Synth 8-5545] ROM "tmp_last_V_fu_139_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window.v:549]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 788.398 ; gain = 502.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 14    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hamming_window_wibkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module hamming_window 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tmp_last_V_fu_139_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6040] Register ¿Ù? driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element window_coeff_V_U/hamming_window_wibkb_rom_U/q0_reg was removed.  [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window_wibkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9038/hdl/verilog/hamming_window.v:549]
DSP Report: Generating DSP hamming_window_mucud_U1/hamming_window_mucud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator hamming_window_mucud_U1/hamming_window_mucud_DSP48_0_U/in00 is absorbed into DSP hamming_window_mucud_U1/hamming_window_mucud_DSP48_0_U/in00.
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TKEEP[1]
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TKEEP[0]
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TSTRB[1]
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TSTRB[0]
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TUSER[0]
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TLAST[0]
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TID[0]
WARNING: [Synth 8-3331] design hamming_window has unconnected port instream_TDEST[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[31]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[30]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[29]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[28]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[27]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[26]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[25]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[24]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[23]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[22]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[21]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[20]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[19]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[18]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[17]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[16]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[15]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[14]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[13]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[12]) is unused and will be removed from module hamming_window.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[11]) is unused and will be removed from module hamming_window.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 788.398 ; gain = 502.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                         | Depth x Width | Implemented As | 
+-------------------------+----------------------------------------------------+---------------+----------------+
|hamming_window_wibkb_rom | q0_reg                                             | 2048x14       | Block RAM      | 
|hamming_window           | window_coeff_V_U/hamming_window_wibkb_rom_U/q0_reg | 2048x14       | Block RAM      | 
+-------------------------+----------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hamming_window_mucud_DSP48_0 | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 824.145 ; gain = 537.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 825.082 ; gain = 538.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 846.117 ; gain = 559.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 846.117 ; gain = 559.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 846.117 ; gain = 559.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 846.117 ; gain = 559.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 846.117 ; gain = 559.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 846.117 ; gain = 559.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 846.117 ; gain = 559.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    11|
|2     |DSP48E1    |     1|
|3     |LUT1       |     2|
|4     |LUT2       |     3|
|5     |LUT3       |    47|
|6     |LUT4       |    17|
|7     |LUT5       |    49|
|8     |LUT6       |     4|
|9     |RAMB36E1_1 |     1|
|10    |FDRE       |   154|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------+------+
|      |Instance                             |Module                       |Cells |
+------+-------------------------------------+-----------------------------+------+
|1     |top                                  |                             |   289|
|2     |  inst                               |hamming_window               |   289|
|3     |    hamming_window_mucud_U1          |hamming_window_mucud         |     1|
|4     |      hamming_window_mucud_DSP48_0_U |hamming_window_mucud_DSP48_0 |     1|
|5     |    window_coeff_V_U                 |hamming_window_wibkb         |     8|
|6     |      hamming_window_wibkb_rom_U     |hamming_window_wibkb_rom     |     8|
+------+-------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 846.117 ; gain = 559.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 846.117 ; gain = 211.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 846.117 ; gain = 559.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 846.117 ; gain = 571.293
INFO: [Common 17-1381] The checkpoint 'D:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.runs/design_1_hamming_window_0_0_synth_1/design_1_hamming_window_0_0.dcp' has been generated.
