---
title: VScode&verilog
description: VScodeé…ç½®iverilog
slug: github pages
date: 2025-04-04 00:00:00+0000
image: cover.jpg
categories:
    - ç¡¬ä»¶å­¦ä¹ 
weight: 1       # You can add weight to some posts to override the default sorting (date descending)  
---

# å¾®è½¯å¤§æˆ˜verilog

åœ¨ä½“ç³»ç»“æ„-CPUè®¾è®¡çš„è¯¾ç¨‹ä¸­å®Œæˆå°ç»„ä½œä¸šï¼Œç„¶åå¼€å§‹äº†verilogçš„å­¦ä¹ 

èµ·å› æ˜¯è§‰å¾—vivadoçœŸçš„å¥½ä¸‘ä»£ç çœ‹èµ·æ¥å¥½ä¸‘å¥½ä¸‘ï¼Œæ•´ä¸ªé…ç½®è™½ç„¶å…¨é¢ä½†æ˜¯äº’ä¸å…¼å®¹ï¼Œè¿™å¾ˆä¸å¥½ï¼Œç„¶åå…ˆä¸‹è½½äº†Modelsim SE-64 10.4å’ŒIcarus Verilogï¼Œiverilogé…ç½®æ¯”è¾ƒç®€å•ï¼Œå› ä¸ºModelsim SE-64 10.4ä¸“ä¸šç‰ˆéœ€è¦ğŸ’´ï¼Œæ‰€ä»¥åé¢åˆçœ‹äº†å¾ˆå¤šæ•™ç¨‹ç ´è§£ï¼Œåé¢å‘ç°è¿˜æ˜¯iverilogå¥½ç”¨ï¼Œä½†æ˜¯è¿˜æ˜¯è®°å½•ä¸€ä¸‹ã€‚ï¼ˆModelsim SE-64 10.4æ˜¯å› ä¸ºä»¿çœŸå’Œvivadoä¸€æ ·å¾®å…¨é¢ï¼Œä½†æ˜¯å…¼å®¹æ€§æ¯”è¾ƒå¥½ï¼‰

## Modelsim SE-64 10.4

è¿™ä¸ªä¸»è¦å‚è€ƒäº†[æ•™ç¨‹](https://blog.csdn.net/github_33678609/article/details/53493673?locationNum=6&fps=1)ï¼ŒæŒ‰ç…§è¿™ä¸ªæ•™ç¨‹åŸºæœ¬æ²¡å•¥é—®é¢˜ï¼Œä½†æ˜¯å°±æ˜¯åŠ ç¯å¢ƒå˜é‡çš„æ—¶å€™åŠ é”™äº†ä½ç½®ï¼Œæ‰€ä»¥ä¸€ç›´æ‰“ä¸å¼€ï¼Œå…¶ä»–çš„å°±è¿˜å¥½ã€‚

## iverilog

ä¸»è¦å‚è€ƒäº†[æ•™ç¨‹]([VScodeé…ç½®verilogç¯å¢ƒ(ä»£ç è¡¥å…¨ï¼ŒæŠ¥é”™ï¼Œæ³¢å½¢ä»¿çœŸ)_vscode verilog-CSDNåšå®¢](https://blog.csdn.net/weixin_60094035/article/details/126532981))

å…¶å®æ¯”è¾ƒé‡è¦çš„å°±æ˜¯FPGAé‚£ä¸ªlogoçš„verilog-HDLä»¥åŠWaveTrace(ç”¨æ¥æ³¢å½¢è·Ÿè¸ªï¼‰è¿˜æœ‰ä¸€ä¸ªtestbenchï¼ˆè‡ªåŠ¨ç”Ÿæˆtestbench)è¿™å‡ ä¸ªæ¯”è¾ƒé‡è¦

å…¶ä»–çš„æŒ‰ç…§è¿™å°±å¯ä»¥ï¼Œå°±æ˜¯testbenchçš„æ—¶å€™è¦åœ¨è¿™ä¸ªæ–‡ä»¶ä¸­åŠ ä¿¡å·çš„å®šä¹‰å’Œå…ˆåé¡ºåºï¼Œè‡ªåŠ¨ç”Ÿæˆçš„åªæœ‰ä¸€ä¸ªæ¨¡æ¿æ²¡æœ‰æµ‹è¯„çš„å…·ä½“ä¸œè¥¿ï¼Œæ‰“å¼€vcdé‡Œé¢æ˜¯å•¥ä¹Ÿæ²¡æœ‰çš„ï¼Œæ‰€ä»¥è¿™éƒ¨åˆ†æ˜¯è¦æ‰‹åŠ¨å¡«å†™çš„ï¼Œä¸€ä¸‹æ˜¯ä¸€ä¸ªå¯¹aluçš„æµ‹è¯•testbenchä»£ç 

```verilog
`include "ALU.v"
`include "ALUOp.vh"
`timescale 1ns/1ps

module tb_ALU;
    parameter PERIOD = 10;

    reg clk = 0;
    reg rst = 1;       // åˆå§‹å¤ä½æœ‰æ•ˆ
    reg [31:0] busA = 0;
    reg [31:0] busB = 0;
    reg [7:0] aluOp = 0;
    wire [31:0] aluOut;

    // ç”Ÿæˆæ—¶é’Ÿ
    always #(PERIOD/2) clk = ~clk;

    // é‡Šæ”¾å¤ä½
    initial begin
        #(PERIOD*2) rst = 0;  // 20nsåé‡Šæ”¾å¤ä½
    end

    // å®ä¾‹åŒ–ALU
    ALU u_ALU (
        .clk(clk),
        .rst(rst),
        .busA(busA),
        .busB(busB),
        .aluOp(aluOp),
        .aluOut(aluOut)
    );

    // ä¸»æµ‹è¯•é€»è¾‘
    initial begin
        $dumpfile("ALU.vcd");
        $dumpvars(0, tb_ALU);  // è®°å½•æ‰€æœ‰å±‚æ¬¡ä¿¡å·

        // åˆå§‹åŒ–è¾“å…¥(è¿™é‡Œæ˜¯æ‰‹åŠ¨æ·»åŠ çš„)
        #10;  // ç­‰å¾…å¤ä½ç”Ÿæ•ˆ
        busA = 32'h1;
        busB = 32'h2;
        aluOp = `ALU_ADD;

        // å˜æ›´æ“ä½œç æµ‹è¯•ä¸åŒåŠŸèƒ½
        #100;
        aluOp = `ALU_SUB;
        busA = 32'h5;
        busB = 32'h3;

        // ç»“æŸä»¿çœŸ
        #200 $finish;
    end
endmodule
```

ç”Ÿæˆæ³¢å½¢å¦‚ä¸‹

![wave](wave.jpg)
