// Seed: 2362223532
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output tri1 id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  localparam id_16 = 1;
  assign id_8 = id_16;
  assign id_9 = (-1) - ~id_5;
  parameter id_17 = 1;
  wire id_18;
  wire id_19;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    access,
    access,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    module_1,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output logic [7:0] id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  module_0 modCall_1 (
      id_23,
      id_12,
      id_14,
      id_16,
      id_6,
      id_2,
      id_16,
      id_14,
      id_14,
      id_9,
      id_6,
      id_5,
      id_13,
      id_15,
      id_19
  );
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  generate
    assign id_18[1'b0] = id_23;
  endgenerate
endmodule
