[2025-09-15 17:26:43] START suite=spec trace=445.gobmk-2B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/445.gobmk-2B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2575059 heartbeat IPC: 3.883 cumulative IPC: 3.883 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5041602 heartbeat IPC: 4.054 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 09 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5041602 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5041602 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14143948 heartbeat IPC: 1.099 cumulative IPC: 1.099 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 23013303 heartbeat IPC: 1.127 cumulative IPC: 1.113 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 31997002 heartbeat IPC: 1.113 cumulative IPC: 1.113 (Simulation time: 00 hr 04 min 16 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 40842480 heartbeat IPC: 1.131 cumulative IPC: 1.117 (Simulation time: 00 hr 05 min 20 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 49850145 heartbeat IPC: 1.11 cumulative IPC: 1.116 (Simulation time: 00 hr 06 min 19 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 58833348 heartbeat IPC: 1.113 cumulative IPC: 1.115 (Simulation time: 00 hr 07 min 26 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 67722295 heartbeat IPC: 1.125 cumulative IPC: 1.117 (Simulation time: 00 hr 08 min 33 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 76659956 heartbeat IPC: 1.119 cumulative IPC: 1.117 (Simulation time: 00 hr 09 min 37 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 85385206 heartbeat IPC: 1.146 cumulative IPC: 1.12 (Simulation time: 00 hr 10 min 42 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 89266587 cumulative IPC: 1.12 (Simulation time: 00 hr 11 min 48 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 89266587 cumulative IPC: 1.12 (Simulation time: 00 hr 11 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/445.gobmk-2B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.12 instructions: 100000004 cycles: 89266587
CPU 0 Branch Prediction Accuracy: 89.02% MPKI: 21.4 Average ROB Occupancy at Mispredict: 17.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04992
BRANCH_INDIRECT: 0.00017
BRANCH_CONDITIONAL: 21.3
BRANCH_DIRECT_CALL: 0.00416
BRANCH_INDIRECT_CALL: 0.04559
BRANCH_RETURN: 0.00556


====Backend Stall Breakdown====
ROB_STALL: 428690
LQ_STALL: 341029
SQ_STALL: 2496095


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 337.33334
REPLAY_LOAD: 51.75
NON_REPLAY_LOAD: 10.960794

== Total ==
ADDR_TRANS: 1012
REPLAY_LOAD: 207
NON_REPLAY_LOAD: 427471

== Counts ==
ADDR_TRANS: 3
REPLAY_LOAD: 4
NON_REPLAY_LOAD: 39000

cpu0->cpu0_STLB TOTAL        ACCESS:     122708 HIT:     118207 MISS:       4501 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     122708 HIT:     118207 MISS:       4501 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 303.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1106385 HIT:     920310 MISS:     186075 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     693887 HIT:     554219 MISS:     139668 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     166600 HIT:     128928 MISS:      37672 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     237128 HIT:     237084 MISS:         44 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8770 HIT:         79 MISS:       8691 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 43.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9365128 HIT:    8940255 MISS:     424873 MSHR_MERGE:      93121
cpu0->cpu0_L1I LOAD         ACCESS:    9365128 HIT:    8940255 MISS:     424873 MSHR_MERGE:      93121
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.87 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29289138 HIT:   28083086 MISS:    1206052 MSHR_MERGE:     668545
cpu0->cpu0_L1D LOAD         ACCESS:   18441759 HIT:   18028406 MISS:     413353 MSHR_MERGE:      51217
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10838377 HIT:   10054451 MISS:     783926 MSHR_MERGE:     617325
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9002 HIT:        229 MISS:       8773 MSHR_MERGE:          3
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 26.35 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7330604 HIT:    7329197 MISS:       1407 MSHR_MERGE:        879
cpu0->cpu0_ITLB LOAD         ACCESS:    7330604 HIT:    7329197 MISS:       1407 MSHR_MERGE:        879
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 25 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28208124 HIT:   28022412 MISS:     185712 MSHR_MERGE:      63532
cpu0->cpu0_DTLB LOAD         ACCESS:   28208124 HIT:   28022412 MISS:     185712 MSHR_MERGE:      63532
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.12 cycles
cpu0->LLC TOTAL        ACCESS:     266239 HIT:     234769 MISS:      31470 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     139668 HIT:     117963 MISS:      21705 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      37672 HIT:      34201 MISS:       3471 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      80208 HIT:      80045 MISS:        163 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8691 HIT:       2560 MISS:       6131 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 81.94 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        616
  ROW_BUFFER_MISS:      30691
  AVG DBUS CONGESTED CYCLE: 5.601
Channel 0 WQ ROW_BUFFER_HIT:        914
  ROW_BUFFER_MISS:      10461
  FULL:          0
Channel 0 REFRESHES ISSUED:       7439
[2025-09-15 17:38:31] END   suite=spec trace=445.gobmk-2B (rc=0)
