
*** Running vivado
    with args -log design_1_gcc_customIP_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_gcc_customIP_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_gcc_customIP_0_1.tcl -notrace
Command: synth_design -top design_1_gcc_customIP_0_1 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2018.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 815.219 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port i_start is neither a static name nor a globally static expression [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp.vhd:192]
INFO: [Synth 8-638] synthesizing module 'design_1_gcc_customIP_0_1' [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ip/design_1_gcc_customIP_0_1/synth/design_1_gcc_customIP_0_1.vhd:91]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GRAY_COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter C_GRAY_COUNTER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gcc_customIp' declared at 'z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp.vhd:5' bound to instance 'U0' of component 'gcc_customIp' [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ip/design_1_gcc_customIP_0_1/synth/design_1_gcc_customIP_0_1.vhd:181]
INFO: [Synth 8-638] synthesizing module 'gcc_customIp' [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp.vhd:63]
	Parameter C_GRAY_COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter C_GRAY_COUNTER_TYPE bound to: 0 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'gcc_customIp_S00_AXI' declared at 'z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp_S00_AXI.vhd:5' bound to instance 'gcc_customIp_S00_AXI_inst' of component 'gcc_customIp_S00_AXI' [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp.vhd:135]
INFO: [Synth 8-638] synthesizing module 'gcc_customIp_S00_AXI' [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp_S00_AXI.vhd:223]
INFO: [Synth 8-226] default block is never used [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp_S00_AXI.vhd:353]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp_S00_AXI.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'gcc_customIp_S00_AXI' (1#1) [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp_S00_AXI.vhd:86]
	Parameter C_GRAY_COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'gcc_customIp_M00_AXIS' declared at 'z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp_M00_AXIS.vhd:5' bound to instance 'gcc_customIp_M00_AXIS_inst' of component 'gcc_customIp_M00_AXIS' [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp.vhd:166]
INFO: [Synth 8-638] synthesizing module 'gcc_customIp_M00_AXIS' [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp_M00_AXIS.vhd:41]
	Parameter C_GRAY_COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp_M00_AXIS.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element read_pointer_reg was removed.  [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp_M00_AXIS.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'gcc_customIp_M00_AXIS' (2#1) [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp_M00_AXIS.vhd:41]
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gcc_core' declared at 'z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_core.vhd:30' bound to instance 'gcc_core_inst' of component 'gcc_core' [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp.vhd:184]
INFO: [Synth 8-638] synthesizing module 'gcc_core' [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_core.vhd:42]
	Parameter C_TYPE bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_core.vhd:58]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_core.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'gcc_core' (3#1) [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_core.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'gcc_customIp' (4#1) [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ipshared/b3c6/hdl/gcc_customIp.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'design_1_gcc_customIP_0_1' (5#1) [z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.srcs/sources_1/bd/design_1/ip/design_1_gcc_customIP_0_1/synth/design_1_gcc_customIP_0_1.vhd:91]
WARNING: [Synth 8-3331] design gcc_customIp_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design gcc_customIp_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design gcc_customIp_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design gcc_customIp_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design gcc_customIp_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design gcc_customIp_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 815.219 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 815.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 815.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1437.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1437.328 ; gain = 622.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1437.328 ; gain = 622.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1437.328 ; gain = 622.109
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'GEN_HARDCODED.r_count_reg' in module 'gcc_core'
INFO: [Synth 8-5544] ROM "r_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                 0000000000000001 |                             0000
                 iSTATE6 |                 0000000000000010 |                             0001
                 iSTATE0 |                 0000000000000100 |                             0011
                 iSTATE2 |                 0000000000001000 |                             0010
                iSTATE10 |                 0000000000010000 |                             0110
                 iSTATE8 |                 0000000000100000 |                             0111
                iSTATE14 |                 0000000001000000 |                             0101
                  iSTATE |                 0000000010000000 |                             0100
                 iSTATE3 |                 0000000100000000 |                             1100
                 iSTATE1 |                 0000001000000000 |                             1101
                iSTATE12 |                 0000010000000000 |                             1111
                iSTATE13 |                 0000100000000000 |                             1110
                 iSTATE5 |                 0001000000000000 |                             1010
                 iSTATE4 |                 0010000000000000 |                             1011
                 iSTATE9 |                 0100000000000000 |                             1001
                iSTATE11 |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_HARDCODED.r_count_reg' using encoding 'one-hot' in module 'gcc_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1437.328 ; gain = 622.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gcc_customIp_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module gcc_customIp_M00_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gcc_core 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_gcc_customIP_0_1 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_gcc_customIP_0_1 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_gcc_customIP_0_1 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_gcc_customIP_0_1 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_gcc_customIP_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_gcc_customIP_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_gcc_customIP_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_gcc_customIP_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_gcc_customIP_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_gcc_customIP_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gcc_customIp_M00_AXIS_inst/tx_done_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/gcc_customIp_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gcc_customIp_M00_AXIS_inst/axis_tlast_delay_reg )
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[4]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[5]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[6]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[7]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[8]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[9]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[10]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[11]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[12]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[13]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[14]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[15]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[16]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[17]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[18]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[19]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[20]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[21]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[22]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[23]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[24]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[25]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[26]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[27]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[28]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[29]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[30]' (FDRE) to 'U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/gcc_customIp_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gcc_customIp_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/gcc_customIp_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/gcc_customIp_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gcc_customIp_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gcc_customIp_S00_AXI_inst/aw_en_reg) is unused and will be removed from module design_1_gcc_customIP_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gcc_customIp_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_gcc_customIP_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gcc_customIp_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_gcc_customIP_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gcc_customIp_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_gcc_customIP_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gcc_customIp_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_gcc_customIP_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gcc_customIp_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_gcc_customIP_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gcc_customIp_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_gcc_customIP_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gcc_customIp_M00_AXIS_inst/tx_done_reg) is unused and will be removed from module design_1_gcc_customIP_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gcc_customIp_M00_AXIS_inst/stream_data_out_reg[31]) is unused and will be removed from module design_1_gcc_customIP_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gcc_customIp_M00_AXIS_inst/axis_tlast_delay_reg) is unused and will be removed from module design_1_gcc_customIP_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1437.328 ; gain = 622.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1847.055 ; gain = 1031.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1847.203 ; gain = 1031.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1858.543 ; gain = 1043.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1858.543 ; gain = 1043.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1858.543 ; gain = 1043.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1858.543 ; gain = 1043.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1858.543 ; gain = 1043.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1858.543 ; gain = 1043.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1858.543 ; gain = 1043.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     3|
|3     |LUT3 |     3|
|4     |LUT4 |    21|
|5     |LUT5 |     4|
|6     |LUT6 |    33|
|7     |FDCE |    15|
|8     |FDPE |     1|
|9     |FDRE |   173|
|10    |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   257|
|2     |  U0                           |gcc_customIp          |   257|
|3     |    gcc_core_inst              |gcc_core              |    23|
|4     |    gcc_customIp_M00_AXIS_inst |gcc_customIp_M00_AXIS |     8|
|5     |    gcc_customIp_S00_AXI_inst  |gcc_customIp_S00_AXI  |   226|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1858.543 ; gain = 1043.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1858.543 ; gain = 421.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1858.543 ; gain = 1043.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 1893.703 ; gain = 1078.484
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'Z:/home/ucu2si/delme/greyCodeCounter/gcc_top/gcc_top.runs/design_1_gcc_customIP_0_1_synth_1/design_1_gcc_customIP_0_1.dcp' has been generated.
