A scalable processing-in-memory accelerator for parallel graph processing.	Junwhan Ahn,Sungpack Hong,Sungjoo Yoo,Onur Mutlu,Kiyoung Choi	10.1145/2749469.2750386
PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture.	Junwhan Ahn,Sungjoo Yoo,Onur Mutlu,Kiyoung Choi	10.1145/2749469.2750385
Data reorganization in memory using 3D-stacked DRAM.	Berkin Akin,Franz Franchetti,James C. Hoe	10.1145/2749469.2750397
Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures.	Lluc Alvarez,Lluís Vilanova,Miquel Moretó,Marc Casas,Marc González 0001,Xavier Martorell,Nacho Navarro,Eduard Ayguadé,Mateo Valero	10.1145/2749469.2750411
LaZy superscalar.	Görkem Asilioglu,Zhaoxiang Jin,Murat Köksal,Omkar Javeri,Soner Önder	10.1145/2749469.2750409
Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions.	Ishwar Bhati,Zeshan Chishti,Shih-Lien Lu,Bruce L. Jacob	10.1145/2749469.2750408
FASE: finding amplitude-modulated side-channel emanations.	Robert Locke Callan,Alenka G. Zajic,Milos Prvulovic	10.1145/2749469.2750394
The load slice core microarchitecture.	Trevor E. Carlson,Wim Heirman,Osman Allam,Stefanos Kaxiras,Lieven Eeckhout	10.1145/2749469.2750407
Accelerating asynchronous programs through event sneak peek.	Gaurav Chadha,Scott A. Mahlke,Satish Narayanasamy	10.1145/2749469.2750373
Multiple clone row DRAM: a low latency and area optimized DRAM.	Jungwhan Choi,Wongyu Shin,Jaemin Jang,Jinwoong Suh,Yongkee Kwon,Youngsuk Moon,Lee-Sup Kim	10.1145/2749469.2750402
BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches.	Chia-Chen Chou,Aamer Jaleel,Moinuddin K. Qureshi	10.1145/2749469.2750387
Manycore network interfaces for in-memory rack-scale computing.	Alexandros Daglis,Stanko Novakovic,Edouard Bugnion,Babak Falsafi,Boris Grot	10.1145/2749469.2750415
SLIP: reducing wire energy in the memory hierarchy.	Subhasis Das,Tor M. Aamodt,William J. Dally	10.1145/2749469.2750398
ShiDianNao: shifting vision processing closer to the sensor.	Zidong Du,Robert Fasthuber,Tianshi Chen 0002,Paolo Ienne,Ling Li 0001,Tao Luo,Xiaobing Feng 0002,Yunji Chen,Olivier Temam	10.1145/2749469.2750389
DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers.	Johann Hauswald,Yiping Kang,Michael A. Laurenzano,Quan Chen 0002,Cheng Li,Trevor N. Mudge,Ronald G. Dreslinski,Jason Mars,Lingjia Tang	10.1145/2749469.2749472
Efficient execution of memory access phases using dataflow specialization.	Chen-Han Ho,Sung Jin Kim,Karthikeyan Sankaralingam	10.1145/2749469.2750390
Unified address translation for memory-mapped SSDs with FlashMap.	Jian Huang 0006,Anirudh Badam,Moinuddin K. Qureshi,Karsten Schwan	10.1145/2749469.2750420
BlueDBM: an appliance for big data analytics.	Sang Woo Jun,Ming Liu,Sungjin Lee 0001,Jamey Hicks,John Ankcorn,Myron King,Shuotao Xu,Arvind	10.1145/2749469.2750412
Profiling a warehouse-scale computer.	Svilen Kanev,Juan Pablo Darago,Kim M. Hazelwood,Parthasarathy Ranganathan,Tipp Moseley,Gu-Yeon Wei,David M. Brooks	10.1145/2749469.2750392
Redundant memory mappings for fast access to large memories.	Vasileios Karakostas,Jayneel Gandhi,Furkan Ayar,Adrián Cristal,Mark D. Hill,Kathryn S. McKinley,Mario Nemirovsky,Michael M. Swift,Osman S. Unsal	10.1145/2749469.2749471
Rumba: an online quality management system for approximate computing.	Daya Shanker Khudia,Babak Zamirai,Mehrzad Samadi,Scott A. Mahlke	10.1145/2749469.2750371
Stash: have your scratchpad and cache it too.	Rakesh Komuravelli,Matthew D. Sinclair,Johnathan Alsop,Muhammad Huzaifa,Maria Kotsifakou,Prakalp Srivastava,Sarita V. Adve,Vikram S. Adve	10.1145/2749469.2750374
Fusion: design tradeoffs in coherent cache hierarchies for accelerators.	Snehasish Kumar,Arrvindh Shriraman,Naveen Vedula	10.1145/2749469.2750421
CAWA: coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads.	Shin-Ying Lee,Akhil Arunkumar,Carole-Jean Wu	10.1145/2749469.2750418
A fully associative, tagless DRAM cache.	Yongjun Lee,Jongwon Kim,Hakbeom Jang,Hyunggyun Yang,Jangwoo Kim,Jinkyu Jeong,Jae W. Lee	10.1145/2749469.2750383
Warped-compression: enabling power efficient GPUs through register compression.	Sangpil Lee,Keunsoo Kim,Gunjae Koo,Hyeran Jeon,Won Woo Ro,Murali Annavaram	10.1145/2749469.2750417
Towards sustainable in-situ server systems in the big data era.	Chao Li 0009,Yang Hu 0001,Longjun Liu,Juncheng Gu,Mingcong Song,Xiaoyao Liang,Jingling Yuan,Tao Li 0006	10.1145/2749469.2750381
Architecting to achieve a billion requests per second throughput on a single key-value store server platform.	Sheng Li 0007,Hyeontaek Lim,Victor W. Lee,Jung Ho Ahn,Anuj Kalia,Michael Kaminsky,David G. Andersen,Seongil O,Sukhan Lee 0002,Pradeep Dubey	10.1145/2749469.2750416
Reducing world switches in virtualized environment with flexible cross-world calls.	Wenhao Li,Yubin Xia,Haibo Chen 0001,Binyu Zang,Haibing Guan	10.1145/2749469.2750406
MiSAR: minimalistic synchronization accelerator with resource overflow management.	Ching-Kai Liang,Milos Prvulovic	10.1145/2749469.2750396
DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules.	Feng Liu,Heejin Ahn,Stephen R. Beard,Taewook Oh,David I. August	10.1145/2749469.2750414
HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy.	Longjun Liu,Chao Li 0009,Hongbin Sun 0001,Yang Hu 0001,Juncheng Gu,Tao Li 0006,Jingmin Xin,Nanning Zheng 0001	10.1145/2749469.2750384
Heracles: improving resource efficiency at scale.	David Lo 0003,Liqun Cheng,Rama Govindaraju,Parthasarathy Ranganathan,Christos Kozyrakis	10.1145/2749469.2749475
SHRINK: reducing the ISA complexity via instruction recycling.	Bruno Cardoso Lopes,Rafael Auler,Luiz Ramos,Edson Borin,Rodolfo Azevedo	10.1145/2749469.2750391
ArMOR: defending against memory consistency model mismatches in heterogeneous architectures.	Daniel Lustig,Caroline Trippel,Michael Pellauer,Margaret Martonosi	10.1145/2749469.2750378
Branch vanguard: decomposing branch functionality into prediction and resolution instructions.	Daniel S. McFarlin,Craig B. Zilles	10.1145/2749469.2750400
VIP: virtualizing IP chains on handheld platforms.	Nachiappan Chidambaram Nachiappan,Haibo Zhang 0005,Jihyun Ryoo,Niranjan Soundararajan,Anand Sivasubramaniam,Mahmut T. Kandemir,Ravishankar R. Iyer 0001,Chita R. Das	10.1145/2749469.2750382
Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8.	Takuya Nakaike,Rei Odaira,Matthew Gaudet,Maged M. Michael,Hisanobu Tomari	10.1145/2749469.2750403
FaultHound: value-locality-based soft-fault tolerance.	Nitin 0002,Irith Pomeranz,T. N. Vijaykumar	10.1145/2749469.2750372
Exploring the potential of heterogeneous von neumann/dataflow execution models.	Tony Nowatzki,Vinay Gangadhar,Karthikeyan Sankaralingam	10.1145/2749469.2750380
COP: to compress and protect main memory.	David J. Palframan,Nam Sung Kim,Mikko H. Lipasti	10.1145/2749469.2750377
MBus: an ultra-low power interconnect bus for next generation nanopower systems.	Pat Pannuto,Yoonmyung Lee,Ye-Sheng Kuo,Zhiyoong Foo,Benjamin P. Kempke,Gyouho Kim,Ronald G. Dreslinski,David T. Blaauw,Prabal Dutta	10.1145/2749469.2750376
Harmonia: balancing compute and memory power in high-performance GPUs.	Indrani Paul,Wei Huang 0004,Manish Arora,Sudhakar Yalamanchili	10.1145/2749469.2750404
Semantic locality and context-based prefetching using reinforcement learning.	Leeor Peled,Shie Mannor,Uri C. Weiser,Yoav Etsion	10.1145/2749469.2749473
Cost-effective speculative scheduling in high performance processors.	Arthur Perais,André Seznec,Pierre Michaud,Andreas Sembrant,Erik Hagersten	10.1145/2749469.2749470
Probable cause: the deanonymizing effects of approximate DRAM.	Amir Rahmati,Matthew Hicks,Daniel E. Holcomb,Kevin Fu	10.1145/2749469.2750419
A variable warp size architecture.	Timothy G. Rogers,Daniel R. Johnson,Mike O&apos;Connor,Stephen W. Keckler	10.1145/2749469.2750410
Callback: efficient synchronization without invalidation with a directory just for spin-waiting.	Alberto Ros,Stefanos Kaxiras	10.1145/2749469.2750405
Clean: a race detector with cleaner semantics.	Cedomir Segulja,Tarek S. Abdelrahman	10.1145/2749469.2750395
Page overlays: an enhanced virtual memory framework to enable fine-grained memory management.	Vivek Seshadri,Gennady Pekhimenko,Olatunji Ruwase,Onur Mutlu,Phillip B. Gibbons,Michael A. Kozuch,Todd C. Mowry,Trishul M. Chilimbi	10.1145/2749469.2750379
Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers.	Matt Skach,Manish Arora,Chang-Hong Hsu,Qi Li,Dean M. Tullsen,Lingjia Tang,Jason Mars	10.1145/2749469.2749474
Flexible software profiling of GPU architectures.	Mark Stephenson,Siva Kumar Sastry Hari,Yunsup Lee,Eiman Ebrahimi,Daniel R. Johnson,David W. Nellans,Mike O&apos;Connor,Stephen W. Keckler	10.1145/2749469.2750375
A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps.	Nandita Vijaykumar,Gennady Pekhimenko,Adwait Jog,Abhishek Bhowmick 0002,Rachata Ausavarungnirun,Chita R. Das,Mahmut T. Kandemir,Todd C. Mowry,Onur Mutlu	10.1145/2749469.2750399
Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs.	Jin Wang 0010,Norm Rubin,Albert Sidelnik,Sudhakar Yalamanchili	10.1145/2749469.2750393
Computer performance microscopy with Shim.	Xi Yang 0021,Stephen M. Blackburn,Kathryn S. McKinley	10.1145/2749469.2750401
PrORAM: dynamic prefetcher for oblivious RAM.	Xiangyao Yu,Syed Kamran Haider,Ling Ren 0001,Christopher W. Fletcher,Albert Kwon,Marten van Dijk,Srinivas Devadas	10.1145/2749469.2750413
CloudMonatt: an architecture for security health monitoring and attestation of virtual machines in cloud computing.	Tianwei Zhang 0004,Ruby B. Lee	10.1145/2749469.2750422
Hi-fi playback: tolerating position errors in shift operations of racetrack memory.	Chao Zhang 0007,Guangyu Sun 0003,Xian Zhang 0001,Weiqi Zhang,Weisheng Zhao,Tao Wang 0004,Yun Liang 0001,Yongpan Liu,Yu Wang 0002,Jiwu Shu	10.1145/2749469.2750388
Proceedings of the 42nd Annual International Symposium on Computer Architecture, Portland, OR, USA, June 13-17, 2015	Deborah T. Marr,David H. Albonesi	10.1145/2749469
