# do nco_sin_gen.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:39 on Dec 20,2018
# vlog -work work nco_sin_gen.vo 
# -- Compiling module nco_sin_gen
# -- Compiling module hard_block
# 
# Top level modules:
# 	nco_sin_gen
# End time: 13:17:40 on Dec 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:40 on Dec 20,2018
# vlog -work work sin_gen.vwf.vt 
# -- Compiling module nco_sin_gen_vlg_vec_tst
# 
# Top level modules:
# 	nco_sin_gen_vlg_vec_tst
# End time: 13:17:40 on Dec 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L stratixiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.nco_sin_gen_vlg_vec_tst 
# Start time: 13:17:40 on Dec 20,2018
# Loading work.nco_sin_gen_vlg_vec_tst
# Loading work.nco_sin_gen
# Loading work.hard_block
# Loading stratixiv_ver.stratixiv_io_obuf
# Loading stratixiv_ver.stratixiv_io_ibuf
# Loading stratixiv_ver.stratixiv_clkena
# Loading stratixiv_ver.stratixiv_ena_reg
# Loading stratixiv_ver.stratixiv_and2
# Loading altera_ver.dffeas
# Loading stratixiv_ver.stratixiv_lcell_comb
# Loading stratixiv_ver.stratixiv_ram_block
# Loading stratixiv_ver.stratixiv_ram_register
# Loading stratixiv_ver.stratixiv_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : sin_gen.vwf.vt(48)
#    Time: 5 us  Iteration: 0  Instance: /nco_sin_gen_vlg_vec_tst
# End time: 13:17:41 on Dec 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
