

================================================================
== Vitis HLS Report for 'crc24a'
================================================================
* Date:           Mon Jul 10 10:38:25 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        vitis_ap
* Solution:       sol_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.444 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_crc24a_Pipeline_loop2_fu_207  |crc24a_Pipeline_loop2  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      20|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      38|     768|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      87|    -|
|Register         |        -|     -|      49|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      87|     875|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+----+----+-----+-----+
    |             Instance             |         Module        | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------+-----------------------+---------+----+----+-----+-----+
    |grp_crc24a_Pipeline_loop2_fu_207  |crc24a_Pipeline_loop2  |        0|   0|  38|  768|    0|
    +----------------------------------+-----------------------+---------+----+----+-----+-----+
    |Total                             |                       |        0|   0|  38|  768|    0|
    +----------------------------------+-----------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    |ap_block_state7     |        or|   0|  0|   2|           1|           1|
    |ret_V_10_fu_378_p2  |       xor|   0|  0|   2|           1|           1|
    |ret_V_11_fu_383_p2  |       xor|   0|  0|   2|           1|           1|
    |ret_V_12_fu_388_p2  |       xor|   0|  0|   2|           1|           1|
    |ret_V_6_fu_358_p2   |       xor|   0|  0|   2|           1|           1|
    |ret_V_7_fu_363_p2   |       xor|   0|  0|   2|           1|           1|
    |ret_V_8_fu_368_p2   |       xor|   0|  0|   2|           1|           1|
    |ret_V_9_fu_373_p2   |       xor|   0|  0|   2|           1|           1|
    |ret_V_fu_353_p2     |       xor|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  20|          10|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  43|          8|    1|          8|
    |input_r_TDATA_blk_n          |   9|          2|    1|          2|
    |output_r_TDATA_blk_n         |   9|          2|    1|          2|
    |output_r_TDATA_int_regslice  |  26|          5|    8|         40|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  87|         17|   11|         52|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                      |  7|   0|    7|          0|
    |crc_V_10_loc_fu_100                            |  1|   0|    1|          0|
    |crc_V_11_loc_fu_104                            |  1|   0|    1|          0|
    |crc_V_14_loc_fu_116                            |  1|   0|    1|          0|
    |crc_V_15_loc_fu_120                            |  1|   0|    1|          0|
    |crc_V_17_loc_fu_128                            |  1|   0|    1|          0|
    |crc_V_18_loc_fu_132                            |  1|   0|    1|          0|
    |crc_V_1_loc_fu_64                              |  1|   0|    1|          0|
    |crc_V_21_loc_fu_144                            |  1|   0|    1|          0|
    |crc_V_22_loc_fu_148                            |  1|   0|    1|          0|
    |crc_V_28_loc_fu_172                            |  1|   0|    1|          0|
    |crc_V_2_loc_fu_68                              |  1|   0|    1|          0|
    |crc_V_31_loc_fu_184                            |  1|   0|    1|          0|
    |crc_V_3_loc_fu_72                              |  1|   0|    1|          0|
    |crc_V_4_loc_fu_76                              |  1|   0|    1|          0|
    |crc_V_5_loc_fu_80                              |  1|   0|    1|          0|
    |crc_V_6_loc_fu_84                              |  1|   0|    1|          0|
    |crc_V_86_loc_fu_88                             |  1|   0|    1|          0|
    |crc_V_87_loc_fu_108                            |  1|   0|    1|          0|
    |crc_V_88_loc_fu_112                            |  1|   0|    1|          0|
    |crc_V_89_loc_fu_124                            |  1|   0|    1|          0|
    |crc_V_8_loc_fu_92                              |  1|   0|    1|          0|
    |crc_V_90_loc_fu_136                            |  1|   0|    1|          0|
    |crc_V_91_loc_fu_140                            |  1|   0|    1|          0|
    |crc_V_91_reg_752                               |  1|   0|    1|          0|
    |crc_V_92_loc_fu_152                            |  1|   0|    1|          0|
    |crc_V_92_reg_758                               |  1|   0|    1|          0|
    |crc_V_93_loc_fu_156                            |  1|   0|    1|          0|
    |crc_V_93_reg_764                               |  1|   0|    1|          0|
    |crc_V_94_loc_fu_160                            |  1|   0|    1|          0|
    |crc_V_94_reg_770                               |  1|   0|    1|          0|
    |crc_V_95_loc_fu_164                            |  1|   0|    1|          0|
    |crc_V_95_reg_776                               |  1|   0|    1|          0|
    |crc_V_96_loc_fu_168                            |  1|   0|    1|          0|
    |crc_V_96_reg_782                               |  1|   0|    1|          0|
    |crc_V_97_loc_fu_176                            |  1|   0|    1|          0|
    |crc_V_97_reg_788                               |  1|   0|    1|          0|
    |crc_V_98_loc_fu_180                            |  1|   0|    1|          0|
    |crc_V_9_loc_fu_96                              |  1|   0|    1|          0|
    |crc_V_loc_fu_60                                |  1|   0|    1|          0|
    |crc_V_reg_746                                  |  1|   0|    1|          0|
    |grp_crc24a_Pipeline_loop2_fu_207_ap_start_reg  |  1|   0|    1|          0|
    |tmp_last_V_reg_741                             |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          | 49|   0|   49|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------+-----+-----+------------+------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|            crc24a|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_hs|            crc24a|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|            crc24a|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|            crc24a|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|            crc24a|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|            crc24a|  return value|
|input_r_TDATA    |   in|    8|        axis|  input_r_V_data_V|       pointer|
|input_r_TVALID   |   in|    1|        axis|  input_r_V_last_V|       pointer|
|input_r_TREADY   |  out|    1|        axis|  input_r_V_last_V|       pointer|
|input_r_TLAST    |   in|    1|        axis|  input_r_V_last_V|       pointer|
|input_r_TKEEP    |   in|    1|        axis|  input_r_V_keep_V|       pointer|
|input_r_TSTRB    |   in|    1|        axis|  input_r_V_strb_V|       pointer|
|output_r_TDATA   |  out|    8|        axis|          output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|          output_r|       pointer|
|output_r_TREADY  |   in|    1|        axis|          output_r|       pointer|
+-----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.44>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%crc_V_loc = alloca i64 1"   --->   Operation 8 'alloca' 'crc_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%crc_V_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'crc_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%crc_V_2_loc = alloca i64 1"   --->   Operation 10 'alloca' 'crc_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%crc_V_3_loc = alloca i64 1"   --->   Operation 11 'alloca' 'crc_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%crc_V_4_loc = alloca i64 1"   --->   Operation 12 'alloca' 'crc_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%crc_V_5_loc = alloca i64 1"   --->   Operation 13 'alloca' 'crc_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%crc_V_6_loc = alloca i64 1"   --->   Operation 14 'alloca' 'crc_V_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%crc_V_86_loc = alloca i64 1"   --->   Operation 15 'alloca' 'crc_V_86_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%crc_V_8_loc = alloca i64 1"   --->   Operation 16 'alloca' 'crc_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%crc_V_9_loc = alloca i64 1"   --->   Operation 17 'alloca' 'crc_V_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%crc_V_10_loc = alloca i64 1"   --->   Operation 18 'alloca' 'crc_V_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%crc_V_11_loc = alloca i64 1"   --->   Operation 19 'alloca' 'crc_V_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%crc_V_87_loc = alloca i64 1"   --->   Operation 20 'alloca' 'crc_V_87_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%crc_V_88_loc = alloca i64 1"   --->   Operation 21 'alloca' 'crc_V_88_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%crc_V_14_loc = alloca i64 1"   --->   Operation 22 'alloca' 'crc_V_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%crc_V_15_loc = alloca i64 1"   --->   Operation 23 'alloca' 'crc_V_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%crc_V_89_loc = alloca i64 1"   --->   Operation 24 'alloca' 'crc_V_89_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%crc_V_17_loc = alloca i64 1"   --->   Operation 25 'alloca' 'crc_V_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%crc_V_18_loc = alloca i64 1"   --->   Operation 26 'alloca' 'crc_V_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%crc_V_90_loc = alloca i64 1"   --->   Operation 27 'alloca' 'crc_V_90_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%crc_V_91_loc = alloca i64 1"   --->   Operation 28 'alloca' 'crc_V_91_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%crc_V_21_loc = alloca i64 1"   --->   Operation 29 'alloca' 'crc_V_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%crc_V_22_loc = alloca i64 1"   --->   Operation 30 'alloca' 'crc_V_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%crc_V_92_loc = alloca i64 1"   --->   Operation 31 'alloca' 'crc_V_92_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%crc_V_93_loc = alloca i64 1"   --->   Operation 32 'alloca' 'crc_V_93_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%crc_V_94_loc = alloca i64 1"   --->   Operation 33 'alloca' 'crc_V_94_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%crc_V_95_loc = alloca i64 1"   --->   Operation 34 'alloca' 'crc_V_95_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%crc_V_96_loc = alloca i64 1"   --->   Operation 35 'alloca' 'crc_V_96_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%crc_V_28_loc = alloca i64 1"   --->   Operation 36 'alloca' 'crc_V_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%crc_V_97_loc = alloca i64 1"   --->   Operation 37 'alloca' 'crc_V_97_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%crc_V_98_loc = alloca i64 1"   --->   Operation 38 'alloca' 'crc_V_98_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%crc_V_31_loc = alloca i64 1"   --->   Operation 39 'alloca' 'crc_V_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %input_r_V_data_V, i1 %input_r_V_keep_V, i1 %input_r_V_strb_V, i1 %input_r_V_last_V"   --->   Operation 40 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i11 %empty"   --->   Operation 41 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i11 %empty"   --->   Operation 42 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%crc_V = trunc i8 %tmp_data_V"   --->   Operation 43 'trunc' 'crc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%crc_V_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_data_V, i32 1"   --->   Operation 44 'bitselect' 'crc_V_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%crc_V_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_data_V, i32 2"   --->   Operation 45 'bitselect' 'crc_V_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%crc_V_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_data_V, i32 3"   --->   Operation 46 'bitselect' 'crc_V_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%crc_V_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_data_V, i32 4"   --->   Operation 47 'bitselect' 'crc_V_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%crc_V_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_data_V, i32 5"   --->   Operation 48 'bitselect' 'crc_V_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%crc_V_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_data_V, i32 6"   --->   Operation 49 'bitselect' 'crc_V_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%crc_V_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_data_V, i32 7"   --->   Operation 50 'bitselect' 'crc_V_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (3.44ns)   --->   "%call_ln668 = call void @crc24a_Pipeline_loop2, i1 %crc_V_97, i1 %crc_V_96, i1 %crc_V_95, i1 %crc_V_94, i1 %crc_V_93, i1 %crc_V_92, i1 %crc_V_91, i1 %crc_V, i1 %tmp_last_V, i1 %crc_V_31_loc, i1 %crc_V_98_loc, i1 %crc_V_97_loc, i1 %crc_V_28_loc, i1 %crc_V_96_loc, i1 %crc_V_95_loc, i1 %crc_V_94_loc, i1 %crc_V_93_loc, i1 %crc_V_92_loc, i1 %crc_V_22_loc, i1 %crc_V_21_loc, i1 %crc_V_91_loc, i1 %crc_V_90_loc, i1 %crc_V_18_loc, i1 %crc_V_17_loc, i1 %crc_V_89_loc, i1 %crc_V_15_loc, i1 %crc_V_14_loc, i1 %crc_V_88_loc, i1 %crc_V_87_loc, i1 %crc_V_11_loc, i1 %crc_V_10_loc, i1 %crc_V_9_loc, i1 %crc_V_8_loc, i1 %crc_V_86_loc, i1 %crc_V_6_loc, i1 %crc_V_5_loc, i1 %crc_V_4_loc, i1 %crc_V_3_loc, i1 %crc_V_2_loc, i1 %crc_V_1_loc, i1 %crc_V_loc"   --->   Operation 51 'call' 'call_ln668' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 52 [1/2] (1.14ns)   --->   "%call_ln668 = call void @crc24a_Pipeline_loop2, i1 %crc_V_97, i1 %crc_V_96, i1 %crc_V_95, i1 %crc_V_94, i1 %crc_V_93, i1 %crc_V_92, i1 %crc_V_91, i1 %crc_V, i1 %tmp_last_V, i1 %crc_V_31_loc, i1 %crc_V_98_loc, i1 %crc_V_97_loc, i1 %crc_V_28_loc, i1 %crc_V_96_loc, i1 %crc_V_95_loc, i1 %crc_V_94_loc, i1 %crc_V_93_loc, i1 %crc_V_92_loc, i1 %crc_V_22_loc, i1 %crc_V_21_loc, i1 %crc_V_91_loc, i1 %crc_V_90_loc, i1 %crc_V_18_loc, i1 %crc_V_17_loc, i1 %crc_V_89_loc, i1 %crc_V_15_loc, i1 %crc_V_14_loc, i1 %crc_V_88_loc, i1 %crc_V_87_loc, i1 %crc_V_11_loc, i1 %crc_V_10_loc, i1 %crc_V_9_loc, i1 %crc_V_8_loc, i1 %crc_V_86_loc, i1 %crc_V_6_loc, i1 %crc_V_5_loc, i1 %crc_V_4_loc, i1 %crc_V_3_loc, i1 %crc_V_2_loc, i1 %crc_V_1_loc, i1 %crc_V_loc"   --->   Operation 52 'call' 'call_ln668' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.28>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%crc_V_86_loc_load = load i1 %crc_V_86_loc"   --->   Operation 53 'load' 'crc_V_86_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%crc_V_6_loc_load = load i1 %crc_V_6_loc"   --->   Operation 54 'load' 'crc_V_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%crc_V_5_loc_load = load i1 %crc_V_5_loc"   --->   Operation 55 'load' 'crc_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%crc_V_4_loc_load = load i1 %crc_V_4_loc"   --->   Operation 56 'load' 'crc_V_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%crc_V_3_loc_load = load i1 %crc_V_3_loc"   --->   Operation 57 'load' 'crc_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%crc_V_2_loc_load = load i1 %crc_V_2_loc"   --->   Operation 58 'load' 'crc_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%crc_V_1_loc_load = load i1 %crc_V_1_loc"   --->   Operation 59 'load' 'crc_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%crc_V_loc_load = load i1 %crc_V_loc"   --->   Operation 60 'load' 'crc_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.28ns)   --->   "%ret_V = xor i1 %crc_V_loc_load, i1 %crc_V"   --->   Operation 61 'xor' 'ret_V' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.28ns)   --->   "%ret_V_6 = xor i1 %crc_V_1_loc_load, i1 %crc_V_91"   --->   Operation 62 'xor' 'ret_V_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.28ns)   --->   "%ret_V_7 = xor i1 %crc_V_2_loc_load, i1 %crc_V_92"   --->   Operation 63 'xor' 'ret_V_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.28ns)   --->   "%ret_V_8 = xor i1 %crc_V_3_loc_load, i1 %crc_V_93"   --->   Operation 64 'xor' 'ret_V_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.28ns)   --->   "%ret_V_9 = xor i1 %crc_V_4_loc_load, i1 %crc_V_94"   --->   Operation 65 'xor' 'ret_V_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.28ns)   --->   "%ret_V_10 = xor i1 %crc_V_5_loc_load, i1 %crc_V_95"   --->   Operation 66 'xor' 'ret_V_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.28ns)   --->   "%ret_V_11 = xor i1 %crc_V_6_loc_load, i1 %crc_V_96"   --->   Operation 67 'xor' 'ret_V_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.28ns)   --->   "%ret_V_12 = xor i1 %crc_V_86_loc_load, i1 %crc_V_97"   --->   Operation 68 'xor' 'ret_V_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %ret_V_12, i1 %ret_V_11, i1 %ret_V_10, i1 %ret_V_9, i1 %ret_V_8, i1 %ret_V_7, i1 %ret_V_6, i1 %ret_V"   --->   Operation 69 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_s" [codes/crc.cpp:38]   --->   Operation 70 'write' 'write_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%crc_V_15_loc_load = load i1 %crc_V_15_loc"   --->   Operation 71 'load' 'crc_V_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%crc_V_14_loc_load = load i1 %crc_V_14_loc"   --->   Operation 72 'load' 'crc_V_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%crc_V_88_loc_load = load i1 %crc_V_88_loc"   --->   Operation 73 'load' 'crc_V_88_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%crc_V_87_loc_load = load i1 %crc_V_87_loc"   --->   Operation 74 'load' 'crc_V_87_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%crc_V_11_loc_load = load i1 %crc_V_11_loc"   --->   Operation 75 'load' 'crc_V_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%crc_V_10_loc_load = load i1 %crc_V_10_loc"   --->   Operation 76 'load' 'crc_V_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%crc_V_9_loc_load = load i1 %crc_V_9_loc"   --->   Operation 77 'load' 'crc_V_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%crc_V_8_loc_load = load i1 %crc_V_8_loc"   --->   Operation 78 'load' 'crc_V_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_s" [codes/crc.cpp:38]   --->   Operation 79 'write' 'write_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %crc_V_15_loc_load, i1 %crc_V_14_loc_load, i1 %crc_V_88_loc_load, i1 %crc_V_87_loc_load, i1 %crc_V_11_loc_load, i1 %crc_V_10_loc_load, i1 %crc_V_9_loc_load, i1 %crc_V_8_loc_load"   --->   Operation 80 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_1" [codes/crc.cpp:38]   --->   Operation 81 'write' 'write_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%crc_V_92_loc_load = load i1 %crc_V_92_loc"   --->   Operation 82 'load' 'crc_V_92_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%crc_V_22_loc_load = load i1 %crc_V_22_loc"   --->   Operation 83 'load' 'crc_V_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%crc_V_21_loc_load = load i1 %crc_V_21_loc"   --->   Operation 84 'load' 'crc_V_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%crc_V_91_loc_load = load i1 %crc_V_91_loc"   --->   Operation 85 'load' 'crc_V_91_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%crc_V_90_loc_load = load i1 %crc_V_90_loc"   --->   Operation 86 'load' 'crc_V_90_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%crc_V_18_loc_load = load i1 %crc_V_18_loc"   --->   Operation 87 'load' 'crc_V_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%crc_V_17_loc_load = load i1 %crc_V_17_loc"   --->   Operation 88 'load' 'crc_V_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%crc_V_89_loc_load = load i1 %crc_V_89_loc"   --->   Operation 89 'load' 'crc_V_89_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_1" [codes/crc.cpp:38]   --->   Operation 90 'write' 'write_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %crc_V_92_loc_load, i1 %crc_V_22_loc_load, i1 %crc_V_21_loc_load, i1 %crc_V_91_loc_load, i1 %crc_V_90_loc_load, i1 %crc_V_18_loc_load, i1 %crc_V_17_loc_load, i1 %crc_V_89_loc_load"   --->   Operation 91 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_2" [codes/crc.cpp:38]   --->   Operation 92 'write' 'write_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%crc_V_31_loc_load = load i1 %crc_V_31_loc"   --->   Operation 93 'load' 'crc_V_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%crc_V_98_loc_load = load i1 %crc_V_98_loc"   --->   Operation 94 'load' 'crc_V_98_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%crc_V_97_loc_load = load i1 %crc_V_97_loc"   --->   Operation 95 'load' 'crc_V_97_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%crc_V_28_loc_load = load i1 %crc_V_28_loc"   --->   Operation 96 'load' 'crc_V_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%crc_V_96_loc_load = load i1 %crc_V_96_loc"   --->   Operation 97 'load' 'crc_V_96_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%crc_V_95_loc_load = load i1 %crc_V_95_loc"   --->   Operation 98 'load' 'crc_V_95_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%crc_V_94_loc_load = load i1 %crc_V_94_loc"   --->   Operation 99 'load' 'crc_V_94_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%crc_V_93_loc_load = load i1 %crc_V_93_loc"   --->   Operation 100 'load' 'crc_V_93_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_2" [codes/crc.cpp:38]   --->   Operation 101 'write' 'write_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %crc_V_31_loc_load, i1 %crc_V_98_loc_load, i1 %crc_V_97_loc_load, i1 %crc_V_28_loc_load, i1 %crc_V_96_loc_load, i1 %crc_V_95_loc_load, i1 %crc_V_94_loc_load, i1 %crc_V_93_loc_load"   --->   Operation 102 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_3" [codes/crc.cpp:38]   --->   Operation 103 'write' 'write_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [codes/crc.cpp:3]   --->   Operation 104 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r_V_data_V, i1 %input_r_V_keep_V, i1 %input_r_V_strb_V, i1 %input_r_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r_V_data_V"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_keep_V"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_strb_V"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln21 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %input_r_V_data_V, i1 %input_r_V_keep_V, i1 %input_r_V_strb_V, i1 0, i1 %input_r_V_last_V, i1 0, i1 0, void @empty_2" [codes/crc.cpp:21]   --->   Operation 112 'specaxissidechannel' 'specaxissidechannel_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_3" [codes/crc.cpp:38]   --->   Operation 113 'write' 'write_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [codes/crc.cpp:41]   --->   Operation 114 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
crc_V_loc                (alloca             ) [ 01110000]
crc_V_1_loc              (alloca             ) [ 01110000]
crc_V_2_loc              (alloca             ) [ 01110000]
crc_V_3_loc              (alloca             ) [ 01110000]
crc_V_4_loc              (alloca             ) [ 01110000]
crc_V_5_loc              (alloca             ) [ 01110000]
crc_V_6_loc              (alloca             ) [ 01110000]
crc_V_86_loc             (alloca             ) [ 01110000]
crc_V_8_loc              (alloca             ) [ 01111000]
crc_V_9_loc              (alloca             ) [ 01111000]
crc_V_10_loc             (alloca             ) [ 01111000]
crc_V_11_loc             (alloca             ) [ 01111000]
crc_V_87_loc             (alloca             ) [ 01111000]
crc_V_88_loc             (alloca             ) [ 01111000]
crc_V_14_loc             (alloca             ) [ 01111000]
crc_V_15_loc             (alloca             ) [ 01111000]
crc_V_89_loc             (alloca             ) [ 01111100]
crc_V_17_loc             (alloca             ) [ 01111100]
crc_V_18_loc             (alloca             ) [ 01111100]
crc_V_90_loc             (alloca             ) [ 01111100]
crc_V_91_loc             (alloca             ) [ 01111100]
crc_V_21_loc             (alloca             ) [ 01111100]
crc_V_22_loc             (alloca             ) [ 01111100]
crc_V_92_loc             (alloca             ) [ 01111100]
crc_V_93_loc             (alloca             ) [ 01111110]
crc_V_94_loc             (alloca             ) [ 01111110]
crc_V_95_loc             (alloca             ) [ 01111110]
crc_V_96_loc             (alloca             ) [ 01111110]
crc_V_28_loc             (alloca             ) [ 01111110]
crc_V_97_loc             (alloca             ) [ 01111110]
crc_V_98_loc             (alloca             ) [ 01111110]
crc_V_31_loc             (alloca             ) [ 01111110]
empty                    (read               ) [ 00000000]
tmp_data_V               (extractvalue       ) [ 00000000]
tmp_last_V               (extractvalue       ) [ 00100000]
crc_V                    (trunc              ) [ 00110000]
crc_V_91                 (bitselect          ) [ 00110000]
crc_V_92                 (bitselect          ) [ 00110000]
crc_V_93                 (bitselect          ) [ 00110000]
crc_V_94                 (bitselect          ) [ 00110000]
crc_V_95                 (bitselect          ) [ 00110000]
crc_V_96                 (bitselect          ) [ 00110000]
crc_V_97                 (bitselect          ) [ 00110000]
call_ln668               (call               ) [ 00000000]
crc_V_86_loc_load        (load               ) [ 00000000]
crc_V_6_loc_load         (load               ) [ 00000000]
crc_V_5_loc_load         (load               ) [ 00000000]
crc_V_4_loc_load         (load               ) [ 00000000]
crc_V_3_loc_load         (load               ) [ 00000000]
crc_V_2_loc_load         (load               ) [ 00000000]
crc_V_1_loc_load         (load               ) [ 00000000]
crc_V_loc_load           (load               ) [ 00000000]
ret_V                    (xor                ) [ 00000000]
ret_V_6                  (xor                ) [ 00000000]
ret_V_7                  (xor                ) [ 00000000]
ret_V_8                  (xor                ) [ 00000000]
ret_V_9                  (xor                ) [ 00000000]
ret_V_10                 (xor                ) [ 00000000]
ret_V_11                 (xor                ) [ 00000000]
ret_V_12                 (xor                ) [ 00000000]
p_Result_s               (bitconcatenate     ) [ 00001000]
crc_V_15_loc_load        (load               ) [ 00000000]
crc_V_14_loc_load        (load               ) [ 00000000]
crc_V_88_loc_load        (load               ) [ 00000000]
crc_V_87_loc_load        (load               ) [ 00000000]
crc_V_11_loc_load        (load               ) [ 00000000]
crc_V_10_loc_load        (load               ) [ 00000000]
crc_V_9_loc_load         (load               ) [ 00000000]
crc_V_8_loc_load         (load               ) [ 00000000]
write_ln38               (write              ) [ 00000000]
p_Result_1               (bitconcatenate     ) [ 00000100]
crc_V_92_loc_load        (load               ) [ 00000000]
crc_V_22_loc_load        (load               ) [ 00000000]
crc_V_21_loc_load        (load               ) [ 00000000]
crc_V_91_loc_load        (load               ) [ 00000000]
crc_V_90_loc_load        (load               ) [ 00000000]
crc_V_18_loc_load        (load               ) [ 00000000]
crc_V_17_loc_load        (load               ) [ 00000000]
crc_V_89_loc_load        (load               ) [ 00000000]
write_ln38               (write              ) [ 00000000]
p_Result_2               (bitconcatenate     ) [ 00000010]
crc_V_31_loc_load        (load               ) [ 00000000]
crc_V_98_loc_load        (load               ) [ 00000000]
crc_V_97_loc_load        (load               ) [ 00000000]
crc_V_28_loc_load        (load               ) [ 00000000]
crc_V_96_loc_load        (load               ) [ 00000000]
crc_V_95_loc_load        (load               ) [ 00000000]
crc_V_94_loc_load        (load               ) [ 00000000]
crc_V_93_loc_load        (load               ) [ 00000000]
write_ln38               (write              ) [ 00000000]
p_Result_3               (bitconcatenate     ) [ 00000001]
spectopmodule_ln3        (spectopmodule      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specaxissidechannel_ln21 (specaxissidechannel) [ 00000000]
write_ln38               (write              ) [ 00000000]
ret_ln41                 (ret                ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc24a_Pipeline_loop2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="crc_V_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="crc_V_1_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_1_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="crc_V_2_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_2_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="crc_V_3_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_3_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="crc_V_4_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_4_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="crc_V_5_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_5_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="crc_V_6_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_6_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="crc_V_86_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_86_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="crc_V_8_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_8_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="crc_V_9_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_9_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="crc_V_10_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_10_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="crc_V_11_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_11_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="crc_V_87_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_87_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="crc_V_88_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_88_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="crc_V_14_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_14_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="crc_V_15_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_15_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="crc_V_89_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_89_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="crc_V_17_loc_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_17_loc/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="crc_V_18_loc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_18_loc/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="crc_V_90_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_90_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="crc_V_91_loc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_91_loc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="crc_V_21_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_21_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="crc_V_22_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_22_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="crc_V_92_loc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_92_loc/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="crc_V_93_loc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_93_loc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="crc_V_94_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_94_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="crc_V_95_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_95_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="crc_V_96_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_96_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="crc_V_28_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_28_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="crc_V_97_loc_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_97_loc/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="crc_V_98_loc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_98_loc/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="crc_V_31_loc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_31_loc/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="empty_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="0" index="3" bw="1" slack="0"/>
<pin id="193" dir="0" index="4" bw="1" slack="0"/>
<pin id="194" dir="1" index="5" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/3 write_ln38/4 write_ln38/5 write_ln38/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_crc24a_Pipeline_loop2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="0" index="3" bw="1" slack="0"/>
<pin id="212" dir="0" index="4" bw="1" slack="0"/>
<pin id="213" dir="0" index="5" bw="1" slack="0"/>
<pin id="214" dir="0" index="6" bw="1" slack="0"/>
<pin id="215" dir="0" index="7" bw="1" slack="0"/>
<pin id="216" dir="0" index="8" bw="1" slack="0"/>
<pin id="217" dir="0" index="9" bw="1" slack="0"/>
<pin id="218" dir="0" index="10" bw="1" slack="0"/>
<pin id="219" dir="0" index="11" bw="1" slack="0"/>
<pin id="220" dir="0" index="12" bw="1" slack="0"/>
<pin id="221" dir="0" index="13" bw="1" slack="0"/>
<pin id="222" dir="0" index="14" bw="1" slack="0"/>
<pin id="223" dir="0" index="15" bw="1" slack="0"/>
<pin id="224" dir="0" index="16" bw="1" slack="0"/>
<pin id="225" dir="0" index="17" bw="1" slack="0"/>
<pin id="226" dir="0" index="18" bw="1" slack="0"/>
<pin id="227" dir="0" index="19" bw="1" slack="0"/>
<pin id="228" dir="0" index="20" bw="1" slack="0"/>
<pin id="229" dir="0" index="21" bw="1" slack="0"/>
<pin id="230" dir="0" index="22" bw="1" slack="0"/>
<pin id="231" dir="0" index="23" bw="1" slack="0"/>
<pin id="232" dir="0" index="24" bw="1" slack="0"/>
<pin id="233" dir="0" index="25" bw="1" slack="0"/>
<pin id="234" dir="0" index="26" bw="1" slack="0"/>
<pin id="235" dir="0" index="27" bw="1" slack="0"/>
<pin id="236" dir="0" index="28" bw="1" slack="0"/>
<pin id="237" dir="0" index="29" bw="1" slack="0"/>
<pin id="238" dir="0" index="30" bw="1" slack="0"/>
<pin id="239" dir="0" index="31" bw="1" slack="0"/>
<pin id="240" dir="0" index="32" bw="1" slack="0"/>
<pin id="241" dir="0" index="33" bw="1" slack="0"/>
<pin id="242" dir="0" index="34" bw="1" slack="0"/>
<pin id="243" dir="0" index="35" bw="1" slack="0"/>
<pin id="244" dir="0" index="36" bw="1" slack="0"/>
<pin id="245" dir="0" index="37" bw="1" slack="0"/>
<pin id="246" dir="0" index="38" bw="1" slack="0"/>
<pin id="247" dir="0" index="39" bw="1" slack="0"/>
<pin id="248" dir="0" index="40" bw="1" slack="0"/>
<pin id="249" dir="0" index="41" bw="1" slack="0"/>
<pin id="250" dir="1" index="42" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln668/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_data_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_last_V_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="crc_V_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="crc_V/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="crc_V_91_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_91/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="crc_V_92_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="0" index="2" bw="3" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_92/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="crc_V_93_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_93/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="crc_V_94_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_94/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="crc_V_95_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_95/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="crc_V_96_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="0" index="2" bw="4" slack="0"/>
<pin id="315" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_96/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="crc_V_97_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="0" index="2" bw="4" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_97/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="crc_V_86_loc_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="2"/>
<pin id="331" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_86_loc_load/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="crc_V_6_loc_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="2"/>
<pin id="334" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_6_loc_load/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="crc_V_5_loc_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="2"/>
<pin id="337" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_5_loc_load/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="crc_V_4_loc_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="2"/>
<pin id="340" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_4_loc_load/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="crc_V_3_loc_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="2"/>
<pin id="343" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_3_loc_load/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="crc_V_2_loc_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="2"/>
<pin id="346" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_2_loc_load/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="crc_V_1_loc_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="2"/>
<pin id="349" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_1_loc_load/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="crc_V_loc_load_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="2"/>
<pin id="352" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_loc_load/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="ret_V_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="2"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="ret_V_6_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="2"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_6/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="ret_V_7_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="2"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_7/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="ret_V_8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="2"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_8/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="ret_V_9_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="2"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_9/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="ret_V_10_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="2"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_10/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="ret_V_11_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="2"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_11/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="ret_V_12_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="2"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_12/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_Result_s_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="0" index="3" bw="1" slack="0"/>
<pin id="398" dir="0" index="4" bw="1" slack="0"/>
<pin id="399" dir="0" index="5" bw="1" slack="0"/>
<pin id="400" dir="0" index="6" bw="1" slack="0"/>
<pin id="401" dir="0" index="7" bw="1" slack="0"/>
<pin id="402" dir="0" index="8" bw="1" slack="0"/>
<pin id="403" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="crc_V_15_loc_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="3"/>
<pin id="416" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_15_loc_load/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="crc_V_14_loc_load_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="3"/>
<pin id="419" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_14_loc_load/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="crc_V_88_loc_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="3"/>
<pin id="422" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_88_loc_load/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="crc_V_87_loc_load_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="3"/>
<pin id="425" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_87_loc_load/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="crc_V_11_loc_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="3"/>
<pin id="428" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_11_loc_load/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="crc_V_10_loc_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="3"/>
<pin id="431" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_10_loc_load/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="crc_V_9_loc_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="3"/>
<pin id="434" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_9_loc_load/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="crc_V_8_loc_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="3"/>
<pin id="437" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_8_loc_load/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_Result_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="0" index="3" bw="1" slack="0"/>
<pin id="443" dir="0" index="4" bw="1" slack="0"/>
<pin id="444" dir="0" index="5" bw="1" slack="0"/>
<pin id="445" dir="0" index="6" bw="1" slack="0"/>
<pin id="446" dir="0" index="7" bw="1" slack="0"/>
<pin id="447" dir="0" index="8" bw="1" slack="0"/>
<pin id="448" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="crc_V_92_loc_load_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="4"/>
<pin id="461" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_92_loc_load/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="crc_V_22_loc_load_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="4"/>
<pin id="464" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_22_loc_load/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="crc_V_21_loc_load_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="4"/>
<pin id="467" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_21_loc_load/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="crc_V_91_loc_load_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="4"/>
<pin id="470" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_91_loc_load/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="crc_V_90_loc_load_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="4"/>
<pin id="473" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_90_loc_load/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="crc_V_18_loc_load_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="4"/>
<pin id="476" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_18_loc_load/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="crc_V_17_loc_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="4"/>
<pin id="479" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_17_loc_load/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="crc_V_89_loc_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="4"/>
<pin id="482" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_89_loc_load/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_Result_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="0" index="3" bw="1" slack="0"/>
<pin id="488" dir="0" index="4" bw="1" slack="0"/>
<pin id="489" dir="0" index="5" bw="1" slack="0"/>
<pin id="490" dir="0" index="6" bw="1" slack="0"/>
<pin id="491" dir="0" index="7" bw="1" slack="0"/>
<pin id="492" dir="0" index="8" bw="1" slack="0"/>
<pin id="493" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="crc_V_31_loc_load_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="5"/>
<pin id="506" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_31_loc_load/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="crc_V_98_loc_load_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="5"/>
<pin id="509" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_98_loc_load/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="crc_V_97_loc_load_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="5"/>
<pin id="512" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_97_loc_load/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="crc_V_28_loc_load_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="5"/>
<pin id="515" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_28_loc_load/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="crc_V_96_loc_load_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="5"/>
<pin id="518" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_96_loc_load/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="crc_V_95_loc_load_load_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="5"/>
<pin id="521" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_95_loc_load/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="crc_V_94_loc_load_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="5"/>
<pin id="524" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_94_loc_load/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="crc_V_93_loc_load_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="5"/>
<pin id="527" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_93_loc_load/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_Result_3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="0" index="3" bw="1" slack="0"/>
<pin id="533" dir="0" index="4" bw="1" slack="0"/>
<pin id="534" dir="0" index="5" bw="1" slack="0"/>
<pin id="535" dir="0" index="6" bw="1" slack="0"/>
<pin id="536" dir="0" index="7" bw="1" slack="0"/>
<pin id="537" dir="0" index="8" bw="1" slack="0"/>
<pin id="538" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/6 "/>
</bind>
</comp>

<comp id="549" class="1005" name="crc_V_loc_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_loc "/>
</bind>
</comp>

<comp id="555" class="1005" name="crc_V_1_loc_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_1_loc "/>
</bind>
</comp>

<comp id="561" class="1005" name="crc_V_2_loc_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_2_loc "/>
</bind>
</comp>

<comp id="567" class="1005" name="crc_V_3_loc_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_3_loc "/>
</bind>
</comp>

<comp id="573" class="1005" name="crc_V_4_loc_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_4_loc "/>
</bind>
</comp>

<comp id="579" class="1005" name="crc_V_5_loc_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_5_loc "/>
</bind>
</comp>

<comp id="585" class="1005" name="crc_V_6_loc_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_6_loc "/>
</bind>
</comp>

<comp id="591" class="1005" name="crc_V_86_loc_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_86_loc "/>
</bind>
</comp>

<comp id="597" class="1005" name="crc_V_8_loc_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_8_loc "/>
</bind>
</comp>

<comp id="603" class="1005" name="crc_V_9_loc_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_9_loc "/>
</bind>
</comp>

<comp id="609" class="1005" name="crc_V_10_loc_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_10_loc "/>
</bind>
</comp>

<comp id="615" class="1005" name="crc_V_11_loc_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_11_loc "/>
</bind>
</comp>

<comp id="621" class="1005" name="crc_V_87_loc_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_87_loc "/>
</bind>
</comp>

<comp id="627" class="1005" name="crc_V_88_loc_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_88_loc "/>
</bind>
</comp>

<comp id="633" class="1005" name="crc_V_14_loc_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_14_loc "/>
</bind>
</comp>

<comp id="639" class="1005" name="crc_V_15_loc_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_15_loc "/>
</bind>
</comp>

<comp id="645" class="1005" name="crc_V_89_loc_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_89_loc "/>
</bind>
</comp>

<comp id="651" class="1005" name="crc_V_17_loc_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_17_loc "/>
</bind>
</comp>

<comp id="657" class="1005" name="crc_V_18_loc_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_18_loc "/>
</bind>
</comp>

<comp id="663" class="1005" name="crc_V_90_loc_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_90_loc "/>
</bind>
</comp>

<comp id="669" class="1005" name="crc_V_91_loc_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_91_loc "/>
</bind>
</comp>

<comp id="675" class="1005" name="crc_V_21_loc_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_21_loc "/>
</bind>
</comp>

<comp id="681" class="1005" name="crc_V_22_loc_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_22_loc "/>
</bind>
</comp>

<comp id="687" class="1005" name="crc_V_92_loc_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_92_loc "/>
</bind>
</comp>

<comp id="693" class="1005" name="crc_V_93_loc_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_93_loc "/>
</bind>
</comp>

<comp id="699" class="1005" name="crc_V_94_loc_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_94_loc "/>
</bind>
</comp>

<comp id="705" class="1005" name="crc_V_95_loc_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_95_loc "/>
</bind>
</comp>

<comp id="711" class="1005" name="crc_V_96_loc_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_96_loc "/>
</bind>
</comp>

<comp id="717" class="1005" name="crc_V_28_loc_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_28_loc "/>
</bind>
</comp>

<comp id="723" class="1005" name="crc_V_97_loc_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_97_loc "/>
</bind>
</comp>

<comp id="729" class="1005" name="crc_V_98_loc_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_98_loc "/>
</bind>
</comp>

<comp id="735" class="1005" name="crc_V_31_loc_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_31_loc "/>
</bind>
</comp>

<comp id="741" class="1005" name="tmp_last_V_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="746" class="1005" name="crc_V_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="1"/>
<pin id="748" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V "/>
</bind>
</comp>

<comp id="752" class="1005" name="crc_V_91_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_91 "/>
</bind>
</comp>

<comp id="758" class="1005" name="crc_V_92_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_92 "/>
</bind>
</comp>

<comp id="764" class="1005" name="crc_V_93_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_93 "/>
</bind>
</comp>

<comp id="770" class="1005" name="crc_V_94_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_94 "/>
</bind>
</comp>

<comp id="776" class="1005" name="crc_V_95_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_95 "/>
</bind>
</comp>

<comp id="782" class="1005" name="crc_V_96_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="1"/>
<pin id="784" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_96 "/>
</bind>
</comp>

<comp id="788" class="1005" name="crc_V_97_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_97 "/>
</bind>
</comp>

<comp id="794" class="1005" name="p_Result_s_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="1"/>
<pin id="796" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="799" class="1005" name="p_Result_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="1"/>
<pin id="801" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="804" class="1005" name="p_Result_2_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="1"/>
<pin id="806" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="809" class="1005" name="p_Result_3_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="1"/>
<pin id="811" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="188" pin=4"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="255"><net_src comp="188" pin="5"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="188" pin="5"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="207" pin=9"/></net>

<net id="264"><net_src comp="252" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="207" pin=8"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="252" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="274"><net_src comp="266" pin="3"/><net_sink comp="207" pin=7"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="252" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="283"><net_src comp="275" pin="3"/><net_sink comp="207" pin=6"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="252" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="292"><net_src comp="284" pin="3"/><net_sink comp="207" pin=5"/></net>

<net id="298"><net_src comp="14" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="252" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="22" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="301"><net_src comp="293" pin="3"/><net_sink comp="207" pin=4"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="252" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="24" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="310"><net_src comp="302" pin="3"/><net_sink comp="207" pin=3"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="252" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="311" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="325"><net_src comp="14" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="252" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="328"><net_src comp="320" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="347" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="344" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="341" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="338" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="335" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="332" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="329" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="404"><net_src comp="32" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="405"><net_src comp="388" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="406"><net_src comp="383" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="407"><net_src comp="378" pin="2"/><net_sink comp="393" pin=3"/></net>

<net id="408"><net_src comp="373" pin="2"/><net_sink comp="393" pin=4"/></net>

<net id="409"><net_src comp="368" pin="2"/><net_sink comp="393" pin=5"/></net>

<net id="410"><net_src comp="363" pin="2"/><net_sink comp="393" pin=6"/></net>

<net id="411"><net_src comp="358" pin="2"/><net_sink comp="393" pin=7"/></net>

<net id="412"><net_src comp="353" pin="2"/><net_sink comp="393" pin=8"/></net>

<net id="413"><net_src comp="393" pin="9"/><net_sink comp="200" pin=2"/></net>

<net id="449"><net_src comp="32" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="450"><net_src comp="414" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="451"><net_src comp="417" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="452"><net_src comp="420" pin="1"/><net_sink comp="438" pin=3"/></net>

<net id="453"><net_src comp="423" pin="1"/><net_sink comp="438" pin=4"/></net>

<net id="454"><net_src comp="426" pin="1"/><net_sink comp="438" pin=5"/></net>

<net id="455"><net_src comp="429" pin="1"/><net_sink comp="438" pin=6"/></net>

<net id="456"><net_src comp="432" pin="1"/><net_sink comp="438" pin=7"/></net>

<net id="457"><net_src comp="435" pin="1"/><net_sink comp="438" pin=8"/></net>

<net id="458"><net_src comp="438" pin="9"/><net_sink comp="200" pin=2"/></net>

<net id="494"><net_src comp="32" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="495"><net_src comp="459" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="496"><net_src comp="462" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="497"><net_src comp="465" pin="1"/><net_sink comp="483" pin=3"/></net>

<net id="498"><net_src comp="468" pin="1"/><net_sink comp="483" pin=4"/></net>

<net id="499"><net_src comp="471" pin="1"/><net_sink comp="483" pin=5"/></net>

<net id="500"><net_src comp="474" pin="1"/><net_sink comp="483" pin=6"/></net>

<net id="501"><net_src comp="477" pin="1"/><net_sink comp="483" pin=7"/></net>

<net id="502"><net_src comp="480" pin="1"/><net_sink comp="483" pin=8"/></net>

<net id="503"><net_src comp="483" pin="9"/><net_sink comp="200" pin=2"/></net>

<net id="539"><net_src comp="32" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="540"><net_src comp="504" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="541"><net_src comp="507" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="542"><net_src comp="510" pin="1"/><net_sink comp="528" pin=3"/></net>

<net id="543"><net_src comp="513" pin="1"/><net_sink comp="528" pin=4"/></net>

<net id="544"><net_src comp="516" pin="1"/><net_sink comp="528" pin=5"/></net>

<net id="545"><net_src comp="519" pin="1"/><net_sink comp="528" pin=6"/></net>

<net id="546"><net_src comp="522" pin="1"/><net_sink comp="528" pin=7"/></net>

<net id="547"><net_src comp="525" pin="1"/><net_sink comp="528" pin=8"/></net>

<net id="548"><net_src comp="528" pin="9"/><net_sink comp="200" pin=2"/></net>

<net id="552"><net_src comp="60" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="207" pin=41"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="558"><net_src comp="64" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="207" pin=40"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="564"><net_src comp="68" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="207" pin=39"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="570"><net_src comp="72" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="207" pin=38"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="576"><net_src comp="76" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="207" pin=37"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="582"><net_src comp="80" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="207" pin=36"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="588"><net_src comp="84" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="207" pin=35"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="594"><net_src comp="88" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="207" pin=34"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="600"><net_src comp="92" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="207" pin=33"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="606"><net_src comp="96" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="207" pin=32"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="612"><net_src comp="100" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="207" pin=31"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="618"><net_src comp="104" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="207" pin=30"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="624"><net_src comp="108" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="207" pin=29"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="630"><net_src comp="112" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="207" pin=28"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="636"><net_src comp="116" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="207" pin=27"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="642"><net_src comp="120" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="207" pin=26"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="648"><net_src comp="124" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="207" pin=25"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="654"><net_src comp="128" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="207" pin=24"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="660"><net_src comp="132" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="207" pin=23"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="666"><net_src comp="136" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="207" pin=22"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="672"><net_src comp="140" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="207" pin=21"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="678"><net_src comp="144" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="207" pin=20"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="684"><net_src comp="148" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="207" pin=19"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="690"><net_src comp="152" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="207" pin=18"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="696"><net_src comp="156" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="207" pin=17"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="702"><net_src comp="160" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="207" pin=16"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="708"><net_src comp="164" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="207" pin=15"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="714"><net_src comp="168" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="207" pin=14"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="720"><net_src comp="172" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="207" pin=13"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="726"><net_src comp="176" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="207" pin=12"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="732"><net_src comp="180" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="207" pin=11"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="738"><net_src comp="184" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="207" pin=10"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="744"><net_src comp="256" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="207" pin=9"/></net>

<net id="749"><net_src comp="261" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="207" pin=8"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="755"><net_src comp="266" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="207" pin=7"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="761"><net_src comp="275" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="207" pin=6"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="767"><net_src comp="284" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="207" pin=5"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="773"><net_src comp="293" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="779"><net_src comp="302" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="207" pin=3"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="785"><net_src comp="311" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="791"><net_src comp="320" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="797"><net_src comp="393" pin="9"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="802"><net_src comp="438" pin="9"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="807"><net_src comp="483" pin="9"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="812"><net_src comp="528" pin="9"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="200" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 5 6 7 }
 - Input state : 
	Port: crc24a : input_r_V_data_V | {1 }
	Port: crc24a : input_r_V_keep_V | {1 }
	Port: crc24a : input_r_V_strb_V | {1 }
	Port: crc24a : input_r_V_last_V | {1 }
  - Chain level:
	State 1
		crc_V : 1
		crc_V_91 : 1
		crc_V_92 : 1
		crc_V_93 : 1
		crc_V_94 : 1
		crc_V_95 : 1
		crc_V_96 : 1
		crc_V_97 : 1
		call_ln668 : 2
	State 2
	State 3
		ret_V : 1
		ret_V_6 : 1
		ret_V_7 : 1
		ret_V_8 : 1
		ret_V_9 : 1
		ret_V_10 : 1
		ret_V_11 : 1
		ret_V_12 : 1
		p_Result_s : 1
		write_ln38 : 2
	State 4
		p_Result_1 : 1
		write_ln38 : 2
	State 5
		p_Result_2 : 1
		write_ln38 : 2
	State 6
		p_Result_3 : 1
		write_ln38 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|   call   | grp_crc24a_Pipeline_loop2_fu_207 |    68   |   452   |
|----------|----------------------------------|---------|---------|
|          |           ret_V_fu_353           |    0    |    2    |
|          |          ret_V_6_fu_358          |    0    |    2    |
|          |          ret_V_7_fu_363          |    0    |    2    |
|    xor   |          ret_V_8_fu_368          |    0    |    2    |
|          |          ret_V_9_fu_373          |    0    |    2    |
|          |          ret_V_10_fu_378         |    0    |    2    |
|          |          ret_V_11_fu_383         |    0    |    2    |
|          |          ret_V_12_fu_388         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|   read   |         empty_read_fu_188        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |         grp_write_fu_200         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|extractvalue|         tmp_data_V_fu_252        |    0    |    0    |
|          |         tmp_last_V_fu_256        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |           crc_V_fu_261           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          crc_V_91_fu_266         |    0    |    0    |
|          |          crc_V_92_fu_275         |    0    |    0    |
|          |          crc_V_93_fu_284         |    0    |    0    |
| bitselect|          crc_V_94_fu_293         |    0    |    0    |
|          |          crc_V_95_fu_302         |    0    |    0    |
|          |          crc_V_96_fu_311         |    0    |    0    |
|          |          crc_V_97_fu_320         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         p_Result_s_fu_393        |    0    |    0    |
|bitconcatenate|         p_Result_1_fu_438        |    0    |    0    |
|          |         p_Result_2_fu_483        |    0    |    0    |
|          |         p_Result_3_fu_528        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    68   |   468   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|crc_V_10_loc_reg_609|    1   |
|crc_V_11_loc_reg_615|    1   |
|crc_V_14_loc_reg_633|    1   |
|crc_V_15_loc_reg_639|    1   |
|crc_V_17_loc_reg_651|    1   |
|crc_V_18_loc_reg_657|    1   |
| crc_V_1_loc_reg_555|    1   |
|crc_V_21_loc_reg_675|    1   |
|crc_V_22_loc_reg_681|    1   |
|crc_V_28_loc_reg_717|    1   |
| crc_V_2_loc_reg_561|    1   |
|crc_V_31_loc_reg_735|    1   |
| crc_V_3_loc_reg_567|    1   |
| crc_V_4_loc_reg_573|    1   |
| crc_V_5_loc_reg_579|    1   |
| crc_V_6_loc_reg_585|    1   |
|crc_V_86_loc_reg_591|    1   |
|crc_V_87_loc_reg_621|    1   |
|crc_V_88_loc_reg_627|    1   |
|crc_V_89_loc_reg_645|    1   |
| crc_V_8_loc_reg_597|    1   |
|crc_V_90_loc_reg_663|    1   |
|crc_V_91_loc_reg_669|    1   |
|  crc_V_91_reg_752  |    1   |
|crc_V_92_loc_reg_687|    1   |
|  crc_V_92_reg_758  |    1   |
|crc_V_93_loc_reg_693|    1   |
|  crc_V_93_reg_764  |    1   |
|crc_V_94_loc_reg_699|    1   |
|  crc_V_94_reg_770  |    1   |
|crc_V_95_loc_reg_705|    1   |
|  crc_V_95_reg_776  |    1   |
|crc_V_96_loc_reg_711|    1   |
|  crc_V_96_reg_782  |    1   |
|crc_V_97_loc_reg_723|    1   |
|  crc_V_97_reg_788  |    1   |
|crc_V_98_loc_reg_729|    1   |
| crc_V_9_loc_reg_603|    1   |
|  crc_V_loc_reg_549 |    1   |
|    crc_V_reg_746   |    1   |
| p_Result_1_reg_799 |    8   |
| p_Result_2_reg_804 |    8   |
| p_Result_3_reg_809 |    8   |
| p_Result_s_reg_794 |    8   |
| tmp_last_V_reg_741 |    1   |
+--------------------+--------+
|        Total       |   73   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_write_fu_200         |  p2  |   8  |   8  |   64   ||    43   |
| grp_crc24a_Pipeline_loop2_fu_207 |  p1  |   2  |   1  |    2   ||    9    |
| grp_crc24a_Pipeline_loop2_fu_207 |  p2  |   2  |   1  |    2   ||    9    |
| grp_crc24a_Pipeline_loop2_fu_207 |  p3  |   2  |   1  |    2   ||    9    |
| grp_crc24a_Pipeline_loop2_fu_207 |  p4  |   2  |   1  |    2   ||    9    |
| grp_crc24a_Pipeline_loop2_fu_207 |  p5  |   2  |   1  |    2   ||    9    |
| grp_crc24a_Pipeline_loop2_fu_207 |  p6  |   2  |   1  |    2   ||    9    |
| grp_crc24a_Pipeline_loop2_fu_207 |  p7  |   2  |   1  |    2   ||    9    |
| grp_crc24a_Pipeline_loop2_fu_207 |  p8  |   2  |   1  |    2   ||    9    |
| grp_crc24a_Pipeline_loop2_fu_207 |  p9  |   2  |   1  |    2   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   82   ||  4.564  ||   124   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   68   |   468  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   124  |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   141  |   592  |
+-----------+--------+--------+--------+
