// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_HH_
#define _depthwise_conv2d_fix_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mux_32_16_1_1.h"
#include "network_mul_mul_16s_16s_30_1_1.h"

namespace ap_rtl {

struct depthwise_conv2d_fix : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_signal< sc_lv<16> > ap_var_for_const0;
    sc_signal< sc_lv<16> > ap_var_for_const1;
    sc_signal< sc_lv<16> > ap_var_for_const2;


    // Module declarations
    depthwise_conv2d_fix(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix);

    ~depthwise_conv2d_fix();

    sc_trace_file* mVcdFile;

    network_mux_32_16_1_1<1,1,16,16,16,2,16>* network_mux_32_16_1_1_U6;
    network_mux_32_16_1_1<1,1,16,16,16,2,16>* network_mux_32_16_1_1_U7;
    network_mux_32_16_1_1<1,1,16,16,16,2,16>* network_mux_32_16_1_1_U8;
    network_mux_32_16_1_1<1,1,16,16,16,2,16>* network_mux_32_16_1_1_U9;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U10;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U11;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U12;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U13;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U14;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U15;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U16;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U17;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U18;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > indvar_flatten71_reg_176;
    sc_signal< sc_lv<1> > out_d_0_reg_187;
    sc_signal< sc_lv<10> > indvar_flatten_reg_199;
    sc_signal< sc_lv<5> > out_h_0_reg_210;
    sc_signal< sc_lv<5> > out_w_0_reg_221;
    sc_signal< sc_lv<16> > reg_233;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln35_reg_1175;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln35_reg_1175_pp0_iter1_reg;
    sc_signal< sc_lv<16> > reg_238;
    sc_signal< sc_lv<1> > out_d_fu_247_p2;
    sc_signal< sc_lv<1> > out_d_reg_1147;
    sc_signal< sc_lv<11> > tmp5_0_0_fu_277_p2;
    sc_signal< sc_lv<11> > tmp5_0_0_reg_1155;
    sc_signal< sc_lv<11> > tmp5_1_0_fu_313_p2;
    sc_signal< sc_lv<11> > tmp5_1_0_reg_1160;
    sc_signal< sc_lv<10> > tmp5_2_0_fu_345_p2;
    sc_signal< sc_lv<10> > tmp5_2_0_reg_1165;
    sc_signal< sc_lv<11> > tmp7_fu_381_p2;
    sc_signal< sc_lv<11> > tmp7_reg_1170;
    sc_signal< sc_lv<1> > icmp_ln35_fu_387_p2;
    sc_signal< sc_lv<10> > add_ln35_21_fu_393_p2;
    sc_signal< sc_lv<10> > add_ln35_21_reg_1179;
    sc_signal< sc_lv<1> > icmp_ln23_fu_399_p2;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1184;
    sc_signal< sc_lv<5> > select_ln35_fu_405_p3;
    sc_signal< sc_lv<5> > select_ln35_reg_1196;
    sc_signal< sc_lv<1> > and_ln35_fu_425_p2;
    sc_signal< sc_lv<1> > and_ln35_reg_1203;
    sc_signal< sc_lv<5> > out_h_fu_431_p2;
    sc_signal< sc_lv<5> > out_h_reg_1213;
    sc_signal< sc_lv<10> > add_ln23_7_fu_437_p2;
    sc_signal< sc_lv<10> > add_ln23_7_reg_1221;
    sc_signal< sc_lv<1> > select_ln35_1_fu_443_p3;
    sc_signal< sc_lv<1> > select_ln35_1_reg_1226;
    sc_signal< sc_lv<1> > select_ln35_2_fu_453_p3;
    sc_signal< sc_lv<1> > select_ln35_2_reg_1233;
    sc_signal< sc_lv<5> > out_w_0_mid2_fu_519_p3;
    sc_signal< sc_lv<5> > out_w_0_mid2_reg_1239;
    sc_signal< sc_lv<11> > tmp5_0_0_mid2_fu_555_p3;
    sc_signal< sc_lv<11> > tmp5_0_0_mid2_reg_1245;
    sc_signal< sc_lv<11> > tmp5_1_0_mid2_fu_597_p3;
    sc_signal< sc_lv<11> > tmp5_1_0_mid2_reg_1250;
    sc_signal< sc_lv<10> > tmp5_2_0_mid2_fu_635_p3;
    sc_signal< sc_lv<10> > tmp5_2_0_mid2_reg_1257;
    sc_signal< sc_lv<11> > zext_ln35_12_fu_684_p1;
    sc_signal< sc_lv<11> > zext_ln35_12_reg_1264;
    sc_signal< sc_lv<5> > out_w_fu_703_p2;
    sc_signal< sc_lv<5> > out_w_reg_1274;
    sc_signal< sc_lv<11> > zext_ln35_14_fu_709_p1;
    sc_signal< sc_lv<11> > zext_ln35_14_reg_1280;
    sc_signal< sc_lv<11> > add_ln41_fu_728_p2;
    sc_signal< sc_lv<11> > add_ln41_reg_1290;
    sc_signal< sc_lv<11> > add_ln41_reg_1290_pp0_iter1_reg;
    sc_signal< sc_lv<5> > add_ln35_3_fu_734_p2;
    sc_signal< sc_lv<5> > add_ln35_3_reg_1295;
    sc_signal< sc_lv<11> > add_ln35_6_fu_770_p2;
    sc_signal< sc_lv<11> > add_ln35_6_reg_1310;
    sc_signal< sc_lv<11> > add_ln35_7_fu_774_p2;
    sc_signal< sc_lv<11> > add_ln35_7_reg_1315;
    sc_signal< sc_lv<30> > sext_ln35_3_fu_801_p1;
    sc_signal< sc_lv<30> > sext_ln35_3_reg_1320;
    sc_signal< sc_lv<16> > trunc_ln_reg_1326;
    sc_signal< sc_lv<30> > sext_ln35_6_fu_830_p1;
    sc_signal< sc_lv<30> > sext_ln35_6_reg_1331;
    sc_signal< sc_lv<16> > trunc_ln41_1_reg_1336;
    sc_signal< sc_lv<5> > select_ln23_fu_873_p3;
    sc_signal< sc_lv<5> > select_ln23_reg_1351;
    sc_signal< sc_lv<30> > sext_ln35_9_fu_903_p1;
    sc_signal< sc_lv<30> > sext_ln35_9_reg_1356;
    sc_signal< sc_lv<16> > trunc_ln41_2_reg_1361;
    sc_signal< sc_lv<30> > sext_ln35_12_fu_932_p1;
    sc_signal< sc_lv<30> > sext_ln35_12_reg_1366;
    sc_signal< sc_lv<16> > trunc_ln41_3_reg_1371;
    sc_signal< sc_lv<10> > add_ln35_10_fu_965_p2;
    sc_signal< sc_lv<10> > add_ln35_10_reg_1386;
    sc_signal< sc_lv<16> > add_ln41_1_fu_970_p2;
    sc_signal< sc_lv<16> > add_ln41_1_reg_1391;
    sc_signal< sc_lv<10> > select_ln23_3_fu_974_p3;
    sc_signal< sc_lv<10> > select_ln23_3_reg_1396;
    sc_signal< sc_lv<16> > trunc_ln41_4_reg_1401;
    sc_signal< sc_lv<16> > trunc_ln41_5_reg_1406;
    sc_signal< sc_lv<16> > add_ln41_3_fu_1014_p2;
    sc_signal< sc_lv<16> > add_ln41_3_reg_1416;
    sc_signal< sc_lv<16> > trunc_ln41_6_reg_1421;
    sc_signal< sc_lv<16> > trunc_ln41_7_reg_1426;
    sc_signal< sc_lv<16> > add_ln41_4_fu_1045_p2;
    sc_signal< sc_lv<16> > add_ln41_4_reg_1431;
    sc_signal< sc_lv<16> > trunc_ln41_8_reg_1436;
    sc_signal< sc_lv<16> > add_ln41_8_fu_1076_p2;
    sc_signal< sc_lv<16> > add_ln41_8_reg_1441;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten71_phi_fu_180_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > ap_phi_mux_out_d_0_phi_fu_191_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_203_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_h_0_phi_fu_214_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_225_p4;
    sc_signal< sc_lv<64> > zext_ln35_3_fu_698_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln35_4_fu_723_p1;
    sc_signal< sc_lv<64> > zext_ln35_5_fu_752_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln35_6_fu_765_p1;
    sc_signal< sc_lv<64> > zext_ln35_7_fu_846_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln35_8_fu_854_p1;
    sc_signal< sc_lv<64> > zext_ln35_9_fu_950_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln35_10_fu_960_p1;
    sc_signal< sc_lv<64> > zext_ln35_11_fu_1006_p1;
    sc_signal< sc_lv<64> > zext_ln41_fu_1084_p1;
    sc_signal< sc_lv<10> > p_shl_fu_253_p3;
    sc_signal< sc_lv<6> > p_shl1_fu_265_p3;
    sc_signal< sc_lv<11> > p_shl10_cast_fu_261_p1;
    sc_signal< sc_lv<11> > p_shl11_cast_fu_273_p1;
    sc_signal< sc_lv<5> > tmp_1_0_fu_283_p2;
    sc_signal< sc_lv<10> > p_shl8_fu_289_p3;
    sc_signal< sc_lv<6> > p_shl9_fu_301_p3;
    sc_signal< sc_lv<11> > p_shl8_cast_fu_297_p1;
    sc_signal< sc_lv<11> > p_shl9_cast_fu_309_p1;
    sc_signal< sc_lv<5> > tmp_2_0_fu_319_p2;
    sc_signal< sc_lv<6> > p_shl7_fu_333_p3;
    sc_signal< sc_lv<10> > p_shl6_fu_325_p3;
    sc_signal< sc_lv<10> > p_shl7_cast_fu_341_p1;
    sc_signal< sc_lv<5> > zext_ln41_1_fu_243_p1;
    sc_signal< sc_lv<5> > tmp6_fu_351_p2;
    sc_signal< sc_lv<10> > p_shl4_fu_357_p3;
    sc_signal< sc_lv<7> > p_shl5_fu_369_p3;
    sc_signal< sc_lv<11> > p_shl4_cast_fu_365_p1;
    sc_signal< sc_lv<11> > p_shl5_cast_fu_377_p1;
    sc_signal< sc_lv<1> > icmp_ln24_fu_419_p2;
    sc_signal< sc_lv<1> > xor_ln35_fu_413_p2;
    sc_signal< sc_lv<6> > tmp_s_fu_477_p3;
    sc_signal< sc_lv<3> > tmp_9_fu_488_p3;
    sc_signal< sc_lv<7> > p_shl4_cast_mid161_ca_fu_484_p1;
    sc_signal< sc_lv<7> > p_shl5_cast_mid165_ca_fu_495_p1;
    sc_signal< sc_lv<7> > tmp7_mid167_fu_499_p2;
    sc_signal< sc_lv<11> > tmp7_mid167_cast_fu_505_p1;
    sc_signal< sc_lv<1> > empty_54_fu_515_p2;
    sc_signal< sc_lv<10> > p_shl10_mid1_fu_527_p3;
    sc_signal< sc_lv<6> > p_shl11_mid1_fu_538_p3;
    sc_signal< sc_lv<11> > p_shl10_cast_mid1_fu_534_p1;
    sc_signal< sc_lv<11> > p_shl11_cast_mid1_fu_545_p1;
    sc_signal< sc_lv<11> > tmp5_0_0_mid1_fu_549_p2;
    sc_signal< sc_lv<11> > select_ln35_4_fu_459_p3;
    sc_signal< sc_lv<5> > tmp_1_0_mid1_fu_562_p2;
    sc_signal< sc_lv<10> > p_shl8_mid1_fu_567_p3;
    sc_signal< sc_lv<6> > p_shl9_mid1_fu_579_p3;
    sc_signal< sc_lv<11> > p_shl8_cast_mid1_fu_575_p1;
    sc_signal< sc_lv<11> > p_shl9_cast_mid1_fu_587_p1;
    sc_signal< sc_lv<11> > tmp5_1_0_mid1_fu_591_p2;
    sc_signal< sc_lv<11> > select_ln35_5_fu_465_p3;
    sc_signal< sc_lv<5> > tmp_2_0_mid1_fu_604_p2;
    sc_signal< sc_lv<6> > p_shl7_mid1_fu_617_p3;
    sc_signal< sc_lv<10> > p_shl6_mid1_fu_609_p3;
    sc_signal< sc_lv<10> > p_shl7_cast_mid1_fu_625_p1;
    sc_signal< sc_lv<10> > tmp5_2_0_mid1_fu_629_p2;
    sc_signal< sc_lv<10> > select_ln35_6_fu_471_p3;
    sc_signal< sc_lv<5> > zext_ln35_25_fu_449_p1;
    sc_signal< sc_lv<5> > tmp6_mid1_fu_642_p2;
    sc_signal< sc_lv<10> > p_shl4_mid1_fu_647_p3;
    sc_signal< sc_lv<7> > p_shl5_mid1_fu_659_p3;
    sc_signal< sc_lv<11> > p_shl4_cast_mid1_fu_655_p1;
    sc_signal< sc_lv<11> > p_shl5_cast_mid1_fu_667_p1;
    sc_signal< sc_lv<11> > tmp7_mid1_fu_671_p2;
    sc_signal< sc_lv<11> > select_ln35_7_fu_509_p3;
    sc_signal< sc_lv<11> > add_ln35_fu_688_p2;
    sc_signal< sc_lv<32> > sext_ln35_1_fu_694_p1;
    sc_signal< sc_lv<11> > add_ln35_2_fu_713_p2;
    sc_signal< sc_lv<32> > sext_ln35_4_fu_719_p1;
    sc_signal< sc_lv<11> > tmp7_mid2_fu_677_p3;
    sc_signal< sc_lv<11> > zext_ln35_16_fu_739_p1;
    sc_signal< sc_lv<11> > add_ln35_4_fu_743_p2;
    sc_signal< sc_lv<32> > sext_ln35_7_fu_748_p1;
    sc_signal< sc_lv<11> > add_ln35_5_fu_757_p2;
    sc_signal< sc_lv<32> > sext_ln35_10_fu_761_p1;
    sc_signal< sc_lv<2> > tmp_5_fu_789_p4;
    sc_signal< sc_lv<16> > tmp_5_fu_789_p5;
    sc_signal< sc_lv<30> > mul_ln35_fu_1089_p2;
    sc_signal< sc_lv<2> > tmp_6_fu_818_p4;
    sc_signal< sc_lv<16> > tmp_6_fu_818_p5;
    sc_signal< sc_lv<30> > mul_ln35_1_fu_1096_p2;
    sc_signal< sc_lv<32> > sext_ln35_13_fu_843_p1;
    sc_signal< sc_lv<32> > sext_ln35_15_fu_851_p1;
    sc_signal< sc_lv<2> > tmp_7_fu_891_p4;
    sc_signal< sc_lv<16> > tmp_7_fu_891_p5;
    sc_signal< sc_lv<30> > mul_ln35_2_fu_1103_p2;
    sc_signal< sc_lv<2> > tmp_8_fu_920_p4;
    sc_signal< sc_lv<16> > tmp_8_fu_920_p5;
    sc_signal< sc_lv<30> > mul_ln35_3_fu_1110_p2;
    sc_signal< sc_lv<10> > zext_ln35_2_fu_878_p1;
    sc_signal< sc_lv<10> > add_ln35_8_fu_945_p2;
    sc_signal< sc_lv<10> > zext_ln35_13_fu_881_p1;
    sc_signal< sc_lv<10> > add_ln35_9_fu_955_p2;
    sc_signal< sc_lv<10> > zext_ln35_15_fu_884_p1;
    sc_signal< sc_lv<30> > mul_ln35_4_fu_1117_p2;
    sc_signal< sc_lv<30> > mul_ln35_5_fu_1123_p2;
    sc_signal< sc_lv<16> > add_ln41_2_fu_1010_p2;
    sc_signal< sc_lv<30> > mul_ln35_6_fu_1129_p2;
    sc_signal< sc_lv<30> > mul_ln35_7_fu_1135_p2;
    sc_signal< sc_lv<30> > mul_ln35_8_fu_1141_p2;
    sc_signal< sc_lv<16> > add_ln41_5_fu_1062_p2;
    sc_signal< sc_lv<16> > add_ln41_6_fu_1066_p2;
    sc_signal< sc_lv<16> > add_ln41_7_fu_1071_p2;
    sc_signal< sc_lv<32> > sext_ln41_fu_1081_p1;
    sc_signal< sc_lv<16> > mul_ln35_4_fu_1117_p0;
    sc_signal< sc_lv<16> > mul_ln35_5_fu_1123_p0;
    sc_signal< sc_lv<16> > mul_ln35_6_fu_1129_p0;
    sc_signal< sc_lv<16> > mul_ln35_7_fu_1135_p0;
    sc_signal< sc_lv<16> > mul_ln35_8_fu_1141_p0;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state12;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_1E;
    static const sc_lv<10> ap_const_lv10_3C;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<16> ap_const_lv16_CEF6;
    static const sc_lv<16> ap_const_lv16_CE73;
    static const sc_lv<16> ap_const_lv16_78D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln23_7_fu_437_p2();
    void thread_add_ln35_10_fu_965_p2();
    void thread_add_ln35_21_fu_393_p2();
    void thread_add_ln35_2_fu_713_p2();
    void thread_add_ln35_3_fu_734_p2();
    void thread_add_ln35_4_fu_743_p2();
    void thread_add_ln35_5_fu_757_p2();
    void thread_add_ln35_6_fu_770_p2();
    void thread_add_ln35_7_fu_774_p2();
    void thread_add_ln35_8_fu_945_p2();
    void thread_add_ln35_9_fu_955_p2();
    void thread_add_ln35_fu_688_p2();
    void thread_add_ln41_1_fu_970_p2();
    void thread_add_ln41_2_fu_1010_p2();
    void thread_add_ln41_3_fu_1014_p2();
    void thread_add_ln41_4_fu_1045_p2();
    void thread_add_ln41_5_fu_1062_p2();
    void thread_add_ln41_6_fu_1066_p2();
    void thread_add_ln41_7_fu_1071_p2();
    void thread_add_ln41_8_fu_1076_p2();
    void thread_add_ln41_fu_728_p2();
    void thread_and_ln35_fu_425_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten71_phi_fu_180_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_203_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_191_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_214_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_225_p4();
    void thread_ap_ready();
    void thread_empty_54_fu_515_p2();
    void thread_icmp_ln23_fu_399_p2();
    void thread_icmp_ln24_fu_419_p2();
    void thread_icmp_ln35_fu_387_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_mul_ln35_4_fu_1117_p0();
    void thread_mul_ln35_5_fu_1123_p0();
    void thread_mul_ln35_6_fu_1129_p0();
    void thread_mul_ln35_7_fu_1135_p0();
    void thread_mul_ln35_8_fu_1141_p0();
    void thread_out_d_fu_247_p2();
    void thread_out_h_fu_431_p2();
    void thread_out_w_0_mid2_fu_519_p3();
    void thread_out_w_fu_703_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_shl10_cast_fu_261_p1();
    void thread_p_shl10_cast_mid1_fu_534_p1();
    void thread_p_shl10_mid1_fu_527_p3();
    void thread_p_shl11_cast_fu_273_p1();
    void thread_p_shl11_cast_mid1_fu_545_p1();
    void thread_p_shl11_mid1_fu_538_p3();
    void thread_p_shl1_fu_265_p3();
    void thread_p_shl4_cast_fu_365_p1();
    void thread_p_shl4_cast_mid161_ca_fu_484_p1();
    void thread_p_shl4_cast_mid1_fu_655_p1();
    void thread_p_shl4_fu_357_p3();
    void thread_p_shl4_mid1_fu_647_p3();
    void thread_p_shl5_cast_fu_377_p1();
    void thread_p_shl5_cast_mid165_ca_fu_495_p1();
    void thread_p_shl5_cast_mid1_fu_667_p1();
    void thread_p_shl5_fu_369_p3();
    void thread_p_shl5_mid1_fu_659_p3();
    void thread_p_shl6_fu_325_p3();
    void thread_p_shl6_mid1_fu_609_p3();
    void thread_p_shl7_cast_fu_341_p1();
    void thread_p_shl7_cast_mid1_fu_625_p1();
    void thread_p_shl7_fu_333_p3();
    void thread_p_shl7_mid1_fu_617_p3();
    void thread_p_shl8_cast_fu_297_p1();
    void thread_p_shl8_cast_mid1_fu_575_p1();
    void thread_p_shl8_fu_289_p3();
    void thread_p_shl8_mid1_fu_567_p3();
    void thread_p_shl9_cast_fu_309_p1();
    void thread_p_shl9_cast_mid1_fu_587_p1();
    void thread_p_shl9_fu_301_p3();
    void thread_p_shl9_mid1_fu_579_p3();
    void thread_p_shl_fu_253_p3();
    void thread_select_ln23_3_fu_974_p3();
    void thread_select_ln23_fu_873_p3();
    void thread_select_ln35_1_fu_443_p3();
    void thread_select_ln35_2_fu_453_p3();
    void thread_select_ln35_4_fu_459_p3();
    void thread_select_ln35_5_fu_465_p3();
    void thread_select_ln35_6_fu_471_p3();
    void thread_select_ln35_7_fu_509_p3();
    void thread_select_ln35_fu_405_p3();
    void thread_sext_ln35_10_fu_761_p1();
    void thread_sext_ln35_12_fu_932_p1();
    void thread_sext_ln35_13_fu_843_p1();
    void thread_sext_ln35_15_fu_851_p1();
    void thread_sext_ln35_1_fu_694_p1();
    void thread_sext_ln35_3_fu_801_p1();
    void thread_sext_ln35_4_fu_719_p1();
    void thread_sext_ln35_6_fu_830_p1();
    void thread_sext_ln35_7_fu_748_p1();
    void thread_sext_ln35_9_fu_903_p1();
    void thread_sext_ln41_fu_1081_p1();
    void thread_tmp5_0_0_fu_277_p2();
    void thread_tmp5_0_0_mid1_fu_549_p2();
    void thread_tmp5_0_0_mid2_fu_555_p3();
    void thread_tmp5_1_0_fu_313_p2();
    void thread_tmp5_1_0_mid1_fu_591_p2();
    void thread_tmp5_1_0_mid2_fu_597_p3();
    void thread_tmp5_2_0_fu_345_p2();
    void thread_tmp5_2_0_mid1_fu_629_p2();
    void thread_tmp5_2_0_mid2_fu_635_p3();
    void thread_tmp6_fu_351_p2();
    void thread_tmp6_mid1_fu_642_p2();
    void thread_tmp7_fu_381_p2();
    void thread_tmp7_mid167_cast_fu_505_p1();
    void thread_tmp7_mid167_fu_499_p2();
    void thread_tmp7_mid1_fu_671_p2();
    void thread_tmp7_mid2_fu_677_p3();
    void thread_tmp_1_0_fu_283_p2();
    void thread_tmp_1_0_mid1_fu_562_p2();
    void thread_tmp_2_0_fu_319_p2();
    void thread_tmp_2_0_mid1_fu_604_p2();
    void thread_tmp_5_fu_789_p4();
    void thread_tmp_6_fu_818_p4();
    void thread_tmp_7_fu_891_p4();
    void thread_tmp_8_fu_920_p4();
    void thread_tmp_9_fu_488_p3();
    void thread_tmp_s_fu_477_p3();
    void thread_xor_ln35_fu_413_p2();
    void thread_zext_ln35_10_fu_960_p1();
    void thread_zext_ln35_11_fu_1006_p1();
    void thread_zext_ln35_12_fu_684_p1();
    void thread_zext_ln35_13_fu_881_p1();
    void thread_zext_ln35_14_fu_709_p1();
    void thread_zext_ln35_15_fu_884_p1();
    void thread_zext_ln35_16_fu_739_p1();
    void thread_zext_ln35_25_fu_449_p1();
    void thread_zext_ln35_2_fu_878_p1();
    void thread_zext_ln35_3_fu_698_p1();
    void thread_zext_ln35_4_fu_723_p1();
    void thread_zext_ln35_5_fu_752_p1();
    void thread_zext_ln35_6_fu_765_p1();
    void thread_zext_ln35_7_fu_846_p1();
    void thread_zext_ln35_8_fu_854_p1();
    void thread_zext_ln35_9_fu_950_p1();
    void thread_zext_ln41_1_fu_243_p1();
    void thread_zext_ln41_fu_1084_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
