# Carry-Look-Ahead-Adder-Using-Verilog

This project includes implementation of CLA using verilog as it is most important one foem
of adder as it removes the time dependency of carry for continuing the process of addition of further 
additin of bits. Here i have provided the code as well as the testbench for CLA. if u find it 
helpfull please follow for further codes and give start to this repositories.
