Running PRESTO HDLC
Compiling source file /home/allenwalker/project/exp4/v_src/top.v
Searching for ./defines.vh
Searching for /home/allenwalker/project/lib/defines.vh
Searching for /home/allenwalker/project/exp4/v_src/defines.vh
Opening include file /home/allenwalker/project/exp4/v_src/defines.vh
Presto compilation completed successfully.
Loading db file '/home/allenwalker/project/lib/fde_dc.db'
Loading db file '/eda/synopsys/dc2013/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/dc2013/libraries/syn/standard.sldb'
  Loading link library 'fde_dc'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /home/allenwalker/project/exp4/v_src/top.v:87: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/allenwalker/project/exp4/v_src/top.v:66: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 60 in file
	'/home/allenwalker/project/exp4/v_src/top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine top line 60 in file
		'/home/allenwalker/project/exp4/v_src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|       req_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     sec_cnt_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
Information: Building the design 'lfsr_prng' instantiated from design 'top' with
	the parameters "INIT_SEED=8'ha5". (HDL-193)

Inferred memory devices in process
	in routine lfsr_prng_a5 line 15 in file
		'/home/allenwalker/project/exp4/v_src/lfsr_prng.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     random_reg      | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|     random_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'unique_selector'. (HDL-193)

Inferred memory devices in process
	in routine unique_selector line 24 in file
		'/home/allenwalker/project/exp4/v_src/unique_selector.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|       done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| potential_number_reg | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    searching_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  selected_mask_reg   | Flip-flop |   8   |  N  | N  | Y  | N  | N  | N  | N  |
| selected_number_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Statistics for MUX_OPs
=============================================================
|  block name/line   | Inputs | Outputs | # sel inputs | MB |
=============================================================
| unique_selector/42 |   8    |    1    |      3       | N  |
=============================================================
Presto compilation completed successfully.
Information: Building the design 'seven_seg'. (HDL-193)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /home/allenwalker/project/exp4/v_src/unique_selector.v
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
	in routine unique_selector line 24 in file
		'/home/allenwalker/project/exp4/v_src/unique_selector.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|       done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| potential_number_reg | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    searching_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  selected_mask_reg   | Flip-flop |   8   |  N  | N  | Y  | N  | N  | N  | N  |
| selected_number_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Statistics for MUX_OPs
=============================================================
|  block name/line   | Inputs | Outputs | # sel inputs | MB |
=============================================================
| unique_selector/42 |   8    |    1    |      3       | N  |
=============================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/home/allenwalker/project/exp4/unique_selector.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'unique_selector'.
Running PRESTO HDLC
Compiling source file /home/allenwalker/project/exp4/v_src/lfsr_prng.v
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
	in routine lfsr_prng line 15 in file
		'/home/allenwalker/project/exp4/v_src/lfsr_prng.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     random_reg      | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
|     random_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'lfsr_prng'.
Running PRESTO HDLC
Compiling source file /home/allenwalker/project/exp4/v_src/seven_seg.v
Searching for ./defines.vh
Searching for /home/allenwalker/project/lib/defines.vh
Searching for /home/allenwalker/project/exp4/v_src/defines.vh
Opening include file /home/allenwalker/project/exp4/v_src/defines.vh
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/home/allenwalker/project/exp4/seven_seg.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'seven_seg'.
Current design is 'top'.
Current design is 'top'.

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (5 designs)               /home/allenwalker/project/exp4/top.db, etc
  fde_dc (library)            /home/allenwalker/project/lib/fde_dc.db

Warning: Dont_touch on net 'sec_cnt[0]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[1]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[2]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[3]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[4]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[5]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[6]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[7]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[8]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[9]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[10]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[11]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[12]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[13]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[14]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[15]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[16]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[17]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[18]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[19]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[20]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[21]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[22]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[23]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[24]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[25]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[26]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[27]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[28]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[29]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[30]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[31]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'trigger' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'prng_inst/feedback' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Information: Updating graph... (UID-83)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | H-2013.03-DWBB_201303.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

Warning: Dont_touch on net 'prng_inst/feedback' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[0]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[1]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[2]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[3]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[4]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[5]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[6]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[7]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[8]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[9]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[10]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[11]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[12]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[13]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[14]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[15]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[16]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[17]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[18]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[19]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[20]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[21]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[22]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[23]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[24]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[25]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[26]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[27]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[28]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[29]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[30]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'sec_cnt[31]' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'trigger' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
  Ungrouping instance 'unique_inst/C238' 

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'top' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'DW01_add_width32'
  Processing 'DW01_cmp2_width32'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'top'
  Mapping 'top'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     681.0      0.00       0.0      19.4                          
    0:00:00     681.0      0.00       0.0      19.4                          
    0:00:00     681.0      0.00       0.0      19.4                          
    0:00:00     681.0      0.00       0.0      19.4                          
    0:00:00     681.0      0.00       0.0      19.4                          
    0:00:00     681.0      0.00       0.0      19.4                          
    0:00:00     681.0      0.00       0.0      19.4                          
    0:00:00     681.0      0.00       0.0      19.4                          
    0:00:00     681.0      0.00       0.0      19.4                          
    0:00:00     682.0      0.00       0.0       5.5                          
    0:00:00     683.0      0.00       0.0       0.0                          
    0:00:00     683.0      0.00       0.0       0.0                          
    0:00:00     683.0      0.00       0.0       0.0                          
    0:00:00     683.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     683.0      0.00       0.0       0.0                          
    0:00:00     683.0      0.00       0.0       0.0                          
    0:00:00     683.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     683.0      0.00       0.0       0.0                          
    0:00:00     683.0      0.00       0.0       0.0                          
    0:00:00     653.0      0.00       0.0       0.0                          
    0:00:00     653.0      0.00       0.0       0.0                          
    0:00:00     653.0      0.00       0.0       0.0                          
    0:00:00     653.0      0.00       0.0       0.0                          
    0:00:00     653.0      0.00       0.0       0.0                          
    0:00:00     653.0      0.00       0.0       0.0                          
    0:00:00     653.0      0.00       0.0       0.0                          
    0:00:00     653.0      0.00       0.0       0.0                          
    0:00:00     653.0      0.00       0.0       0.0                          
Loading db file '/home/allenwalker/project/lib/fde_dc.db'

  Optimization Complete
  ---------------------
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
Alib files are up-to-date.
Loading db file '/eda/synopsys/dc2013/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | H-2013.03-DWBB_201303.0 |     *     |
| Licensed DW Building Blocks        | H-2013.03-DWBB_201303.0 |     *     |
============================================================================


Loaded alib file './alib-52/fde_dc.db.alib'

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'top' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     653.0      0.00       0.0       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
    0:00:01     653.0      0.00       0.0       0.0                          
Loading db file '/home/allenwalker/project/lib/fde_dc.db'

  Optimization Complete
  ---------------------
Writing verilog file '/home/allenwalker/project/exp4/result/top_gate.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
