\doxysection{Base address of APB1 peripherals }
\hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s}{}\label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}}


Base addresses of peripherals connected on APB1 Bus.  


\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga3c771627a298dfa3d484c834f5b97649}{TIM2\+\_\+\+BASEADDR}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9be9b6a7119ff1f51c680d4de3d2595b}{TIM3\+\_\+\+BASEADDR}}~0x40000400\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga0ab46f7a0878390457d8bb96c470d1b9}{TIM4\+\_\+\+BASEADDR}}~0x40000800\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga2f2fd59ff0b3ef8ec4ec85f751855ed6}{TIM5\+\_\+\+BASEADDR}}~0x40000\+C00\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga4843587a8c4895c239100c350e4759e3}{TIM6\+\_\+\+BASEADDR}}~0x40001000\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga3d459b9d2064d59b7b9e3d3750458a09}{TIM7\+\_\+\+BASEADDR}}~0x40001400\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad17a7abfaf5af9fab36aaeea57cff837}{TIM12\+\_\+\+BASEADDR}}~0x40001800\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga2c778d818873c111b54ef7ff6a7a9907}{TIM13\+\_\+\+BASEADDR}}~0x40001\+C00\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga161b393a49a17291ef0a51573182fffa}{TIM14\+\_\+\+BASEADDR}}~0x40002000\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga98c3e6ad32fb5503744104470f07ccd9}{RTC\+\_\+\+BKP\+\_\+\+REG\+\_\+\+BASEADDR}}~0x40002800\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9c700161f4bab68714561c9ac183f50f}{WWDG\+\_\+\+BASEADDR}}~0x40002\+C00\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga098010af0f6b7e11bce69396f245ef99}{IWDG\+\_\+\+BASEADDR}}~0x40003000\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gab6310df7bd221805075b3b158bd0419f}{I2\+S2ext\+\_\+\+BASEADDR}}~0x40003400\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga61411691cf3cec7ccbef113325919e32}{SPI2\+\_\+\+I2\+S2\+\_\+\+BASEADDR}}~0x40003800\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9944b802b73578b7cd1533bfc981c46f}{SPI3\+\_\+\+I2\+S3\+\_\+\+BASEADDR}}~0x40003\+C00\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga66126134ec1bc5f9ed9f01643074ae27}{I2\+S3ext\+\_\+\+BASEADDR}}~0x40004000\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9e2d543dd90e725020d1f4b2ae3a0cdc}{USART2\+\_\+\+BASEADDR}}~0x40004400\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga44b4b63dcc1dedbd81fc2679c1d6c357}{USART3\+\_\+\+BASEADDR}}~0x40004800\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga4d6884b8f00f5b067ebcd86422e214fe}{UART4\+\_\+\+BASEADDR}}~0x40004\+C00\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad984a28136e0e1e4231fcad31e6bac98}{UART5\+\_\+\+BASEADDR}}~0x40005000\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga44e7e7597f47b4f3f3229de7c0ff7908}{I2\+C1\+\_\+\+BASEADDR}}~0x40005400\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga94025f09df9dc7c9720293778c389e4c}{I2\+C2\+\_\+\+BASEADDR}}~0x40005800\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga02b13b7d3f55032e47973e192b94cb53}{I2\+C3\+\_\+\+BASEADDR}}~0x40005\+C00\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga1484ca3bc297fe5ca4b7103f0b07aeb3}{CAN1\+\_\+\+BASEADDR}}~0x40006400\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gaa889aa22e7d110bf7f41c2d164de7552}{CAN2\+\_\+\+BASEADDR}}~0x40006800\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga402f4f49ad6a541263b20b3ff2859a32}{PWR\+\_\+\+BASEADDR}}~0x40007000\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga723cc4da635bb2d2f69d7f1be2034b41}{DAC\+\_\+\+BASEADDR}}~0x40007400\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gab005681d61f5e1e31a76588553dd7027}{UART7\+\_\+\+BASEADDR}}~0x40007800\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga72e1dab09f7cebbd7a200877d8031838}{UART8\+\_\+\+BASEADDR}}~0x40007\+C00\+UL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Base addresses of peripherals connected on APB1 Bus. 



\label{doc-define-members}
\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga1484ca3bc297fe5ca4b7103f0b07aeb3}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!CAN1\_BASEADDR@{CAN1\_BASEADDR}}
\index{CAN1\_BASEADDR@{CAN1\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{CAN1\_BASEADDR}{CAN1\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga1484ca3bc297fe5ca4b7103f0b07aeb3} 
\#define CAN1\+\_\+\+BASEADDR~0x40006400\+UL}

Controlled Area Network 1 (CAN1) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00128}{128}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gaa889aa22e7d110bf7f41c2d164de7552}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!CAN2\_BASEADDR@{CAN2\_BASEADDR}}
\index{CAN2\_BASEADDR@{CAN2\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{CAN2\_BASEADDR}{CAN2\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gaa889aa22e7d110bf7f41c2d164de7552} 
\#define CAN2\+\_\+\+BASEADDR~0x40006800\+UL}

Controlled Area Network 2 (CAN2) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00129}{129}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga723cc4da635bb2d2f69d7f1be2034b41}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!DAC\_BASEADDR@{DAC\_BASEADDR}}
\index{DAC\_BASEADDR@{DAC\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{DAC\_BASEADDR}{DAC\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga723cc4da635bb2d2f69d7f1be2034b41} 
\#define DAC\+\_\+\+BASEADDR~0x40007400\+UL}

Digital to Analog Converter (DAC) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00131}{131}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga44e7e7597f47b4f3f3229de7c0ff7908}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!I2C1\_BASEADDR@{I2C1\_BASEADDR}}
\index{I2C1\_BASEADDR@{I2C1\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{I2C1\_BASEADDR}{I2C1\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga44e7e7597f47b4f3f3229de7c0ff7908} 
\#define I2\+C1\+\_\+\+BASEADDR~0x40005400\+UL}

Inter-\/integrated circuit 1 (I2\+C1) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00125}{125}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga94025f09df9dc7c9720293778c389e4c}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!I2C2\_BASEADDR@{I2C2\_BASEADDR}}
\index{I2C2\_BASEADDR@{I2C2\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{I2C2\_BASEADDR}{I2C2\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga94025f09df9dc7c9720293778c389e4c} 
\#define I2\+C2\+\_\+\+BASEADDR~0x40005800\+UL}

Inter-\/integrated circuit 2 (I2\+C2) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00126}{126}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga02b13b7d3f55032e47973e192b94cb53}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!I2C3\_BASEADDR@{I2C3\_BASEADDR}}
\index{I2C3\_BASEADDR@{I2C3\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{I2C3\_BASEADDR}{I2C3\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga02b13b7d3f55032e47973e192b94cb53} 
\#define I2\+C3\+\_\+\+BASEADDR~0x40005\+C00\+UL}

Inter-\/integrated circuit 3 (I2\+C3) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00127}{127}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gab6310df7bd221805075b3b158bd0419f}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!I2S2ext\_BASEADDR@{I2S2ext\_BASEADDR}}
\index{I2S2ext\_BASEADDR@{I2S2ext\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{I2S2ext\_BASEADDR}{I2S2ext\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gab6310df7bd221805075b3b158bd0419f} 
\#define I2\+S2ext\+\_\+\+BASEADDR~0x40003400\+UL}

I2\+S2ext Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00117}{117}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga66126134ec1bc5f9ed9f01643074ae27}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!I2S3ext\_BASEADDR@{I2S3ext\_BASEADDR}}
\index{I2S3ext\_BASEADDR@{I2S3ext\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{I2S3ext\_BASEADDR}{I2S3ext\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga66126134ec1bc5f9ed9f01643074ae27} 
\#define I2\+S3ext\+\_\+\+BASEADDR~0x40004000\+UL}

I2\+S3ext Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00120}{120}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga098010af0f6b7e11bce69396f245ef99}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!IWDG\_BASEADDR@{IWDG\_BASEADDR}}
\index{IWDG\_BASEADDR@{IWDG\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{IWDG\_BASEADDR}{IWDG\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga098010af0f6b7e11bce69396f245ef99} 
\#define IWDG\+\_\+\+BASEADDR~0x40003000\+UL}

Independent Watch Dog (IWDG) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00116}{116}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga402f4f49ad6a541263b20b3ff2859a32}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!PWR\_BASEADDR@{PWR\_BASEADDR}}
\index{PWR\_BASEADDR@{PWR\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{PWR\_BASEADDR}{PWR\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga402f4f49ad6a541263b20b3ff2859a32} 
\#define PWR\+\_\+\+BASEADDR~0x40007000\+UL}

Power Controller (PWR) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00130}{130}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga98c3e6ad32fb5503744104470f07ccd9}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!RTC\_BKP\_REG\_BASEADDR@{RTC\_BKP\_REG\_BASEADDR}}
\index{RTC\_BKP\_REG\_BASEADDR@{RTC\_BKP\_REG\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{RTC\_BKP\_REG\_BASEADDR}{RTC\_BKP\_REG\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga98c3e6ad32fb5503744104470f07ccd9} 
\#define RTC\+\_\+\+BKP\+\_\+\+REG\+\_\+\+BASEADDR~0x40002800\+UL}

Real Time Counter Backup Register Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00114}{114}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga61411691cf3cec7ccbef113325919e32}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!SPI2\_I2S2\_BASEADDR@{SPI2\_I2S2\_BASEADDR}}
\index{SPI2\_I2S2\_BASEADDR@{SPI2\_I2S2\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{SPI2\_I2S2\_BASEADDR}{SPI2\_I2S2\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga61411691cf3cec7ccbef113325919e32} 
\#define SPI2\+\_\+\+I2\+S2\+\_\+\+BASEADDR~0x40003800\+UL}

Serial Peripheral Interface 2 (SPI2/\+I2\+S2) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00118}{118}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9944b802b73578b7cd1533bfc981c46f}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!SPI3\_I2S3\_BASEADDR@{SPI3\_I2S3\_BASEADDR}}
\index{SPI3\_I2S3\_BASEADDR@{SPI3\_I2S3\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{SPI3\_I2S3\_BASEADDR}{SPI3\_I2S3\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9944b802b73578b7cd1533bfc981c46f} 
\#define SPI3\+\_\+\+I2\+S3\+\_\+\+BASEADDR~0x40003\+C00\+UL}

Serial Peripheral Interface 3 (SPI3/\+I2\+S3) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00119}{119}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad17a7abfaf5af9fab36aaeea57cff837}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!TIM12\_BASEADDR@{TIM12\_BASEADDR}}
\index{TIM12\_BASEADDR@{TIM12\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{TIM12\_BASEADDR}{TIM12\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad17a7abfaf5af9fab36aaeea57cff837} 
\#define TIM12\+\_\+\+BASEADDR~0x40001800\+UL}

Basic Timer 12 (TIM12) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00111}{111}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga2c778d818873c111b54ef7ff6a7a9907}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!TIM13\_BASEADDR@{TIM13\_BASEADDR}}
\index{TIM13\_BASEADDR@{TIM13\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{TIM13\_BASEADDR}{TIM13\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga2c778d818873c111b54ef7ff6a7a9907} 
\#define TIM13\+\_\+\+BASEADDR~0x40001\+C00\+UL}

Basic Timer 13 (TIM13) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00112}{112}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga161b393a49a17291ef0a51573182fffa}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!TIM14\_BASEADDR@{TIM14\_BASEADDR}}
\index{TIM14\_BASEADDR@{TIM14\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{TIM14\_BASEADDR}{TIM14\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga161b393a49a17291ef0a51573182fffa} 
\#define TIM14\+\_\+\+BASEADDR~0x40002000\+UL}

Basic Timer 14 (TIM14) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00113}{113}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga3c771627a298dfa3d484c834f5b97649}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!TIM2\_BASEADDR@{TIM2\_BASEADDR}}
\index{TIM2\_BASEADDR@{TIM2\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{TIM2\_BASEADDR}{TIM2\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga3c771627a298dfa3d484c834f5b97649} 
\#define TIM2\+\_\+\+BASEADDR~0x40000000\+UL}

Basic Timer 2 (TIM2) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00105}{105}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9be9b6a7119ff1f51c680d4de3d2595b}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!TIM3\_BASEADDR@{TIM3\_BASEADDR}}
\index{TIM3\_BASEADDR@{TIM3\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{TIM3\_BASEADDR}{TIM3\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9be9b6a7119ff1f51c680d4de3d2595b} 
\#define TIM3\+\_\+\+BASEADDR~0x40000400\+UL}

Basic Timer 3 (TIM3) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00106}{106}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga0ab46f7a0878390457d8bb96c470d1b9}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!TIM4\_BASEADDR@{TIM4\_BASEADDR}}
\index{TIM4\_BASEADDR@{TIM4\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{TIM4\_BASEADDR}{TIM4\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga0ab46f7a0878390457d8bb96c470d1b9} 
\#define TIM4\+\_\+\+BASEADDR~0x40000800\+UL}

Basic Timer 4 (TIM4) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00107}{107}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga2f2fd59ff0b3ef8ec4ec85f751855ed6}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!TIM5\_BASEADDR@{TIM5\_BASEADDR}}
\index{TIM5\_BASEADDR@{TIM5\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{TIM5\_BASEADDR}{TIM5\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga2f2fd59ff0b3ef8ec4ec85f751855ed6} 
\#define TIM5\+\_\+\+BASEADDR~0x40000\+C00\+UL}

Basic Timer 5 (TIM5) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00108}{108}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga4843587a8c4895c239100c350e4759e3}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!TIM6\_BASEADDR@{TIM6\_BASEADDR}}
\index{TIM6\_BASEADDR@{TIM6\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{TIM6\_BASEADDR}{TIM6\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga4843587a8c4895c239100c350e4759e3} 
\#define TIM6\+\_\+\+BASEADDR~0x40001000\+UL}

Basic Timer 6 (TIM6) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00109}{109}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga3d459b9d2064d59b7b9e3d3750458a09}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!TIM7\_BASEADDR@{TIM7\_BASEADDR}}
\index{TIM7\_BASEADDR@{TIM7\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{TIM7\_BASEADDR}{TIM7\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga3d459b9d2064d59b7b9e3d3750458a09} 
\#define TIM7\+\_\+\+BASEADDR~0x40001400\+UL}

Basic Timer 7 (TIM7) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00110}{110}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga4d6884b8f00f5b067ebcd86422e214fe}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!UART4\_BASEADDR@{UART4\_BASEADDR}}
\index{UART4\_BASEADDR@{UART4\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{UART4\_BASEADDR}{UART4\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga4d6884b8f00f5b067ebcd86422e214fe} 
\#define UART4\+\_\+\+BASEADDR~0x40004\+C00\+UL}

Universal Synchronous Asynchronous Receiver Transmitter 4 (USART4) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00123}{123}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad984a28136e0e1e4231fcad31e6bac98}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!UART5\_BASEADDR@{UART5\_BASEADDR}}
\index{UART5\_BASEADDR@{UART5\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{UART5\_BASEADDR}{UART5\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad984a28136e0e1e4231fcad31e6bac98} 
\#define UART5\+\_\+\+BASEADDR~0x40005000\+UL}

Universal Synchronous Asynchronous Receiver Transmitter 5 (USART5) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00124}{124}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gab005681d61f5e1e31a76588553dd7027}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!UART7\_BASEADDR@{UART7\_BASEADDR}}
\index{UART7\_BASEADDR@{UART7\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{UART7\_BASEADDR}{UART7\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gab005681d61f5e1e31a76588553dd7027} 
\#define UART7\+\_\+\+BASEADDR~0x40007800\+UL}

Universal Asynchronous Receiver Transmitter 7 (UART7) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00132}{132}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga72e1dab09f7cebbd7a200877d8031838}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!UART8\_BASEADDR@{UART8\_BASEADDR}}
\index{UART8\_BASEADDR@{UART8\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{UART8\_BASEADDR}{UART8\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga72e1dab09f7cebbd7a200877d8031838} 
\#define UART8\+\_\+\+BASEADDR~0x40007\+C00\+UL}

Universal Asynchronous Receiver Transmitter 8 (UART8) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00133}{133}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9e2d543dd90e725020d1f4b2ae3a0cdc}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!USART2\_BASEADDR@{USART2\_BASEADDR}}
\index{USART2\_BASEADDR@{USART2\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{USART2\_BASEADDR}{USART2\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9e2d543dd90e725020d1f4b2ae3a0cdc} 
\#define USART2\+\_\+\+BASEADDR~0x40004400\+UL}

Universal Synchronous Asynchronous Receiver Transmitter 2 (USART2) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00121}{121}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga44b4b63dcc1dedbd81fc2679c1d6c357}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!USART3\_BASEADDR@{USART3\_BASEADDR}}
\index{USART3\_BASEADDR@{USART3\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{USART3\_BASEADDR}{USART3\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga44b4b63dcc1dedbd81fc2679c1d6c357} 
\#define USART3\+\_\+\+BASEADDR~0x40004800\+UL}

Universal Synchronous Asynchronous Receiver Transmitter 3 (USART3) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00122}{122}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9c700161f4bab68714561c9ac183f50f}\index{Base address of APB1 peripherals@{Base address of APB1 peripherals}!WWDG\_BASEADDR@{WWDG\_BASEADDR}}
\index{WWDG\_BASEADDR@{WWDG\_BASEADDR}!Base address of APB1 peripherals@{Base address of APB1 peripherals}}
\doxysubsubsection{\texorpdfstring{WWDG\_BASEADDR}{WWDG\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9c700161f4bab68714561c9ac183f50f} 
\#define WWDG\+\_\+\+BASEADDR~0x40002\+C00\+UL}

Window Watch Dog (WWDG) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00115}{115}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

