From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: mumbel <22204578+mumbel@users.noreply.github.com>
Date: Sat, 14 Mar 2020 23:23:39 -0500
Subject: [PATCH] 1640: tricore CFSR wrong space

---
 Ghidra/Processors/tricore/data/languages/tricore.sinc | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/Ghidra/Processors/tricore/data/languages/tricore.sinc b/Ghidra/Processors/tricore/data/languages/tricore.sinc
index 246c4883b0..e8e484e33d 100644
--- a/Ghidra/Processors/tricore/data/languages/tricore.sinc
+++ b/Ghidra/Processors/tricore/data/languages/tricore.sinc
@@ -5049,13 +5049,13 @@ macro multiply_u_u(mres0, rega, regb, n) {
 # MFCR D[c], const16 (RLC)
 :mfcr Rd2831,const1227Z is PCPMode=0 & ( op0007=0x4d & op0811=0x0 ; Rd2831 ) & const1227Z
 {
-	Rd2831 = *[register]:4 const1227Z;
+	Rd2831 = *[ram]:4 const1227Z;
 }
 
 @if defined(TRICORE_V2)
 :mffr Rd2831,Rd0811 is PCPMode=0 & Rd0811 & op0007=0x4b & op1215=0x0 ; Rd2831 & op1627=0x1d1
 {
-	Rd2831 = *[register]:4 Rd0811;
+	Rd2831 = *[ram]:4 Rd0811;
 }
 @endif
 
@@ -6371,13 +6371,13 @@ macro multiply_u_u(mres0, rega, regb, n) {
 # MTCR const16, D[a] (RLC)
 :mtcr const1227Z,Rd0811 is PCPMode=0 & ( Rd0811 & op0007=0xcd ; op2831=0x0 ) & const1227Z
 {
-	*[register]:4 const1227Z = Rd0811;
+	*[ram]:4 const1227Z = Rd0811;
 }
 
 @if defined(TRICORE_V2)
 :mtfr Rd0811,Rd1215 is PCPMode=0 & Rd0811 & Rd1215 & op0007=0x4b ; op1631=0x1c1
 {
-	*[register]:4 Rd1215 = Rd0811;
+	*[ram]:4 Rd1215 = Rd0811;
 }
 @endif
 
-- 
2.45.0

