###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Nov  4 03:21:49 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[31] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.117
- Setup                         0.113
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.753
- Arrival Time                  5.115
= Slack Time                   -1.362
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.362 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.079 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.787 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.523 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.281 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.096 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.203 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.289 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.426 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.572 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.668 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.719 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.808 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.921 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.000 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.169 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.272 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.365 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.439 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.765 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    1.970 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.181 | 
     | \tx_core/tx_crc/crcpkt1 /U700                     | A v -> Y ^   | INVX2   | 0.072 | 0.087 |   3.629 |    2.267 | 
     | \tx_core/tx_crc/crcpkt1 /U385                     | B ^ -> Y v   | NOR2X1  | 0.106 | 0.072 |   3.702 |    2.340 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC133_n315           | A v -> Y v   | BUFX4   | 0.080 | 0.154 |   3.856 |    2.494 | 
     | \tx_core/tx_crc/crcpkt1 /U701                     | B v -> Y ^   | NOR2X1  | 1.140 | 0.782 |   4.638 |    3.276 | 
     | \tx_core/tx_crc/crcpkt1 /U217                     | A ^ -> Y v   | INVX1   | 0.292 | 0.298 |   4.935 |    3.573 | 
     | \tx_core/tx_crc/crcpkt1 /U316                     | B v -> Y ^   | NAND3X1 | 0.128 | 0.179 |   5.114 |    3.752 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[31]       | D ^          | DFFSR   | 0.128 | 0.001 |   5.115 |    3.753 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.362 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.645 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.339 |   0.622 |    1.984 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.250 |   0.872 |    2.234 | 
     | FECTS_clks_clk___L4_I14                     | A ^ -> Y ^   | CLKBUF1 | 0.166 | 0.240 |   1.112 |    2.474 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[31] | CLK ^        | DFFSR   | 0.166 | 0.005 |   1.117 |    2.479 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[26] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.114
- Setup                         0.121
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.742
- Arrival Time                  5.089
= Slack Time                   -1.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.346 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.063 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.771 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.507 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.266 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.112 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.219 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.305 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.442 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.588 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.684 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.735 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.824 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.937 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.016 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.185 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.287 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.381 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.455 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.781 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    1.986 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.196 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.318 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.394 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.967 | 
     | \tx_core/tx_crc/crcpkt1 /U206                     | A ^ -> Y v   | INVX2   | 0.126 | 0.256 |   4.569 |    3.222 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC107_n3319          | A v -> Y v   | BUFX2   | 0.394 | 0.368 |   4.937 |    3.591 | 
     | \tx_core/tx_crc/crcpkt1 /U3900                    | D v -> Y ^   | OAI22X1 | 0.169 | 0.152 |   5.089 |    3.742 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[26]       | D ^          | DFFSR   | 0.169 | 0.000 |   5.089 |    3.742 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.346 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.629 | 
     | FECTS_clks_clk___L2_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |    1.953 | 
     | FECTS_clks_clk___L3_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.260 |   0.868 |    2.214 | 
     | FECTS_clks_clk___L4_I138                    | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.239 |   1.107 |    2.453 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[26] | CLK ^        | DFFSR   | 0.150 | 0.007 |   1.114 |    2.460 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.118
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.759
- Arrival Time                  5.101
= Slack Time                   -1.343
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.343 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.060 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.767 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.503 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.262 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.115 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.223 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.308 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.446 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.592 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.687 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.739 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.827 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.940 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.019 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.188 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.291 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.385 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.458 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.785 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    1.989 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.200 | 
     | \tx_core/tx_crc/crcpkt1 /U700                     | A v -> Y ^   | INVX2   | 0.072 | 0.087 |   3.629 |    2.287 | 
     | \tx_core/tx_crc/crcpkt1 /U385                     | B ^ -> Y v   | NOR2X1  | 0.106 | 0.072 |   3.702 |    2.359 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC133_n315           | A v -> Y v   | BUFX4   | 0.080 | 0.154 |   3.856 |    2.513 | 
     | \tx_core/tx_crc/crcpkt1 /U701                     | B v -> Y ^   | NOR2X1  | 1.140 | 0.782 |   4.638 |    3.295 | 
     | \tx_core/tx_crc/crcpkt1 /U216                     | A ^ -> Y v   | INVX1   | 0.301 | 0.308 |   4.946 |    3.603 | 
     | \tx_core/tx_crc/crcpkt1 /U308                     | B v -> Y ^   | NAND3X1 | 0.106 | 0.155 |   5.101 |    3.758 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12]       | D ^          | DFFSR   | 0.106 | 0.000 |   5.101 |    3.759 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.343 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.625 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.339 |   0.622 |    1.964 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.250 |   0.872 |    2.214 | 
     | FECTS_clks_clk___L4_I14                     | A ^ -> Y ^   | CLKBUF1 | 0.166 | 0.240 |   1.112 |    2.454 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12] | CLK ^        | DFFSR   | 0.166 | 0.006 |   1.118 |    2.460 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[28] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.128
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.769
- Arrival Time                  5.111
= Slack Time                   -1.342
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.342 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.059 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.767 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.502 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.261 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.116 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.223 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.309 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.447 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.592 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.688 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.739 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.828 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.941 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.020 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.189 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.292 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.385 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.459 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.785 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    1.990 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.201 | 
     | \tx_core/tx_crc/crcpkt1 /U700                     | A v -> Y ^   | INVX2   | 0.072 | 0.087 |   3.629 |    2.288 | 
     | \tx_core/tx_crc/crcpkt1 /U385                     | B ^ -> Y v   | NOR2X1  | 0.106 | 0.072 |   3.702 |    2.360 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC133_n315           | A v -> Y v   | BUFX4   | 0.080 | 0.154 |   3.856 |    2.514 | 
     | \tx_core/tx_crc/crcpkt1 /U701                     | B v -> Y ^   | NOR2X1  | 1.140 | 0.782 |   4.638 |    3.296 | 
     | \tx_core/tx_crc/crcpkt1 /U214                     | A ^ -> Y v   | INVX1   | 0.307 | 0.315 |   4.953 |    3.611 | 
     | \tx_core/tx_crc/crcpkt1 /U242                     | B v -> Y ^   | NAND3X1 | 0.108 | 0.158 |   5.111 |    3.769 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[28]       | D ^          | DFFSR   | 0.108 | 0.000 |   5.111 |    3.769 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.342 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.625 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.339 |   0.622 |    1.963 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.265 |   0.886 |    2.228 | 
     | FECTS_clks_clk___L4_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.240 |   1.126 |    2.468 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[28] | CLK ^        | DFFSR   | 0.149 | 0.001 |   1.128 |    2.470 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[11] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.115
- Setup                         0.124
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.741
- Arrival Time                  5.082
= Slack Time                   -1.340
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.340 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.057 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.765 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.501 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.259 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.118 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.225 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.311 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.448 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.594 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.690 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.741 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.830 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.943 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.022 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.191 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.293 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.387 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.461 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.787 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    1.992 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.202 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.324 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.400 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.973 | 
     | \tx_core/tx_crc/crcpkt1 /U206                     | A ^ -> Y v   | INVX2   | 0.126 | 0.256 |   4.569 |    3.229 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC107_n3319          | A v -> Y v   | BUFX2   | 0.394 | 0.368 |   4.937 |    3.597 | 
     | \tx_core/tx_crc/crcpkt1 /U3140                    | D v -> Y ^   | OAI22X1 | 0.172 | 0.144 |   5.081 |    3.741 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[11]       | D ^          | DFFSR   | 0.172 | 0.000 |   5.082 |    3.741 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.340 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.623 | 
     | FECTS_clks_clk___L2_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.955 | 
     | FECTS_clks_clk___L3_I23                     | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   0.852 |    2.192 | 
     | FECTS_clks_clk___L4_I121                    | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.252 |   1.104 |    2.444 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[11] | CLK ^        | DFFSR   | 0.188 | 0.011 |   1.115 |    2.455 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[6] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.127
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.769
- Arrival Time                  5.108
= Slack Time                   -1.339
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.339 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.056 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.763 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.499 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.258 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.120 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.227 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.312 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.450 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.596 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.691 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.743 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.831 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.945 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.024 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.192 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.295 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.389 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.462 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.789 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    1.994 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.204 | 
     | \tx_core/tx_crc/crcpkt1 /U700                     | A v -> Y ^   | INVX2   | 0.072 | 0.087 |   3.629 |    2.291 | 
     | \tx_core/tx_crc/crcpkt1 /U385                     | B ^ -> Y v   | NOR2X1  | 0.106 | 0.072 |   3.702 |    2.363 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC133_n315           | A v -> Y v   | BUFX4   | 0.080 | 0.154 |   3.856 |    2.517 | 
     | \tx_core/tx_crc/crcpkt1 /U701                     | B v -> Y ^   | NOR2X1  | 1.140 | 0.782 |   4.638 |    3.299 | 
     | \tx_core/tx_crc/crcpkt1 /U214                     | A ^ -> Y v   | INVX1   | 0.307 | 0.315 |   4.953 |    3.614 | 
     | \tx_core/tx_crc/crcpkt1 /U243                     | B v -> Y ^   | NAND3X1 | 0.105 | 0.155 |   5.108 |    3.769 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[6]        | D ^          | DFFSR   | 0.105 | 0.000 |   5.108 |    3.769 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.339 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.621 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.339 |   0.622 |    1.960 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.265 |   0.886 |    2.225 | 
     | FECTS_clks_clk___L4_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.240 |   1.126 |    2.465 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[6] | CLK ^        | DFFSR   | 0.149 | 0.001 |   1.127 |    2.466 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[2] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.115
- Setup                         0.124
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.740
- Arrival Time                  5.079
= Slack Time                   -1.339
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.339 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.056 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.763 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.499 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.258 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.165 | 0.374 |   1.455 |    0.117 | 
     | \tx_core/axi_master /U774                         | B v -> Y ^   | NOR2X1  | 0.089 | 0.094 |   1.549 |    0.211 | 
     | \tx_core/axi_master /U775                         | C ^ -> Y v   | NAND3X1 | 0.057 | 0.054 |   1.603 |    0.265 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A v -> Y v   | BUFX4   | 0.075 | 0.135 |   1.738 |    0.399 | 
     | \tx_core/axi_master /U776                         | B v -> Y ^   | NOR2X1  | 0.188 | 0.162 |   1.900 |    0.561 | 
     | \tx_core/axi_master /U28                          | A ^ -> Y v   | NOR2X1  | 0.089 | 0.109 |   2.009 |    0.670 | 
     | \tx_core/axi_master /U27                          | C v -> Y ^   | NAND3X1 | 0.087 | 0.082 |   2.091 |    0.752 | 
     | \tx_core/axi_master /U26                          | B ^ -> Y v   | NOR2X1  | 0.084 | 0.085 |   2.176 |    0.837 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A v -> Y v   | BUFX2   | 0.059 | 0.123 |   2.298 |    0.960 | 
     | \tx_core/axi_master /U33                          | A v -> Y ^   | INVX4   | 0.118 | 0.087 |   2.385 |    1.047 | 
     | \tx_core/axi_master /U32                          | C ^ -> Y v   | OAI21X1 | 0.117 | 0.128 |   2.513 |    1.174 | 
     | \tx_core/axi_master /U31                          | A v -> Y ^   | INVX4   | 0.113 | 0.104 |   2.616 |    1.278 | 
     | \tx_core/axi_master /U475                         | B ^ -> Y v   | NAND2X1 | 0.077 | 0.066 |   2.682 |    1.344 | 
     | \tx_core/axi_master /U848                         | C v -> Y ^   | OAI21X1 | 0.118 | 0.097 |   2.779 |    1.441 | 
     | \tx_core/axi_master /U849                         | B ^ -> Y v   | NOR2X1  | 0.336 | 0.295 |   3.074 |    1.736 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B v -> Y ^   | NAND2X1 | 0.225 | 0.273 |   3.348 |    2.009 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A ^ -> Y ^   | BUFX4   | 0.120 | 0.197 |   3.545 |    2.206 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A ^ -> Y ^   | OR2X1   | 0.066 | 0.115 |   3.660 |    2.322 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B ^ -> Y v   | NOR2X1  | 0.090 | 0.070 |   3.730 |    2.392 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A v -> Y v   | BUFX4   | 0.679 | 0.525 |   4.255 |    2.917 | 
     | \tx_core/tx_crc/crcpkt1 /U206                     | A v -> Y ^   | INVX2   | 0.110 | 0.329 |   4.584 |    3.245 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC107_n3319          | A ^ -> Y ^   | BUFX2   | 0.423 | 0.369 |   4.953 |    3.614 | 
     | \tx_core/tx_crc/crcpkt1 /U205                     | C ^ -> Y v   | OAI22X1 | 0.173 | 0.126 |   5.079 |    3.740 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[2]        | D v          | DFFSR   | 0.173 | 0.000 |   5.079 |    3.740 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.339 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.621 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.953 | 
     | FECTS_clks_clk___L3_I23                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   0.852 |    2.191 | 
     | FECTS_clks_clk___L4_I121                   | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.252 |   1.104 |    2.443 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[2] | CLK ^        | DFFSR   | 0.188 | 0.010 |   1.115 |    2.453 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[14] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.117
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.759
- Arrival Time                  5.097
= Slack Time                   -1.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.338 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.055 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.763 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.499 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.257 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.120 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.227 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.313 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.450 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.596 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.692 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.743 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.832 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.945 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.024 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.193 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.296 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.389 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.463 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.789 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    1.994 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.205 | 
     | \tx_core/tx_crc/crcpkt1 /U700                     | A v -> Y ^   | INVX2   | 0.072 | 0.087 |   3.629 |    2.291 | 
     | \tx_core/tx_crc/crcpkt1 /U385                     | B ^ -> Y v   | NOR2X1  | 0.106 | 0.072 |   3.702 |    2.364 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC133_n315           | A v -> Y v   | BUFX4   | 0.080 | 0.154 |   3.856 |    2.518 | 
     | \tx_core/tx_crc/crcpkt1 /U701                     | B v -> Y ^   | NOR2X1  | 1.140 | 0.782 |   4.638 |    3.300 | 
     | \tx_core/tx_crc/crcpkt1 /U216                     | A ^ -> Y v   | INVX1   | 0.301 | 0.308 |   4.946 |    3.608 | 
     | \tx_core/tx_crc/crcpkt1 /U387                     | B v -> Y ^   | NAND3X1 | 0.103 | 0.151 |   5.097 |    3.759 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[14]       | D ^          | DFFSR   | 0.103 | 0.000 |   5.097 |    3.759 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.338 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.621 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.339 |   0.622 |    1.960 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.250 |   0.872 |    2.210 | 
     | FECTS_clks_clk___L4_I14                     | A ^ -> Y ^   | CLKBUF1 | 0.166 | 0.240 |   1.112 |    2.450 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[14] | CLK ^        | DFFSR   | 0.166 | 0.006 |   1.117 |    2.455 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[18] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.122
- Setup                         0.117
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.755
- Arrival Time                  5.093
= Slack Time                   -1.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.338 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.055 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.763 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.498 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.257 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.120 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.227 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.313 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.451 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.597 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.692 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.743 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.832 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.945 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.024 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.193 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.296 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.389 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.463 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.790 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    1.994 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.205 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.326 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.402 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.975 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.428 | 
     | \tx_core/tx_crc/crcpkt1 /U2739                    | A v -> Y ^   | INVX2   | 0.152 | 0.191 |   4.957 |    3.620 | 
     | \tx_core/tx_crc/crcpkt1 /U3271                    | S ^ -> Y v   | MUX2X1  | 0.146 | 0.135 |   5.093 |    3.755 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[18]        | D v          | DFFSR   | 0.146 | 0.000 |   5.093 |    3.755 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.338 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.621 | 
     | FECTS_clks_clk___L2_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |    1.945 | 
     | FECTS_clks_clk___L3_I27                    | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.260 |   0.868 |    2.205 | 
     | FECTS_clks_clk___L4_I140                   | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.251 |   1.118 |    2.456 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[18] | CLK ^        | DFFSR   | 0.158 | 0.003 |   1.122 |    2.459 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[23] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.128
- Setup                         0.096
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.782
- Arrival Time                  5.119
= Slack Time                   -1.337
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.337 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.054 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.762 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.498 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.256 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.121 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.228 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.314 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.451 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.597 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.693 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.744 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.833 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.946 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.025 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.194 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.296 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.390 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.464 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.790 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    1.995 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.205 | 
     | \tx_core/tx_crc/crcpkt1 /U700                     | A v -> Y ^   | INVX2   | 0.072 | 0.087 |   3.629 |    2.292 | 
     | \tx_core/tx_crc/crcpkt1 /U385                     | B ^ -> Y v   | NOR2X1  | 0.106 | 0.072 |   3.702 |    2.365 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC133_n315           | A v -> Y v   | BUFX4   | 0.080 | 0.154 |   3.856 |    2.519 | 
     | \tx_core/tx_crc/crcpkt1 /U701                     | B v -> Y ^   | NOR2X1  | 1.140 | 0.782 |   4.638 |    3.301 | 
     | \tx_core/tx_crc/crcpkt1 /U141                     | A ^ -> Y v   | INVX1   | 0.252 | 0.237 |   4.875 |    3.538 | 
     | \tx_core/tx_crc/crcpkt1 /U140                     | A v -> Y ^   | NAND2X1 | 0.098 | 0.133 |   5.008 |    3.671 | 
     | \tx_core/tx_crc/crcpkt1 /U121                     | B ^ -> Y ^   | OR2X1   | 0.047 | 0.111 |   5.119 |    3.782 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[23]       | D ^          | DFFSR   | 0.047 | 0.000 |   5.119 |    3.782 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.337 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.620 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.339 |   0.622 |    1.959 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.265 |   0.886 |    2.223 | 
     | FECTS_clks_clk___L4_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.238 |   1.124 |    2.461 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[23] | CLK ^        | DFFSR   | 0.153 | 0.004 |   1.128 |    2.465 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[4] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.115
- Setup                         0.124
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.741
- Arrival Time                  5.077
= Slack Time                   -1.336
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.336 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.053 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.761 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.497 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.255 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.165 | 0.374 |   1.455 |    0.119 | 
     | \tx_core/axi_master /U774                         | B v -> Y ^   | NOR2X1  | 0.089 | 0.094 |   1.549 |    0.213 | 
     | \tx_core/axi_master /U775                         | C ^ -> Y v   | NAND3X1 | 0.057 | 0.054 |   1.603 |    0.267 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A v -> Y v   | BUFX4   | 0.075 | 0.135 |   1.738 |    0.402 | 
     | \tx_core/axi_master /U776                         | B v -> Y ^   | NOR2X1  | 0.188 | 0.162 |   1.900 |    0.563 | 
     | \tx_core/axi_master /U28                          | A ^ -> Y v   | NOR2X1  | 0.089 | 0.109 |   2.009 |    0.673 | 
     | \tx_core/axi_master /U27                          | C v -> Y ^   | NAND3X1 | 0.087 | 0.082 |   2.091 |    0.754 | 
     | \tx_core/axi_master /U26                          | B ^ -> Y v   | NOR2X1  | 0.084 | 0.085 |   2.176 |    0.840 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A v -> Y v   | BUFX2   | 0.059 | 0.123 |   2.298 |    0.962 | 
     | \tx_core/axi_master /U33                          | A v -> Y ^   | INVX4   | 0.118 | 0.087 |   2.385 |    1.049 | 
     | \tx_core/axi_master /U32                          | C ^ -> Y v   | OAI21X1 | 0.117 | 0.128 |   2.513 |    1.177 | 
     | \tx_core/axi_master /U31                          | A v -> Y ^   | INVX4   | 0.113 | 0.104 |   2.616 |    1.280 | 
     | \tx_core/axi_master /U475                         | B ^ -> Y v   | NAND2X1 | 0.077 | 0.066 |   2.682 |    1.346 | 
     | \tx_core/axi_master /U848                         | C v -> Y ^   | OAI21X1 | 0.118 | 0.097 |   2.779 |    1.443 | 
     | \tx_core/axi_master /U849                         | B ^ -> Y v   | NOR2X1  | 0.336 | 0.295 |   3.074 |    1.738 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B v -> Y ^   | NAND2X1 | 0.225 | 0.273 |   3.348 |    2.012 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A ^ -> Y ^   | BUFX4   | 0.120 | 0.197 |   3.545 |    2.209 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A ^ -> Y ^   | OR2X1   | 0.066 | 0.115 |   3.660 |    2.324 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B ^ -> Y v   | NOR2X1  | 0.090 | 0.070 |   3.730 |    2.394 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A v -> Y v   | BUFX4   | 0.679 | 0.525 |   4.255 |    2.919 | 
     | \tx_core/tx_crc/crcpkt1 /U206                     | A v -> Y ^   | INVX2   | 0.110 | 0.329 |   4.584 |    3.248 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC107_n3319          | A ^ -> Y ^   | BUFX2   | 0.423 | 0.369 |   4.953 |    3.617 | 
     | \tx_core/tx_crc/crcpkt1 /U203                     | C ^ -> Y v   | OAI22X1 | 0.171 | 0.124 |   5.077 |    3.741 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[4]        | D v          | DFFSR   | 0.171 | 0.000 |   5.077 |    3.741 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.336 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.619 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.951 | 
     | FECTS_clks_clk___L3_I23                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   0.852 |    2.188 | 
     | FECTS_clks_clk___L4_I121                   | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.252 |   1.104 |    2.440 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[4] | CLK ^        | DFFSR   | 0.188 | 0.011 |   1.115 |    2.451 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[17] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.103
- Setup                         0.114
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.739
- Arrival Time                  5.072
= Slack Time                   -1.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.333 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.050 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.758 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.494 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.253 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.125 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.232 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.318 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.455 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.601 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.697 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.748 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.837 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.950 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.029 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.198 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.300 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.394 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.468 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.794 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    1.999 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.209 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.331 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.407 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.980 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.433 | 
     | \tx_core/tx_crc/crcpkt1 /U3115                    | A v -> Y ^   | INVX2   | 0.140 | 0.171 |   4.938 |    3.604 | 
     | \tx_core/tx_crc/crcpkt1 /U3253                    | S ^ -> Y v   | MUX2X1  | 0.134 | 0.134 |   5.072 |    3.739 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[17]        | D v          | DFFSR   | 0.134 | 0.000 |   5.072 |    3.739 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.333 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.616 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.948 | 
     | FECTS_clks_clk___L3_I23                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   0.852 |    2.185 | 
     | FECTS_clks_clk___L4_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.246 |   1.098 |    2.431 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[17] | CLK ^        | DFFSR   | 0.150 | 0.005 |   1.103 |    2.436 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[1] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.123
- Setup                         0.120
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.753
- Arrival Time                  5.085
= Slack Time                   -1.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.332 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.049 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.757 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.493 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.251 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.126 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.233 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.319 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.457 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.602 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.698 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.749 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.838 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.951 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.030 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.199 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.302 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.395 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.469 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.795 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.000 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.211 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.332 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.408 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.981 | 
     | \tx_core/tx_crc/crcpkt1 /U206                     | A ^ -> Y v   | INVX2   | 0.126 | 0.256 |   4.569 |    3.237 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC107_n3319          | A v -> Y v   | BUFX2   | 0.394 | 0.368 |   4.937 |    3.605 | 
     | \tx_core/tx_crc/crcpkt1 /U202                     | D v -> Y ^   | OAI22X1 | 0.167 | 0.148 |   5.085 |    3.753 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[1]        | D ^          | DFFSR   | 0.167 | 0.000 |   5.085 |    3.753 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.332 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.615 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.947 | 
     | FECTS_clks_clk___L3_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.266 |   0.880 |    2.212 | 
     | FECTS_clks_clk___L4_I128                   | A ^ -> Y ^   | CLKBUF1 | 0.143 | 0.236 |   1.116 |    2.448 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[1] | CLK ^        | DFFSR   | 0.143 | 0.007 |   1.123 |    2.455 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[16] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.128
- Setup                         0.107
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.772
- Arrival Time                  5.103
= Slack Time                   -1.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.332 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.049 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.757 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.492 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.251 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.126 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.233 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.319 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.457 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.603 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.698 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.749 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.838 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.951 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.030 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.199 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.302 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.395 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.469 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.796 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.000 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.211 | 
     | \tx_core/tx_crc/crcpkt1 /U700                     | A v -> Y ^   | INVX2   | 0.072 | 0.087 |   3.629 |    2.298 | 
     | \tx_core/tx_crc/crcpkt1 /U385                     | B ^ -> Y v   | NOR2X1  | 0.106 | 0.072 |   3.702 |    2.370 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC133_n315           | A v -> Y v   | BUFX4   | 0.080 | 0.154 |   3.856 |    2.524 | 
     | \tx_core/tx_crc/crcpkt1 /U701                     | B v -> Y ^   | NOR2X1  | 1.140 | 0.782 |   4.638 |    3.306 | 
     | \tx_core/tx_crc/crcpkt1 /U214                     | A ^ -> Y v   | INVX1   | 0.307 | 0.315 |   4.953 |    3.621 | 
     | \tx_core/tx_crc/crcpkt1 /U258                     | B v -> Y ^   | NAND3X1 | 0.101 | 0.151 |   5.103 |    3.771 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[16]       | D ^          | DFFSR   | 0.101 | 0.000 |   5.103 |    3.772 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.332 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.615 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.339 |   0.622 |    1.953 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.265 |   0.886 |    2.218 | 
     | FECTS_clks_clk___L4_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.240 |   1.126 |    2.458 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[16] | CLK ^        | DFFSR   | 0.149 | 0.002 |   1.128 |    2.460 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[5] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.111
- Setup                         0.119
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.742
- Arrival Time                  5.074
= Slack Time                   -1.331
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.331 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.049 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.756 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.492 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.251 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.127 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.234 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.319 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.457 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.603 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.699 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.750 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.838 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.952 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.031 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.200 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.302 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.396 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.470 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.796 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.001 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.211 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.333 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.409 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.982 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.435 | 
     | \tx_core/tx_crc/crcpkt1 /U26                      | A v -> Y ^   | INVX4   | 0.140 | 0.174 |   4.940 |    3.608 | 
     | \tx_core/tx_crc/crcpkt1 /U3143                    | S ^ -> Y v   | MUX2X1  | 0.148 | 0.134 |   5.074 |    3.742 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[5]         | D v          | DFFSR   | 0.148 | 0.000 |   5.074 |    3.742 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.331 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.614 | 
     | FECTS_clks_clk___L2_I4                    | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.946 | 
     | FECTS_clks_clk___L3_I23                   | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   0.852 |    2.184 | 
     | FECTS_clks_clk___L4_I121                  | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.252 |   1.104 |    2.436 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[5] | CLK ^        | DFFSR   | 0.187 | 0.007 |   1.111 |    2.443 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[2] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.122
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.760
- Arrival Time                  5.091
= Slack Time                   -1.331
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.331 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.048 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.756 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.491 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.250 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.127 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.234 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.320 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.458 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.604 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.699 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.750 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.839 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.952 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.031 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.200 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.303 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.396 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.470 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.797 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.001 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.212 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.333 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.409 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.982 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.435 | 
     | \tx_core/tx_crc/crcpkt1 /U2739                    | A v -> Y ^   | INVX2   | 0.152 | 0.191 |   4.957 |    3.627 | 
     | \tx_core/tx_crc/crcpkt1 /U3127                    | S ^ -> Y v   | MUX2X1  | 0.119 | 0.134 |   5.091 |    3.760 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[2]         | D v          | DFFSR   | 0.119 | 0.000 |   5.091 |    3.760 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.331 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.614 | 
     | FECTS_clks_clk___L2_I5                    | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |    1.938 | 
     | FECTS_clks_clk___L3_I27                   | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.260 |   0.868 |    2.198 | 
     | FECTS_clks_clk___L4_I140                  | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.251 |   1.118 |    2.449 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[2] | CLK ^        | DFFSR   | 0.158 | 0.004 |   1.122 |    2.453 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[20] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.122
- Setup                         0.114
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.758
- Arrival Time                  5.087
= Slack Time                   -1.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.329 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.046 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.754 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.490 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.248 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.129 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.236 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.322 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.459 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.605 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.701 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.752 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.841 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.954 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.033 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.202 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.304 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.398 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.472 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.798 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.003 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.213 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.335 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.411 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.984 | 
     | \tx_core/tx_crc/crcpkt1 /U206                     | A ^ -> Y v   | INVX2   | 0.126 | 0.256 |   4.569 |    3.240 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC107_n3319          | A v -> Y v   | BUFX2   | 0.394 | 0.368 |   4.937 |    3.608 | 
     | \tx_core/tx_crc/crcpkt1 /U3112                    | D v -> Y ^   | OAI22X1 | 0.134 | 0.150 |   5.087 |    3.757 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[20]       | D ^          | DFFSR   | 0.134 | 0.000 |   5.087 |    3.758 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.329 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.612 | 
     | FECTS_clks_clk___L2_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |    1.936 | 
     | FECTS_clks_clk___L3_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.260 |   0.868 |    2.197 | 
     | FECTS_clks_clk___L4_I140                    | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.251 |   1.118 |    2.447 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[20] | CLK ^        | DFFSR   | 0.158 | 0.004 |   1.122 |    2.451 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[14] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.134
- Setup                         0.124
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.760
- Arrival Time                  5.089
= Slack Time                   -1.328
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.328 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.046 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.753 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.489 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.248 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.130 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.237 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.322 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.460 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.606 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.702 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.753 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.841 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.955 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.034 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.203 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.305 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.399 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.472 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.799 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.004 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.214 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.336 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.412 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.985 | 
     | \tx_core/tx_crc/crcpkt1 /U206                     | A ^ -> Y v   | INVX2   | 0.126 | 0.256 |   4.569 |    3.240 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC107_n3319          | A v -> Y v   | BUFX2   | 0.394 | 0.368 |   4.937 |    3.609 | 
     | \tx_core/tx_crc/crcpkt1 /U3546                    | D v -> Y ^   | OAI22X1 | 0.179 | 0.151 |   5.088 |    3.760 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[14]       | D ^          | DFFSR   | 0.179 | 0.000 |   5.089 |    3.760 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.328 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.611 | 
     | FECTS_clks_clk___L2_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.943 | 
     | FECTS_clks_clk___L3_I25                     | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.266 |   0.880 |    2.209 | 
     | FECTS_clks_clk___L4_I129                    | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.247 |   1.127 |    2.456 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[14] | CLK ^        | DFFSR   | 0.161 | 0.007 |   1.134 |    2.462 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[9] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.110
- Setup                         0.113
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.747
- Arrival Time                  5.073
= Slack Time                   -1.326
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.326 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.043 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.750 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.486 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.245 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.132 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.240 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.325 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.463 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.609 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.704 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.756 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.844 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.957 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.036 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.205 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.308 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.402 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.475 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.802 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.007 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.217 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.338 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.414 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.988 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.441 | 
     | \tx_core/tx_crc/crcpkt1 /U26                      | A v -> Y ^   | INVX4   | 0.140 | 0.174 |   4.940 |    3.614 | 
     | \tx_core/tx_crc/crcpkt1 /U3233                    | S ^ -> Y v   | MUX2X1  | 0.120 | 0.133 |   5.073 |    3.747 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[9]         | D v          | DFFSR   | 0.120 | 0.000 |   5.073 |    3.747 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.326 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.608 | 
     | FECTS_clks_clk___L2_I4                    | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.940 | 
     | FECTS_clks_clk___L3_I23                   | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   0.852 |    2.178 | 
     | FECTS_clks_clk___L4_I121                  | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.252 |   1.104 |    2.430 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[9] | CLK ^        | DFFSR   | 0.187 | 0.006 |   1.110 |    2.436 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[7] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.134
- Setup                         0.124
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.760
- Arrival Time                  5.086
= Slack Time                   -1.326
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.326 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.043 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.750 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.486 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.245 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.165 | 0.374 |   1.455 |    0.130 | 
     | \tx_core/axi_master /U774                         | B v -> Y ^   | NOR2X1  | 0.089 | 0.094 |   1.549 |    0.223 | 
     | \tx_core/axi_master /U775                         | C ^ -> Y v   | NAND3X1 | 0.057 | 0.054 |   1.603 |    0.278 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A v -> Y v   | BUFX4   | 0.075 | 0.135 |   1.738 |    0.412 | 
     | \tx_core/axi_master /U776                         | B v -> Y ^   | NOR2X1  | 0.188 | 0.162 |   1.900 |    0.574 | 
     | \tx_core/axi_master /U28                          | A ^ -> Y v   | NOR2X1  | 0.089 | 0.109 |   2.009 |    0.683 | 
     | \tx_core/axi_master /U27                          | C v -> Y ^   | NAND3X1 | 0.087 | 0.082 |   2.091 |    0.765 | 
     | \tx_core/axi_master /U26                          | B ^ -> Y v   | NOR2X1  | 0.084 | 0.085 |   2.176 |    0.850 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A v -> Y v   | BUFX2   | 0.059 | 0.123 |   2.298 |    0.973 | 
     | \tx_core/axi_master /U33                          | A v -> Y ^   | INVX4   | 0.118 | 0.087 |   2.385 |    1.060 | 
     | \tx_core/axi_master /U32                          | C ^ -> Y v   | OAI21X1 | 0.117 | 0.128 |   2.513 |    1.187 | 
     | \tx_core/axi_master /U31                          | A v -> Y ^   | INVX4   | 0.113 | 0.104 |   2.616 |    1.291 | 
     | \tx_core/axi_master /U475                         | B ^ -> Y v   | NAND2X1 | 0.077 | 0.066 |   2.682 |    1.357 | 
     | \tx_core/axi_master /U848                         | C v -> Y ^   | OAI21X1 | 0.118 | 0.097 |   2.779 |    1.454 | 
     | \tx_core/axi_master /U849                         | B ^ -> Y v   | NOR2X1  | 0.336 | 0.295 |   3.074 |    1.749 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B v -> Y ^   | NAND2X1 | 0.225 | 0.273 |   3.348 |    2.022 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A ^ -> Y ^   | BUFX4   | 0.120 | 0.197 |   3.545 |    2.219 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A ^ -> Y ^   | OR2X1   | 0.066 | 0.115 |   3.660 |    2.335 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B ^ -> Y v   | NOR2X1  | 0.090 | 0.070 |   3.730 |    2.405 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A v -> Y v   | BUFX4   | 0.679 | 0.525 |   4.255 |    2.930 | 
     | \tx_core/tx_crc/crcpkt1 /U206                     | A v -> Y ^   | INVX2   | 0.110 | 0.329 |   4.584 |    3.258 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC107_n3319          | A ^ -> Y ^   | BUFX2   | 0.423 | 0.369 |   4.953 |    3.627 | 
     | \tx_core/tx_crc/crcpkt1 /U204                     | C ^ -> Y v   | OAI22X1 | 0.178 | 0.133 |   5.086 |    3.760 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[7]        | D v          | DFFSR   | 0.178 | 0.000 |   5.086 |    3.760 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.326 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.608 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.940 | 
     | FECTS_clks_clk___L3_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.266 |   0.880 |    2.206 | 
     | FECTS_clks_clk___L4_I129                   | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.247 |   1.127 |    2.453 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[7] | CLK ^        | DFFSR   | 0.161 | 0.007 |   1.134 |    2.460 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[19] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.108
- Setup                         0.114
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.744
- Arrival Time                  5.067
= Slack Time                   -1.323
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.323 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.040 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.748 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.484 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.243 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.135 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.242 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.328 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.465 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.611 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.707 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.758 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.847 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.960 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.039 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.208 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.310 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.404 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.478 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.804 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.009 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.219 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.341 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.417 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.990 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.443 | 
     | \tx_core/tx_crc/crcpkt1 /U3137                    | A v -> Y ^   | INVX2   | 0.139 | 0.171 |   4.937 |    3.614 | 
     | \tx_core/tx_crc/crcpkt1 /U3138                    | S ^ -> Y v   | MUX2X1  | 0.132 | 0.130 |   5.067 |    3.744 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[19]        | D v          | DFFSR   | 0.132 | 0.000 |   5.067 |    3.744 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.323 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.606 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.938 | 
     | FECTS_clks_clk___L3_I23                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   0.852 |    2.175 | 
     | FECTS_clks_clk___L4_I120                   | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.249 |   1.101 |    2.424 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[19] | CLK ^        | DFFSR   | 0.158 | 0.007 |   1.108 |    2.431 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[8] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.132
- Setup                         0.123
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.759
- Arrival Time                  5.082
= Slack Time                   -1.323
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.323 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.040 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.747 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.483 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.242 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.135 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.243 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.328 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.466 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.612 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.707 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.759 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.847 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.960 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.039 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.208 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.311 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.405 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.478 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.805 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.009 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.220 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.341 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.417 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.990 | 
     | \tx_core/tx_crc/crcpkt1 /U206                     | A ^ -> Y v   | INVX2   | 0.126 | 0.256 |   4.569 |    3.246 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC107_n3319          | A v -> Y v   | BUFX2   | 0.394 | 0.368 |   4.937 |    3.614 | 
     | \tx_core/tx_crc/crcpkt1 /U3566                    | D v -> Y ^   | OAI22X1 | 0.173 | 0.145 |   5.082 |    3.759 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[8]        | D ^          | DFFSR   | 0.173 | 0.000 |   5.082 |    3.759 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.323 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.606 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.937 | 
     | FECTS_clks_clk___L3_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.266 |   0.880 |    2.203 | 
     | FECTS_clks_clk___L4_I130                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.248 |   1.128 |    2.451 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[8] | CLK ^        | DFFSR   | 0.163 | 0.004 |   1.132 |    2.454 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[23] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.114
- Setup                         0.114
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.750
- Arrival Time                  5.071
= Slack Time                   -1.322
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.322 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.039 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.747 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.482 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.241 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.136 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.243 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.329 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.467 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.613 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.708 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.759 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.848 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.961 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.040 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.209 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.312 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.405 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.479 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.806 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.010 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.221 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.342 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.418 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.991 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.444 | 
     | \tx_core/tx_crc/crcpkt1 /U26                      | A v -> Y ^   | INVX4   | 0.140 | 0.174 |   4.940 |    3.618 | 
     | \tx_core/tx_crc/crcpkt1 /U3831                    | S ^ -> Y v   | MUX2X1  | 0.127 | 0.131 |   5.071 |    3.749 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[23]        | D v          | DFFSR   | 0.127 | 0.000 |   5.071 |    3.750 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.322 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.605 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.937 | 
     | FECTS_clks_clk___L3_I23                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   0.852 |    2.174 | 
     | FECTS_clks_clk___L4_I121                   | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.252 |   1.104 |    2.426 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[23] | CLK ^        | DFFSR   | 0.188 | 0.010 |   1.114 |    2.436 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[13] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.108
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.751
- Arrival Time                  5.071
= Slack Time                   -1.320
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.320 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.037 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.745 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.481 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.240 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.138 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.245 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.331 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.468 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.614 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.710 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.761 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.850 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.963 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.042 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.211 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.313 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.407 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.481 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.807 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.012 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.222 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.344 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.420 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.993 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.446 | 
     | \tx_core/tx_crc/crcpkt1 /U3115                    | A v -> Y ^   | INVX2   | 0.140 | 0.171 |   4.938 |    3.617 | 
     | \tx_core/tx_crc/crcpkt1 /U3116                    | S ^ -> Y v   | MUX2X1  | 0.103 | 0.133 |   5.071 |    3.750 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[13]        | D v          | DFFSR   | 0.103 | 0.000 |   5.071 |    3.751 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.320 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.603 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.935 | 
     | FECTS_clks_clk___L3_I23                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   0.852 |    2.172 | 
     | FECTS_clks_clk___L4_I120                   | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.249 |   1.101 |    2.421 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[13] | CLK ^        | DFFSR   | 0.158 | 0.007 |   1.108 |    2.429 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.128
- Setup                         0.095
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.783
- Arrival Time                  5.103
= Slack Time                   -1.320
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.320 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.037 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.745 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.481 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.240 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.138 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.245 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.331 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.468 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.614 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.710 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.761 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.850 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.963 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.042 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.211 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.313 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.407 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.481 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.807 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.012 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.222 | 
     | \tx_core/tx_crc/crcpkt1 /U700                     | A v -> Y ^   | INVX2   | 0.072 | 0.087 |   3.629 |    2.309 | 
     | \tx_core/tx_crc/crcpkt1 /U385                     | B ^ -> Y v   | NOR2X1  | 0.106 | 0.072 |   3.702 |    2.382 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC133_n315           | A v -> Y v   | BUFX4   | 0.080 | 0.154 |   3.856 |    2.535 | 
     | \tx_core/tx_crc/crcpkt1 /U701                     | B v -> Y ^   | NOR2X1  | 1.140 | 0.782 |   4.638 |    3.318 | 
     | \tx_core/tx_crc/crcpkt1 /U141                     | A ^ -> Y v   | INVX1   | 0.252 | 0.237 |   4.875 |    3.555 | 
     | \tx_core/tx_crc/crcpkt1 /U254                     | A v -> Y ^   | NAND2X1 | 0.101 | 0.137 |   5.011 |    3.691 | 
     | \tx_core/tx_crc/crcpkt1 /U125                     | A ^ -> Y ^   | OR2X1   | 0.042 | 0.091 |   5.103 |    3.783 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11]       | D ^          | DFFSR   | 0.042 | 0.000 |   5.103 |    3.783 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.320 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.603 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.339 |   0.622 |    1.942 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.265 |   0.886 |    2.206 | 
     | FECTS_clks_clk___L4_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.238 |   1.124 |    2.444 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11] | CLK ^        | DFFSR   | 0.153 | 0.003 |   1.128 |    2.448 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[12] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.109
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.748
- Arrival Time                  5.068
= Slack Time                   -1.320
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.320 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.037 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.745 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.480 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.239 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.138 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.245 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.331 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.469 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.614 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.710 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.761 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.850 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.963 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.042 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.211 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.314 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.407 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.481 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.807 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.012 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.223 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.344 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.420 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.993 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.446 | 
     | \tx_core/tx_crc/crcpkt1 /U3137                    | A v -> Y ^   | INVX2   | 0.139 | 0.171 |   4.937 |    3.617 | 
     | \tx_core/tx_crc/crcpkt1 /U3953                    | S ^ -> Y v   | MUX2X1  | 0.117 | 0.131 |   5.068 |    3.748 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[12]        | D v          | DFFSR   | 0.117 | 0.000 |   5.068 |    3.748 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.320 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.603 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.935 | 
     | FECTS_clks_clk___L3_I23                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   0.852 |    2.172 | 
     | FECTS_clks_clk___L4_I120                   | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.249 |   1.101 |    2.421 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[12] | CLK ^        | DFFSR   | 0.158 | 0.007 |   1.109 |    2.428 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[31] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.112
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.754
- Arrival Time                  5.074
= Slack Time                   -1.320
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.320 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.037 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.744 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.480 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.239 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.138 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.246 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.331 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.469 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.615 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.710 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.762 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.850 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.963 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.042 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.211 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.314 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.408 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.481 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.808 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.013 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.223 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.344 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.420 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.994 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.447 | 
     | \tx_core/tx_crc/crcpkt1 /U26                      | A v -> Y ^   | INVX4   | 0.140 | 0.174 |   4.940 |    3.620 | 
     | \tx_core/tx_crc/crcpkt1 /U3135                    | S ^ -> Y v   | MUX2X1  | 0.096 | 0.134 |   5.074 |    3.754 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[31]       | D v          | DFFSR   | 0.096 | 0.000 |   5.074 |    3.754 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.320 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.602 | 
     | FECTS_clks_clk___L2_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.934 | 
     | FECTS_clks_clk___L3_I23                     | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   0.852 |    2.172 | 
     | FECTS_clks_clk___L4_I121                    | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.252 |   1.104 |    2.424 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[31] | CLK ^        | DFFSR   | 0.187 | 0.008 |   1.112 |    2.432 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[21] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.116
- Setup                         0.114
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.752
- Arrival Time                  5.070
= Slack Time                   -1.318
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.318 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.035 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.743 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.478 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.237 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.140 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.247 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.333 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.471 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.616 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.712 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.763 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.852 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.965 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.044 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.213 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.316 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.409 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.483 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.809 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.014 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.225 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.346 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.422 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.995 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.448 | 
     | \tx_core/tx_crc/crcpkt1 /U26                      | A v -> Y ^   | INVX4   | 0.140 | 0.174 |   4.940 |    3.622 | 
     | \tx_core/tx_crc/crcpkt1 /U3682                    | S ^ -> Y v   | MUX2X1  | 0.123 | 0.130 |   5.070 |    3.752 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[21]        | D v          | DFFSR   | 0.123 | 0.000 |   5.070 |    3.752 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.318 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.601 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.933 | 
     | FECTS_clks_clk___L3_I23                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   0.852 |    2.170 | 
     | FECTS_clks_clk___L4_I121                   | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.252 |   1.104 |    2.422 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[21] | CLK ^        | DFFSR   | 0.188 | 0.012 |   1.116 |    2.434 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[17] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.121
- Setup                         0.121
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.750
- Arrival Time                  5.067
= Slack Time                   -1.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.317 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.034 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.742 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.478 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.236 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.141 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.248 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.334 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.471 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.617 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.713 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.764 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.853 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.966 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.045 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.214 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.316 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.410 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.484 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.810 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.015 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.225 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.347 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.423 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.996 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.449 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC117_n3306          | A v -> Y v   | BUFX4   | 0.080 | 0.222 |   4.989 |    3.671 | 
     | \tx_core/tx_crc/crcpkt1 /U3219                    | D v -> Y ^   | OAI22X1 | 0.167 | 0.078 |   5.067 |    3.750 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[17]       | D ^          | DFFSR   | 0.167 | 0.000 |   5.067 |    3.750 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.317 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.600 | 
     | FECTS_clks_clk___L2_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |    1.924 | 
     | FECTS_clks_clk___L3_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.260 |   0.868 |    2.185 | 
     | FECTS_clks_clk___L4_I140                    | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.251 |   1.118 |    2.435 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[17] | CLK ^        | DFFSR   | 0.158 | 0.003 |   1.121 |    2.438 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[21] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.140
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.780
- Arrival Time                  5.097
= Slack Time                   -1.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.317 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.034 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.742 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.477 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.236 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.141 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.248 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.334 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.472 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.617 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.713 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.764 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.853 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.966 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.045 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.214 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.317 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.410 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.484 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.810 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.015 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.226 | 
     | \tx_core/tx_crc/crcpkt1 /U700                     | A v -> Y ^   | INVX2   | 0.072 | 0.087 |   3.629 |    2.313 | 
     | \tx_core/tx_crc/crcpkt1 /U385                     | B ^ -> Y v   | NOR2X1  | 0.106 | 0.072 |   3.702 |    2.385 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC133_n315           | A v -> Y v   | BUFX4   | 0.080 | 0.154 |   3.856 |    2.539 | 
     | \tx_core/tx_crc/crcpkt1 /U701                     | B v -> Y ^   | NOR2X1  | 1.140 | 0.782 |   4.638 |    3.321 | 
     | \tx_core/tx_crc/crcpkt1 /U217                     | A ^ -> Y v   | INVX1   | 0.292 | 0.298 |   4.935 |    3.618 | 
     | \tx_core/tx_crc/crcpkt1 /U259                     | B v -> Y ^   | NAND3X1 | 0.112 | 0.161 |   5.097 |    3.780 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[21]       | D ^          | DFFSR   | 0.112 | 0.000 |   5.097 |    3.780 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.317 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.600 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.339 |   0.622 |    1.938 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.265 |   0.886 |    2.203 | 
     | FECTS_clks_clk___L4_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.249 |   1.135 |    2.452 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[21] | CLK ^        | DFFSR   | 0.162 | 0.005 |   1.140 |    2.457 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[14] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.108
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.750
- Arrival Time                  5.066
= Slack Time                   -1.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.317 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.034 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.742 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.477 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.236 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.141 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.248 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.334 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.472 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.618 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.713 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.764 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.853 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.966 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.045 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.214 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.317 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.410 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.484 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.811 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.015 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.226 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.347 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.423 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.996 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.449 | 
     | \tx_core/tx_crc/crcpkt1 /U3137                    | A v -> Y ^   | INVX2   | 0.139 | 0.171 |   4.937 |    3.620 | 
     | \tx_core/tx_crc/crcpkt1 /U3240                    | S ^ -> Y v   | MUX2X1  | 0.108 | 0.129 |   5.066 |    3.749 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[14]        | D v          | DFFSR   | 0.108 | 0.000 |   5.066 |    3.750 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.317 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.600 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.932 | 
     | FECTS_clks_clk___L3_I23                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   0.852 |    2.169 | 
     | FECTS_clks_clk___L4_I120                   | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.249 |   1.101 |    2.418 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[14] | CLK ^        | DFFSR   | 0.158 | 0.007 |   1.108 |    2.425 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[16] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.123
- Setup                         0.118
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.755
- Arrival Time                  5.071
= Slack Time                   -1.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.316 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.034 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.741 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.477 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.236 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.142 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.249 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.334 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.472 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.618 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.714 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.765 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.853 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.967 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.046 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.214 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.317 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.411 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.484 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.811 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.016 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.226 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.348 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.424 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.997 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.450 | 
     | \tx_core/tx_crc/crcpkt1 /U3107                    | A v -> Y ^   | INVX2   | 0.139 | 0.174 |   4.940 |    3.623 | 
     | \tx_core/tx_crc/crcpkt1 /U3564                    | S ^ -> Y v   | MUX2X1  | 0.158 | 0.131 |   5.071 |    3.754 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[16]        | D v          | DFFSR   | 0.158 | 0.000 |   5.071 |    3.755 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.316 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.599 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.931 | 
     | FECTS_clks_clk___L3_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.266 |   0.880 |    2.197 | 
     | FECTS_clks_clk___L4_I128                   | A ^ -> Y ^   | CLKBUF1 | 0.143 | 0.236 |   1.117 |    2.433 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[16] | CLK ^        | DFFSR   | 0.143 | 0.007 |   1.123 |    2.439 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[3] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.123
- Setup                         0.118
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.754
- Arrival Time                  5.070
= Slack Time                   -1.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.316 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.033 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.740 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.476 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.235 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.142 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.250 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.335 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.473 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.619 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.714 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.766 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.854 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.967 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.046 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.215 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.318 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.412 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.485 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.812 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.016 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.227 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.348 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.424 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.997 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.450 | 
     | \tx_core/tx_crc/crcpkt1 /U3107                    | A v -> Y ^   | INVX2   | 0.139 | 0.174 |   4.940 |    3.624 | 
     | \tx_core/tx_crc/crcpkt1 /U3108                    | S ^ -> Y v   | MUX2X1  | 0.158 | 0.130 |   5.070 |    3.754 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[3]         | D v          | DFFSR   | 0.158 | 0.000 |   5.070 |    3.754 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.316 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.599 | 
     | FECTS_clks_clk___L2_I4                    | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.930 | 
     | FECTS_clks_clk___L3_I25                   | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.266 |   0.880 |    2.196 | 
     | FECTS_clks_clk___L4_I128                  | A ^ -> Y ^   | CLKBUF1 | 0.143 | 0.236 |   1.117 |    2.432 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[3] | CLK ^        | DFFSR   | 0.143 | 0.006 |   1.123 |    2.439 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[22] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.121
- Setup                         0.121
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.750
- Arrival Time                  5.066
= Slack Time                   -1.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.316 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.033 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.740 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.476 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.235 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.143 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.250 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.335 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.473 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.619 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.714 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.766 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.854 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.968 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.047 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.215 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.318 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.412 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.485 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.812 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.017 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.227 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.349 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.424 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.998 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.451 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC117_n3306          | A v -> Y v   | BUFX4   | 0.080 | 0.222 |   4.989 |    3.673 | 
     | \tx_core/tx_crc/crcpkt1 /U3884                    | D v -> Y ^   | OAI22X1 | 0.165 | 0.077 |   5.066 |    3.750 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[22]       | D ^          | DFFSR   | 0.165 | 0.000 |   5.066 |    3.750 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.316 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.598 | 
     | FECTS_clks_clk___L2_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |    1.923 | 
     | FECTS_clks_clk___L3_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.260 |   0.868 |    2.183 | 
     | FECTS_clks_clk___L4_I140                    | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.251 |   1.118 |    2.434 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[22] | CLK ^        | DFFSR   | 0.158 | 0.003 |   1.121 |    2.436 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[23] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.134
- Setup                         0.123
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.762
- Arrival Time                  5.076
= Slack Time                   -1.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.314 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.031 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.739 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.475 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.233 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.144 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.251 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.337 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.474 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.620 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.716 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.767 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.856 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.969 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.048 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.217 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.320 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.413 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.487 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.813 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.018 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.229 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.350 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.426 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    2.999 | 
     | \tx_core/tx_crc/crcpkt1 /U206                     | A ^ -> Y v   | INVX2   | 0.126 | 0.256 |   4.569 |    3.255 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC107_n3319          | A v -> Y v   | BUFX2   | 0.394 | 0.368 |   4.937 |    3.623 | 
     | \tx_core/tx_crc/crcpkt1 /U3236                    | D v -> Y ^   | OAI22X1 | 0.174 | 0.138 |   5.075 |    3.761 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[23]       | D ^          | DFFSR   | 0.174 | 0.000 |   5.076 |    3.762 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.314 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.597 | 
     | FECTS_clks_clk___L2_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.929 | 
     | FECTS_clks_clk___L3_I25                     | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.266 |   0.880 |    2.194 | 
     | FECTS_clks_clk___L4_I130                    | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.248 |   1.128 |    2.442 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[23] | CLK ^        | DFFSR   | 0.163 | 0.007 |   1.134 |    2.448 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[18] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.132
- Setup                         0.122
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.760
- Arrival Time                  5.074
= Slack Time                   -1.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.314 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.031 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.738 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.474 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.233 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.144 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.252 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.337 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.475 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.621 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.716 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.768 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.856 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.969 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.048 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.217 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.320 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.414 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.487 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.814 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.019 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.229 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.350 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.426 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    3.000 | 
     | \tx_core/tx_crc/crcpkt1 /U206                     | A ^ -> Y v   | INVX2   | 0.126 | 0.256 |   4.569 |    3.255 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC107_n3319          | A v -> Y v   | BUFX2   | 0.394 | 0.368 |   4.937 |    3.623 | 
     | \tx_core/tx_crc/crcpkt1 /U3741                    | D v -> Y ^   | OAI22X1 | 0.172 | 0.136 |   5.073 |    3.760 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[18]       | D ^          | DFFSR   | 0.172 | 0.000 |   5.074 |    3.760 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.314 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.596 | 
     | FECTS_clks_clk___L2_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.928 | 
     | FECTS_clks_clk___L3_I25                     | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.266 |   0.880 |    2.194 | 
     | FECTS_clks_clk___L4_I130                    | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.248 |   1.128 |    2.442 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[18] | CLK ^        | DFFSR   | 0.163 | 0.004 |   1.132 |    2.446 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.142
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.784
- Arrival Time                  5.098
= Slack Time                   -1.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.314 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.031 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.738 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.474 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.233 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.145 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.252 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.337 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.475 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.621 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.716 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.768 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.856 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.970 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.049 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.217 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.320 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.414 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.487 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.814 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.019 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.229 | 
     | \tx_core/tx_crc/crcpkt1 /U700                     | A v -> Y ^   | INVX2   | 0.072 | 0.087 |   3.629 |    2.316 | 
     | \tx_core/tx_crc/crcpkt1 /U385                     | B ^ -> Y v   | NOR2X1  | 0.106 | 0.072 |   3.702 |    2.388 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC133_n315           | A v -> Y v   | BUFX4   | 0.080 | 0.154 |   3.856 |    2.542 | 
     | \tx_core/tx_crc/crcpkt1 /U701                     | B v -> Y ^   | NOR2X1  | 1.140 | 0.782 |   4.638 |    3.324 | 
     | \tx_core/tx_crc/crcpkt1 /U216                     | A ^ -> Y v   | INVX1   | 0.301 | 0.308 |   4.946 |    3.633 | 
     | \tx_core/tx_crc/crcpkt1 /U302                     | B v -> Y ^   | NAND3X1 | 0.103 | 0.152 |   5.098 |    3.784 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19]       | D ^          | DFFSR   | 0.103 | 0.000 |   5.098 |    3.784 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.314 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.596 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.339 |   0.622 |    1.935 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.265 |   0.886 |    2.200 | 
     | FECTS_clks_clk___L4_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.249 |   1.135 |    2.449 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19] | CLK ^        | DFFSR   | 0.162 | 0.007 |   1.142 |    2.456 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[10] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.122
- Setup                         0.120
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.751
- Arrival Time                  5.065
= Slack Time                   -1.313
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.313 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.031 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.738 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.474 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.233 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.145 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.252 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.337 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.475 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.621 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.717 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.768 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.856 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.970 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.049 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.218 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.320 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.414 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.488 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.814 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.019 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.229 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.351 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.427 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    3.000 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.453 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC117_n3306          | A v -> Y v   | BUFX4   | 0.080 | 0.222 |   4.989 |    3.675 | 
     | \tx_core/tx_crc/crcpkt1 /U3273                    | D v -> Y ^   | OAI22X1 | 0.164 | 0.076 |   5.064 |    3.751 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[10]       | D ^          | DFFSR   | 0.164 | 0.000 |   5.065 |    3.751 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.313 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.596 | 
     | FECTS_clks_clk___L2_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |    1.921 | 
     | FECTS_clks_clk___L3_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.260 |   0.868 |    2.181 | 
     | FECTS_clks_clk___L4_I140                    | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.251 |   1.118 |    2.432 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[10] | CLK ^        | DFFSR   | 0.158 | 0.003 |   1.122 |    2.435 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[25] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.121
- Setup                         0.120
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.751
- Arrival Time                  5.064
= Slack Time                   -1.313
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.313 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.030 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.738 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.474 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.232 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.145 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.252 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.338 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.475 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.621 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.717 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.768 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.857 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.970 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.049 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.218 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.321 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.414 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.488 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.814 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.019 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.230 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.351 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.427 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    3.000 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.453 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC117_n3306          | A v -> Y v   | BUFX4   | 0.080 | 0.222 |   4.989 |    3.676 | 
     | \tx_core/tx_crc/crcpkt1 /U3735                    | D v -> Y ^   | OAI22X1 | 0.162 | 0.076 |   5.064 |    3.751 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[25]       | D ^          | DFFSR   | 0.162 | 0.000 |   5.064 |    3.751 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.313 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.596 | 
     | FECTS_clks_clk___L2_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |    1.920 | 
     | FECTS_clks_clk___L3_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.260 |   0.868 |    2.181 | 
     | FECTS_clks_clk___L4_I140                    | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.251 |   1.118 |    2.431 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[25] | CLK ^        | DFFSR   | 0.158 | 0.003 |   1.121 |    2.434 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data64_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data64_d_reg[1] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.093
- Setup                         0.098
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.744
- Arrival Time                  5.056
= Slack Time                   -1.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.311 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.028 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.736 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.472 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.231 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.165 | 0.374 |   1.455 |    0.144 | 
     | \tx_core/axi_master /U774                         | B v -> Y ^   | NOR2X1  | 0.089 | 0.094 |   1.549 |    0.238 | 
     | \tx_core/axi_master /U775                         | C ^ -> Y v   | NAND3X1 | 0.057 | 0.054 |   1.603 |    0.292 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A v -> Y v   | BUFX4   | 0.075 | 0.135 |   1.738 |    0.427 | 
     | \tx_core/axi_master /U776                         | B v -> Y ^   | NOR2X1  | 0.188 | 0.162 |   1.900 |    0.588 | 
     | \tx_core/axi_master /U28                          | A ^ -> Y v   | NOR2X1  | 0.089 | 0.109 |   2.009 |    0.698 | 
     | \tx_core/axi_master /U27                          | C v -> Y ^   | NAND3X1 | 0.087 | 0.082 |   2.091 |    0.779 | 
     | \tx_core/axi_master /U26                          | B ^ -> Y v   | NOR2X1  | 0.084 | 0.085 |   2.176 |    0.865 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A v -> Y v   | BUFX2   | 0.059 | 0.123 |   2.298 |    0.987 | 
     | \tx_core/axi_master /U33                          | A v -> Y ^   | INVX4   | 0.118 | 0.087 |   2.385 |    1.074 | 
     | \tx_core/axi_master /U32                          | C ^ -> Y v   | OAI21X1 | 0.117 | 0.128 |   2.513 |    1.201 | 
     | \tx_core/axi_master /U31                          | A v -> Y ^   | INVX4   | 0.113 | 0.104 |   2.616 |    1.305 | 
     | \tx_core/axi_master /U475                         | B ^ -> Y v   | NAND2X1 | 0.077 | 0.066 |   2.682 |    1.371 | 
     | \tx_core/axi_master /U848                         | C v -> Y ^   | OAI21X1 | 0.118 | 0.097 |   2.779 |    1.468 | 
     | \tx_core/axi_master /U849                         | B ^ -> Y v   | NOR2X1  | 0.336 | 0.295 |   3.074 |    1.763 | 
     | \tx_core/tx_crc/crcpkt1 /U256                     | A v -> Y v   | BUFX2   | 0.093 | 0.214 |   3.289 |    1.977 | 
     | \tx_core/tx_crc/crcpkt1 /U386                     | B v -> Y ^   | NOR2X1  | 0.264 | 0.222 |   3.511 |    2.199 | 
     | \tx_core/tx_crc/crcpkt1 /U384                     | B ^ -> Y v   | NOR2X1  | 0.178 | 0.210 |   3.721 |    2.409 | 
     | \tx_core/tx_crc/crcpkt1 /U416                     | A v -> Y ^   | INVX8   | 0.393 | 0.151 |   3.872 |    2.561 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC110_n206           | A ^ -> Y ^   | BUFX4   | 0.584 | 0.786 |   4.658 |    3.347 | 
     | \tx_core/tx_crc/crcpkt1 /U2914                    | S ^ -> Y v   | MUX2X1  | 0.117 | 0.334 |   4.992 |    3.681 | 
     | \tx_core/tx_crc/crcpkt1 /U128                     | A v -> Y ^   | INVX1   | 0.059 | 0.063 |   5.056 |    3.744 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[1]         | D ^          | DFFSR   | 0.059 | 0.000 |   5.056 |    3.744 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.311 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.594 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.325 |   0.608 |    1.919 | 
     | FECTS_clks_clk___L3_I6                    | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.248 |   0.855 |    2.166 | 
     | FECTS_clks_clk___L4_I27                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.236 |   1.091 |    2.402 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[1] | CLK ^        | DFFSR   | 0.152 | 0.002 |   1.093 |    2.404 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[22] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.134
- Setup                         0.115
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.769
- Arrival Time                  5.079
= Slack Time                   -1.310
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.310 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.027 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.735 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.471 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.229 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.148 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.255 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.341 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.478 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.624 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.720 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.771 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.860 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.973 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.052 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.221 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.324 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.417 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.491 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.817 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.022 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.233 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.354 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.430 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    3.003 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.456 | 
     | \tx_core/tx_crc/crcpkt1 /U26                      | A v -> Y ^   | INVX4   | 0.140 | 0.174 |   4.940 |    3.630 | 
     | \tx_core/tx_crc/crcpkt1 /U3544                    | S ^ -> Y v   | MUX2X1  | 0.137 | 0.139 |   5.079 |    3.768 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[22]        | D v          | DFFSR   | 0.137 | 0.000 |   5.079 |    3.769 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.310 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.593 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.925 | 
     | FECTS_clks_clk___L3_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.266 |   0.880 |    2.190 | 
     | FECTS_clks_clk___L4_I129                   | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.247 |   1.127 |    2.437 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[22] | CLK ^        | DFFSR   | 0.161 | 0.007 |   1.134 |    2.444 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data64_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data64_d_reg[5] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.094
- Setup                         0.098
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.746
- Arrival Time                  5.055
= Slack Time                   -1.309
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.309 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.026 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.734 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.469 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.228 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.165 | 0.374 |   1.455 |    0.146 | 
     | \tx_core/axi_master /U774                         | B v -> Y ^   | NOR2X1  | 0.089 | 0.094 |   1.549 |    0.240 | 
     | \tx_core/axi_master /U775                         | C ^ -> Y v   | NAND3X1 | 0.057 | 0.054 |   1.603 |    0.294 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A v -> Y v   | BUFX4   | 0.075 | 0.135 |   1.738 |    0.429 | 
     | \tx_core/axi_master /U776                         | B v -> Y ^   | NOR2X1  | 0.188 | 0.162 |   1.900 |    0.591 | 
     | \tx_core/axi_master /U28                          | A ^ -> Y v   | NOR2X1  | 0.089 | 0.109 |   2.009 |    0.700 | 
     | \tx_core/axi_master /U27                          | C v -> Y ^   | NAND3X1 | 0.087 | 0.082 |   2.091 |    0.782 | 
     | \tx_core/axi_master /U26                          | B ^ -> Y v   | NOR2X1  | 0.084 | 0.085 |   2.176 |    0.867 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A v -> Y v   | BUFX2   | 0.059 | 0.123 |   2.298 |    0.990 | 
     | \tx_core/axi_master /U33                          | A v -> Y ^   | INVX4   | 0.118 | 0.087 |   2.385 |    1.076 | 
     | \tx_core/axi_master /U32                          | C ^ -> Y v   | OAI21X1 | 0.117 | 0.128 |   2.513 |    1.204 | 
     | \tx_core/axi_master /U31                          | A v -> Y ^   | INVX4   | 0.113 | 0.104 |   2.616 |    1.308 | 
     | \tx_core/axi_master /U475                         | B ^ -> Y v   | NAND2X1 | 0.077 | 0.066 |   2.682 |    1.373 | 
     | \tx_core/axi_master /U848                         | C v -> Y ^   | OAI21X1 | 0.118 | 0.097 |   2.779 |    1.470 | 
     | \tx_core/axi_master /U849                         | B ^ -> Y v   | NOR2X1  | 0.336 | 0.295 |   3.074 |    1.765 | 
     | \tx_core/tx_crc/crcpkt1 /U256                     | A v -> Y v   | BUFX2   | 0.093 | 0.214 |   3.289 |    1.980 | 
     | \tx_core/tx_crc/crcpkt1 /U386                     | B v -> Y ^   | NOR2X1  | 0.264 | 0.222 |   3.511 |    2.202 | 
     | \tx_core/tx_crc/crcpkt1 /U384                     | B ^ -> Y v   | NOR2X1  | 0.178 | 0.210 |   3.721 |    2.412 | 
     | \tx_core/tx_crc/crcpkt1 /U416                     | A v -> Y ^   | INVX8   | 0.393 | 0.151 |   3.872 |    2.563 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC110_n206           | A ^ -> Y ^   | BUFX4   | 0.584 | 0.786 |   4.658 |    3.350 | 
     | \tx_core/tx_crc/crcpkt1 /U2912                    | S ^ -> Y v   | MUX2X1  | 0.121 | 0.332 |   4.990 |    3.681 | 
     | \tx_core/tx_crc/crcpkt1 /U131                     | A v -> Y ^   | INVX1   | 0.060 | 0.064 |   5.054 |    3.745 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[5]         | D ^          | DFFSR   | 0.060 | 0.000 |   5.055 |    3.746 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.309 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.592 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.325 |   0.608 |    1.916 | 
     | FECTS_clks_clk___L3_I6                    | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.248 |   0.855 |    2.164 | 
     | FECTS_clks_clk___L4_I27                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.236 |   1.091 |    2.400 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[5] | CLK ^        | DFFSR   | 0.152 | 0.003 |   1.094 |    2.403 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[27] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.132
- Setup                         0.118
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.764
- Arrival Time                  5.069
= Slack Time                   -1.305
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.305 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.022 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.729 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.465 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.224 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.153 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.261 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.346 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.484 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.630 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.725 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.777 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.865 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.978 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.057 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.226 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.329 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.423 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.496 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.823 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.027 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.238 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.359 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.435 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    3.009 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.462 | 
     | \tx_core/tx_crc/crcpkt1 /U3115                    | A v -> Y ^   | INVX2   | 0.140 | 0.171 |   4.938 |    3.633 | 
     | \tx_core/tx_crc/crcpkt1 /U3229                    | S ^ -> Y v   | MUX2X1  | 0.150 | 0.131 |   5.069 |    3.764 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[27]        | D v          | DFFSR   | 0.150 | 0.000 |   5.069 |    3.764 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.305 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.587 | 
     | FECTS_clks_clk___L2_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.919 | 
     | FECTS_clks_clk___L3_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.266 |   0.880 |    2.185 | 
     | FECTS_clks_clk___L4_I129                   | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.247 |   1.127 |    2.432 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[27] | CLK ^        | DFFSR   | 0.161 | 0.005 |   1.132 |    2.437 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data64_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data64_d_reg[4] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.095
- Setup                         0.098
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.747
- Arrival Time                  5.051
= Slack Time                   -1.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.303 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.021 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.728 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.464 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.223 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.165 | 0.374 |   1.455 |    0.152 | 
     | \tx_core/axi_master /U774                         | B v -> Y ^   | NOR2X1  | 0.089 | 0.094 |   1.549 |    0.246 | 
     | \tx_core/axi_master /U775                         | C ^ -> Y v   | NAND3X1 | 0.057 | 0.054 |   1.603 |    0.300 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A v -> Y v   | BUFX4   | 0.075 | 0.135 |   1.738 |    0.434 | 
     | \tx_core/axi_master /U776                         | B v -> Y ^   | NOR2X1  | 0.188 | 0.162 |   1.900 |    0.596 | 
     | \tx_core/axi_master /U28                          | A ^ -> Y v   | NOR2X1  | 0.089 | 0.109 |   2.009 |    0.705 | 
     | \tx_core/axi_master /U27                          | C v -> Y ^   | NAND3X1 | 0.087 | 0.082 |   2.091 |    0.787 | 
     | \tx_core/axi_master /U26                          | B ^ -> Y v   | NOR2X1  | 0.084 | 0.085 |   2.176 |    0.872 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A v -> Y v   | BUFX2   | 0.059 | 0.123 |   2.298 |    0.995 | 
     | \tx_core/axi_master /U33                          | A v -> Y ^   | INVX4   | 0.118 | 0.087 |   2.385 |    1.082 | 
     | \tx_core/axi_master /U32                          | C ^ -> Y v   | OAI21X1 | 0.117 | 0.128 |   2.513 |    1.209 | 
     | \tx_core/axi_master /U31                          | A v -> Y ^   | INVX4   | 0.113 | 0.104 |   2.616 |    1.313 | 
     | \tx_core/axi_master /U475                         | B ^ -> Y v   | NAND2X1 | 0.077 | 0.066 |   2.682 |    1.379 | 
     | \tx_core/axi_master /U848                         | C v -> Y ^   | OAI21X1 | 0.118 | 0.097 |   2.779 |    1.476 | 
     | \tx_core/axi_master /U849                         | B ^ -> Y v   | NOR2X1  | 0.336 | 0.295 |   3.074 |    1.771 | 
     | \tx_core/tx_crc/crcpkt1 /U256                     | A v -> Y v   | BUFX2   | 0.093 | 0.214 |   3.289 |    1.985 | 
     | \tx_core/tx_crc/crcpkt1 /U386                     | B v -> Y ^   | NOR2X1  | 0.264 | 0.222 |   3.511 |    2.207 | 
     | \tx_core/tx_crc/crcpkt1 /U384                     | B ^ -> Y v   | NOR2X1  | 0.178 | 0.210 |   3.721 |    2.417 | 
     | \tx_core/tx_crc/crcpkt1 /U416                     | A v -> Y ^   | INVX8   | 0.393 | 0.151 |   3.872 |    2.569 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC110_n206           | A ^ -> Y ^   | BUFX4   | 0.584 | 0.786 |   4.658 |    3.355 | 
     | \tx_core/tx_crc/crcpkt1 /U2910                    | S ^ -> Y v   | MUX2X1  | 0.108 | 0.332 |   4.990 |    3.687 | 
     | \tx_core/tx_crc/crcpkt1 /U130                     | A v -> Y ^   | INVX1   | 0.056 | 0.061 |   5.051 |    3.747 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[4]         | D ^          | DFFSR   | 0.056 | 0.000 |   5.051 |    3.747 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.303 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.586 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.325 |   0.608 |    1.911 | 
     | FECTS_clks_clk___L3_I6                    | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.248 |   0.855 |    2.159 | 
     | FECTS_clks_clk___L4_I27                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.236 |   1.091 |    2.394 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[4] | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.095 |    2.399 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data64_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data64_d_reg[3] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.095
- Setup                         0.098
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.747
- Arrival Time                  5.050
= Slack Time                   -1.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.303 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.020 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.728 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.463 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.222 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.165 | 0.374 |   1.455 |    0.152 | 
     | \tx_core/axi_master /U774                         | B v -> Y ^   | NOR2X1  | 0.089 | 0.094 |   1.549 |    0.246 | 
     | \tx_core/axi_master /U775                         | C ^ -> Y v   | NAND3X1 | 0.057 | 0.054 |   1.603 |    0.300 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A v -> Y v   | BUFX4   | 0.075 | 0.135 |   1.738 |    0.435 | 
     | \tx_core/axi_master /U776                         | B v -> Y ^   | NOR2X1  | 0.188 | 0.162 |   1.900 |    0.597 | 
     | \tx_core/axi_master /U28                          | A ^ -> Y v   | NOR2X1  | 0.089 | 0.109 |   2.009 |    0.706 | 
     | \tx_core/axi_master /U27                          | C v -> Y ^   | NAND3X1 | 0.087 | 0.082 |   2.091 |    0.788 | 
     | \tx_core/axi_master /U26                          | B ^ -> Y v   | NOR2X1  | 0.084 | 0.085 |   2.176 |    0.873 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A v -> Y v   | BUFX2   | 0.059 | 0.123 |   2.298 |    0.996 | 
     | \tx_core/axi_master /U33                          | A v -> Y ^   | INVX4   | 0.118 | 0.087 |   2.385 |    1.082 | 
     | \tx_core/axi_master /U32                          | C ^ -> Y v   | OAI21X1 | 0.117 | 0.128 |   2.513 |    1.210 | 
     | \tx_core/axi_master /U31                          | A v -> Y ^   | INVX4   | 0.113 | 0.104 |   2.616 |    1.314 | 
     | \tx_core/axi_master /U475                         | B ^ -> Y v   | NAND2X1 | 0.077 | 0.066 |   2.682 |    1.379 | 
     | \tx_core/axi_master /U848                         | C v -> Y ^   | OAI21X1 | 0.118 | 0.097 |   2.779 |    1.476 | 
     | \tx_core/axi_master /U849                         | B ^ -> Y v   | NOR2X1  | 0.336 | 0.295 |   3.074 |    1.771 | 
     | \tx_core/tx_crc/crcpkt1 /U256                     | A v -> Y v   | BUFX2   | 0.093 | 0.214 |   3.289 |    1.986 | 
     | \tx_core/tx_crc/crcpkt1 /U386                     | B v -> Y ^   | NOR2X1  | 0.264 | 0.222 |   3.511 |    2.208 | 
     | \tx_core/tx_crc/crcpkt1 /U384                     | B ^ -> Y v   | NOR2X1  | 0.178 | 0.210 |   3.721 |    2.418 | 
     | \tx_core/tx_crc/crcpkt1 /U416                     | A v -> Y ^   | INVX8   | 0.393 | 0.151 |   3.872 |    2.569 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC110_n206           | A ^ -> Y ^   | BUFX4   | 0.584 | 0.786 |   4.658 |    3.355 | 
     | \tx_core/tx_crc/crcpkt1 /U2908                    | S ^ -> Y v   | MUX2X1  | 0.111 | 0.329 |   4.988 |    3.685 | 
     | \tx_core/tx_crc/crcpkt1 /U129                     | A v -> Y ^   | INVX1   | 0.058 | 0.062 |   5.050 |    3.747 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[3]         | D ^          | DFFSR   | 0.058 | 0.000 |   5.050 |    3.747 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.303 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.586 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.325 |   0.608 |    1.910 | 
     | FECTS_clks_clk___L3_I6                    | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.248 |   0.855 |    2.158 | 
     | FECTS_clks_clk___L4_I27                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.236 |   1.091 |    2.394 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[3] | CLK ^        | DFFSR   | 0.152 | 0.005 |   1.095 |    2.398 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[8] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.132
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.771
- Arrival Time                  5.073
= Slack Time                   -1.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.302 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.019 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.726 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.462 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.221 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.156 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.264 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.349 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.487 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.633 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.728 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.780 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.868 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.981 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.060 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.229 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.332 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.426 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.499 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.826 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.031 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.241 | 
     | \tx_core/tx_crc/crcpkt1 /U306                     | A v -> Y v   | OR2X1   | 0.062 | 0.122 |   3.664 |    2.362 | 
     | \tx_core/tx_crc/crcpkt1 /U310                     | B v -> Y ^   | NOR2X1  | 0.084 | 0.076 |   3.740 |    2.438 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC84_n2352           | A ^ -> Y ^   | BUFX4   | 0.823 | 0.573 |   4.313 |    3.012 | 
     | \tx_core/tx_crc/crcpkt1 /U2738                    | A ^ -> Y v   | INVX8   | 0.286 | 0.453 |   4.766 |    3.465 | 
     | \tx_core/tx_crc/crcpkt1 /U3107                    | A v -> Y ^   | INVX2   | 0.139 | 0.174 |   4.940 |    3.638 | 
     | \tx_core/tx_crc/crcpkt1 /U3222                    | S ^ -> Y v   | MUX2X1  | 0.116 | 0.133 |   5.073 |    3.771 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[8]         | D v          | DFFSR   | 0.116 | 0.000 |   5.073 |    3.771 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.302 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.585 | 
     | FECTS_clks_clk___L2_I4                    | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |    1.916 | 
     | FECTS_clks_clk___L3_I25                   | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.266 |   0.880 |    2.182 | 
     | FECTS_clks_clk___L4_I130                  | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.248 |   1.128 |    2.430 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[8] | CLK ^        | DFFSR   | 0.163 | 0.004 |   1.132 |    2.433 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[9] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.117
- Setup                         0.107
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.761
- Arrival Time                  5.047
= Slack Time                   -1.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.287 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.004 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.711 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.447 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.206 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.171 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.279 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.364 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.502 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.648 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.743 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.795 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.883 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    0.996 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.075 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.244 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.347 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.441 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.514 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.841 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.046 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.256 | 
     | \tx_core/tx_crc/crcpkt1 /U700                     | A v -> Y ^   | INVX2   | 0.072 | 0.087 |   3.629 |    2.343 | 
     | \tx_core/tx_crc/crcpkt1 /U385                     | B ^ -> Y v   | NOR2X1  | 0.106 | 0.072 |   3.702 |    2.415 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC133_n315           | A v -> Y v   | BUFX4   | 0.080 | 0.154 |   3.856 |    2.569 | 
     | \tx_core/tx_crc/crcpkt1 /U701                     | B v -> Y ^   | NOR2X1  | 1.140 | 0.782 |   4.638 |    3.351 | 
     | \tx_core/tx_crc/crcpkt1 /U229                     | A ^ -> Y v   | INVX1   | 0.270 | 0.266 |   4.904 |    3.617 | 
     | \tx_core/tx_crc/crcpkt1 /U260                     | B v -> Y ^   | NAND3X1 | 0.097 | 0.143 |   5.047 |    3.760 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[9]        | D ^          | DFFSR   | 0.097 | 0.000 |   5.047 |    3.761 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.287 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.569 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.339 |   0.621 |    1.908 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.250 |   0.871 |    2.158 | 
     | FECTS_clks_clk___L4_I14                    | A ^ -> Y ^   | CLKBUF1 | 0.166 | 0.240 |   1.112 |    2.398 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[9] | CLK ^        | DFFSR   | 0.166 | 0.006 |   1.117 |    2.404 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[10] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.128
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.769
- Arrival Time                  5.051
= Slack Time                   -1.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.281 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.999 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.706 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.442 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.201 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.204 | 0.377 |   1.458 |    0.177 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v   | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.284 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^   | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.369 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^   | BUFX4   | 0.077 | 0.138 |   1.789 |    0.507 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v   | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.653 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^   | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.749 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v   | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.800 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^   | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.888 | 
     | \tx_core/axi_master /FE_PSC85_n151                | A ^ -> Y ^   | BUFX2   | 0.064 | 0.113 |   2.283 |    1.002 | 
     | \tx_core/axi_master /U33                          | A ^ -> Y v   | INVX4   | 0.101 | 0.079 |   2.362 |    1.081 | 
     | \tx_core/axi_master /U32                          | C v -> Y ^   | OAI21X1 | 0.168 | 0.169 |   2.531 |    1.250 | 
     | \tx_core/axi_master /U31                          | A ^ -> Y v   | INVX4   | 0.111 | 0.103 |   2.634 |    1.352 | 
     | \tx_core/axi_master /U475                         | B v -> Y ^   | NAND2X1 | 0.090 | 0.094 |   2.727 |    1.446 | 
     | \tx_core/axi_master /U848                         | C ^ -> Y v   | OAI21X1 | 0.102 | 0.074 |   2.801 |    1.520 | 
     | \tx_core/axi_master /U849                         | B v -> Y ^   | NOR2X1  | 0.412 | 0.327 |   3.127 |    1.846 | 
     | \tx_core/tx_crc/crcpkt1 /U54                      | B ^ -> Y v   | NAND2X1 | 0.200 | 0.205 |   3.332 |    2.051 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC116_n2695          | A v -> Y v   | BUFX4   | 0.112 | 0.210 |   3.543 |    2.261 | 
     | \tx_core/tx_crc/crcpkt1 /U700                     | A v -> Y ^   | INVX2   | 0.072 | 0.087 |   3.629 |    2.348 | 
     | \tx_core/tx_crc/crcpkt1 /U385                     | B ^ -> Y v   | NOR2X1  | 0.106 | 0.072 |   3.702 |    2.421 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC133_n315           | A v -> Y v   | BUFX4   | 0.080 | 0.154 |   3.856 |    2.574 | 
     | \tx_core/tx_crc/crcpkt1 /U701                     | B v -> Y ^   | NOR2X1  | 1.140 | 0.782 |   4.638 |    3.356 | 
     | \tx_core/tx_crc/crcpkt1 /U227                     | A ^ -> Y v   | INVX1   | 0.266 | 0.257 |   4.895 |    3.613 | 
     | \tx_core/tx_crc/crcpkt1 /U261                     | B v -> Y ^   | NAND3X1 | 0.109 | 0.156 |   5.050 |    3.769 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[10]       | D ^          | DFFSR   | 0.109 | 0.000 |   5.051 |    3.769 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.281 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.564 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.339 |   0.622 |    1.903 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.265 |   0.886 |    2.167 | 
     | FECTS_clks_clk___L4_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.240 |   1.126 |    2.408 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[10] | CLK ^        | DFFSR   | 0.149 | 0.001 |   1.128 |    2.409 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data40_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data40_d_reg[31] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.099
- Setup                         0.122
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.727
- Arrival Time                  5.003
= Slack Time                   -1.276
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.276 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.993 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.701 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.434 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.191 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.275 | 0.428 |   1.513 |    0.237 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v   | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.343 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^   | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.611 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v   | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.749 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^   | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.847 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v   | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.932 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^   | INVX1   | 0.058 | 0.063 |   2.271 |    0.995 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v   | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.098 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^   | INVX4   | 0.200 | 0.157 |   2.532 |    1.255 | 
     | \tx_core/axi_master /U2598                        | C ^ -> Y v   | OAI21X1 | 0.100 | 0.105 |   2.637 |    1.360 | 
     | \tx_core/axi_master /U434                         | A v -> Y ^   | NAND2X1 | 0.254 | 0.221 |   2.858 |    1.582 | 
     | \tx_core/tx_crc/crcpkt0 /U358                     | A ^ -> Y v   | NOR2X1  | 0.146 | 0.178 |   3.036 |    1.760 | 
     | \tx_core/tx_crc/crcpkt0 /U357                     | A v -> Y ^   | NAND2X1 | 0.319 | 0.289 |   3.325 |    2.049 | 
     | \tx_core/tx_crc/crcpkt0 /U2568                    | A ^ -> Y v   | NOR2X1  | 0.690 | 0.582 |   3.907 |    2.631 | 
     | \tx_core/tx_crc/crcpkt0 /U3064                    | A v -> Y ^   | INVX8   | 0.486 | 0.472 |   4.380 |    3.103 | 
     | \tx_core/tx_crc/crcpkt0 /U2570                    | A ^ -> Y v   | INVX4   | 0.286 | 0.428 |   4.808 |    3.532 | 
     | \tx_core/tx_crc/crcpkt0 /U3230                    | S v -> Y v   | MUX2X1  | 0.171 | 0.195 |   5.003 |    3.727 | 
     | \tx_core/tx_crc/crcpkt0 /\data40_d_reg[31]        | D v          | DFFSR   | 0.171 | 0.000 |   5.003 |    3.727 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.276 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.559 | 
     | FECTS_clks_clk___L2_I6                     | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |    1.864 | 
     | FECTS_clks_clk___L3_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.261 |   0.849 |    2.125 | 
     | FECTS_clks_clk___L4_I168                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.244 |   1.094 |    2.370 | 
     | \tx_core/tx_crc/crcpkt0 /\data40_d_reg[31] | CLK ^        | DFFSR   | 0.152 | 0.005 |   1.099 |    2.375 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [41]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.724
= Slack Time                   -1.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.274 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.991 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^                     | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.667 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^                     | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.402 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.248 |   1.120 |   -0.154 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.052 | 0.274 |   1.394 |    0.120 | 
     | \tx_core/axi_master /FE_PSC122_pkt2_fifo_n2       | A ^ -> Y ^                     | BUFX4   | 0.075 | 0.126 |   1.520 |    0.246 | 
     | \tx_core/axi_master /U685                         | A ^ -> Y v                     | NOR2X1  | 0.096 | 0.103 |   1.623 |    0.349 | 
     | \tx_core/axi_master /U577                         | A v -> Y ^                     | NAND2X1 | 0.080 | 0.093 |   1.716 |    0.442 | 
     | \tx_core/axi_master /U576                         | B ^ -> Y v                     | NOR2X1  | 0.077 | 0.079 |   1.795 |    0.521 | 
     | \tx_core/axi_master /FE_PSC120_n117               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   1.950 |    0.676 | 
     | \tx_core/axi_master /U580                         | A v -> Y ^                     | NAND3X1 | 0.091 | 0.123 |   2.073 |    0.800 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | NOR2X1  | 0.116 | 0.123 |   2.196 |    0.923 | 
     | \tx_core/axi_master /U436                         | A v -> Y v                     | OR2X1   | 0.056 | 0.108 |   2.304 |    1.031 | 
     | \tx_core/axi_master /FE_PSC93_n30                 | A v -> Y v                     | BUFX4   | 0.185 | 0.196 |   2.500 |    1.227 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX4   | 0.930 | 0.442 |   2.943 |    1.669 | 
     | \tx_core/axi_master /U2750                        | S ^ -> Y v                     | MUX2X1  | 0.092 | 0.781 |   3.723 |    2.450 | 
     |                                                   | \memif_pdfifo2.f0_wdata [41] v |         | 0.092 | 0.000 |   3.724 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 

