/* Generated by Yosys 0.39 (git sha1 00338082b, aarch64-apple-darwin21.4-clang++ 14.0.0-1ubuntu1.1 -fPIC -Os) */

(* hdlname = "xor2" *)
(* src = "xor2.soln.sv:1.8-1.12" *)
module xor2(b_i, a_i, c_o);
  (* src = "xor2.soln.sv:2.20-2.23" *)
  input a_i;
  wire a_i;
  (* src = "xor2.soln.sv:1.19-1.22" *)
  input b_i;
  wire b_i;
  (* src = "xor2.soln.sv:3.20-3.23" *)
  output c_o;
  wire c_o;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire [3:0] concat_w;
  assign _007_ = ~a_i;
   assign _011_ = 1'b0;
  assign _012_ = _030_ & _031_;
  assign _013_ = _032_ & _033_;
  assign _014_ = _008_ & _007_;
  assign _015_ = _035_ & _036_;
  assign _016_ = _037_ & _038_;
  assign _017_ = _009_ & b_i;
  assign _018_ = _039_ & _040_;
  assign _019_ = _041_ & _042_;
  assign _020_ = _043_ & _044_;
  assign _021_ = _007_ & _045_;
  assign _022_ = _046_ & _047_;
  assign _023_ = _049_ & _050_;
  assign _024_ = _003_ & _002_;
  assign _025_ = _052_ & _053_;
  assign _026_ = _054_ & _055_;
  assign _027_ = _010_ & _057_;
  assign _028_ = _002_ & _058_;
  assign _029_ = _005_ & _059_;
  assign _030_ = 1'b0;
  assign _031_ = 1'b0;
  assign _032_ = ~_011_;
  assign _033_ = ~_012_;
  assign _034_ = ~_013_;
  assign _035_ = ~_008_;
  assign _036_ = ~_007_;
  assign _037_ = ~_014_;
  assign _038_ = ~_015_;
  assign _039_ = ~_009_;
  assign _040_ = ~b_i;
  assign _041_ = ~_017_;
  assign _042_ = ~_018_;
  assign _043_ = 1'b0;
  assign _044_ = 1'b0;
  assign _045_ = ~_008_;
  assign _046_ = ~_001_;
  assign _047_ = ~_000_;
  assign _048_ = ~_022_;
  assign _049_ = ~_009_;
  assign _050_ = ~b_i;
  assign _051_ = ~_023_;
  assign _052_ = ~_003_;
  assign _053_ = ~_002_;
  assign _054_ = ~_024_;
  assign _055_ = ~_025_;
  assign _056_ = ~_026_;
  assign _057_ = ~_004_;
  assign _058_ = ~_003_;
  assign _059_ = ~_006_;
  assign concat_w = { a_i, b_i, 1'b0, 1'b0 };
  assign c_o = 1'hx;
  assign _008_ = _034_;
  assign _009_ = _016_;
  assign _010_ = _019_;
  assign _000_ = _020_;
  assign _001_ = _021_;
  assign _002_ = _048_;
  assign _003_ = _051_;
  assign _004_ = _056_;
  assign _005_ = _027_;
  assign _006_ = _028_;
endmodule
