Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2.2 (lin64) Build 2768091 Fri Jan 31 21:52:39 MST 2020
| Date              : Wed Oct 11 12:52:19 2023
| Host              : f3f82623a8e8 running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -file logicnet_timing_summary_routed.rpt -pb logicnet_timing_summary_routed.pb -rpx logicnet_timing_summary_routed.rpx -warn_on_violation
| Design            : logicnet
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.27 01-22-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.435        0.000                      0                   38        0.049        0.000                      0                   38        0.225        0.000                       0                   155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.435        0.000                      0                   38        0.049        0.000                      0                   38        0.225        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.228ns (41.682%)  route 0.319ns (58.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.029     0.029    layer0_reg/clk
    SLICE_X36Y286        FDRE                                         r  layer0_reg/data_out_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y286        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer0_reg/data_out_reg[118]/Q
                         net (fo=3, routed)           0.260     0.368    layer0_inst/layer0_N22_inst/sel[0]
    SLICE_X35Y286        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     0.517 r  layer0_inst/layer0_N22_inst/data_out[44]_i_1/O
                         net (fo=1, routed)           0.059     0.576    layer1_reg/M1[16]
    SLICE_X35Y286        FDRE                                         r  layer1_reg/data_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=154, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X35Y286        FDRE                                         r  layer1_reg/data_out_reg[44]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X35Y286        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[44]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.229ns (46.076%)  route 0.268ns (53.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X34Y288        FDRE                                         r  layer0_reg/data_out_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y288        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  layer0_reg/data_out_reg[97]/Q
                         net (fo=2, routed)           0.209     0.318    layer0_inst/layer0_N11_inst/data_out_reg[23]_0
    SLICE_X34Y288        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     0.468 r  layer0_inst/layer0_N11_inst/data_out[22]_i_1/O
                         net (fo=1, routed)           0.059     0.527    layer1_reg/M1[9]
    SLICE_X34Y288        FDRE                                         r  layer1_reg/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=154, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X34Y288        FDRE                                         r  layer1_reg/data_out_reg[22]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X34Y288        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[22]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.229ns (46.076%)  route 0.268ns (53.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X34Y285        FDRE                                         r  layer0_reg/data_out_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  layer0_reg/data_out_reg[80]/Q
                         net (fo=2, routed)           0.209     0.318    layer0_inst/layer0_N4_inst/data_out_reg[8]_0
    SLICE_X34Y285        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     0.468 r  layer0_inst/layer0_N4_inst/data_out[8]_i_1/O
                         net (fo=1, routed)           0.059     0.527    layer1_reg/M1[3]
    SLICE_X34Y285        FDRE                                         r  layer1_reg/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=154, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X34Y285        FDRE                                         r  layer1_reg/data_out_reg[8]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X34Y285        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.221ns (45.010%)  route 0.270ns (54.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X35Y293        FDRE                                         r  layer0_reg/data_out_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y293        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 f  layer0_reg/data_out_reg[126]/Q
                         net (fo=1, routed)           0.198     0.304    layer0_inst/layer0_N26_inst/data_out_reg[52]_2
    SLICE_X35Y293        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     0.449 r  layer0_inst/layer0_N26_inst/M1r/i_/O
                         net (fo=1, routed)           0.072     0.521    layer1_reg/M1[22]
    SLICE_X35Y293        FDRE                                         r  layer1_reg/data_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=154, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X35Y293        FDRE                                         r  layer1_reg/data_out_reg[52]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X35Y293        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[52]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[107]_fret__0/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.229ns (47.412%)  route 0.254ns (52.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X34Y288        FDSE                                         r  layer0_reg/data_out_reg[107]_fret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y288        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  layer0_reg/data_out_reg[107]_fret__0/Q
                         net (fo=1, routed)           0.201     0.310    layer0_inst/layer0_N11_inst/data_out_reg[23]_1
    SLICE_X34Y288        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     0.460 r  layer0_inst/layer0_N11_inst/data_out[23]_i_1/O
                         net (fo=1, routed)           0.053     0.513    layer1_reg/M1[10]
    SLICE_X34Y288        FDRE                                         r  layer1_reg/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=154, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X34Y288        FDRE                                         r  layer1_reg/data_out_reg[23]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X34Y288        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.229ns (47.708%)  route 0.251ns (52.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X34Y284        FDRE                                         r  layer0_reg/data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y284        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.107 r  layer0_reg/data_out_reg[15]/Q
                         net (fo=3, routed)           0.193     0.300    layer0_inst/layer0_N24_inst/data_out_reg[48]_2
    SLICE_X35Y284        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     0.452 r  layer0_inst/layer0_N24_inst/data_out[48]_i_1/O
                         net (fo=1, routed)           0.058     0.510    layer1_reg/M1[19]
    SLICE_X35Y284        FDRE                                         r  layer1_reg/data_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=154, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X35Y284        FDRE                                         r  layer1_reg/data_out_reg[48]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X35Y284        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[48]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.233ns (49.053%)  route 0.242ns (50.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.029     0.029    layer0_reg/clk
    SLICE_X36Y286        FDRE                                         r  layer0_reg/data_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y286        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  layer0_reg/data_out_reg[38]/Q
                         net (fo=2, routed)           0.184     0.294    layer0_inst/layer0_N10_inst/sel[0]
    SLICE_X34Y286        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.446 r  layer0_inst/layer0_N10_inst/M1r/i_/O
                         net (fo=1, routed)           0.058     0.504    layer1_reg/M1[8]
    SLICE_X34Y286        FDRE                                         r  layer1_reg/data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=154, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X34Y286        FDRE                                         r  layer1_reg/data_out_reg[20]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X34Y286        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.224ns (47.357%)  route 0.249ns (52.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X35Y289        FDRE                                         r  layer0_reg/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y289        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  layer0_reg/data_out_reg[2]/Q
                         net (fo=2, routed)           0.183     0.292    layer0_inst/layer0_N30_inst/data_out_reg[61]_0
    SLICE_X35Y289        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     0.437 r  layer0_inst/layer0_N30_inst/data_out[61]_i_1/O
                         net (fo=1, routed)           0.066     0.503    layer1_reg/M1[27]
    SLICE_X35Y289        FDRE                                         r  layer1_reg/data_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=154, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X35Y289        FDRE                                         r  layer1_reg/data_out_reg[61]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X35Y289        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[61]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[105]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.223ns (48.060%)  route 0.241ns (51.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X35Y284        FDRE                                         r  layer0_reg/data_out_reg[105]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y284        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer0_reg/data_out_reg[105]_fret/Q
                         net (fo=1, routed)           0.175     0.283    layer0_inst/layer0_N16_inst/data_out_reg[32]
    SLICE_X35Y284        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.428 r  layer0_inst/layer0_N16_inst/data_out[32]_i_1/O
                         net (fo=1, routed)           0.066     0.494    layer1_reg/M1[14]
    SLICE_X35Y284        FDRE                                         r  layer1_reg/data_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=154, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X35Y284        FDRE                                         r  layer1_reg/data_out_reg[32]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X35Y284        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[32]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.177ns (38.312%)  route 0.285ns (61.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.029     0.029    layer0_reg/clk
    SLICE_X33Y289        FDRE                                         r  layer0_reg/data_out_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y289        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  layer0_reg/data_out_reg[50]/Q
                         net (fo=2, routed)           0.235     0.345    layer0_inst/layer0_N9_inst/data_out_reg[19]_0
    SLICE_X33Y289        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     0.441 r  layer0_inst/layer0_N9_inst/data_out[19]_i_1/O
                         net (fo=1, routed)           0.050     0.491    layer1_reg/M1[7]
    SLICE_X33Y289        FDRE                                         r  layer1_reg/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=154, unset)          0.020     1.020    layer1_reg/clk
    SLICE_X33Y289        FDRE                                         r  layer1_reg/data_out_reg[19]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X33Y289        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[110]_fret__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.061ns (60.396%)  route 0.040ns (39.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.012     0.012    layer0_reg/clk
    SLICE_X36Y284        FDRE                                         r  layer0_reg/data_out_reg[110]_fret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y284        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer0_reg/data_out_reg[110]_fret__2/Q
                         net (fo=1, routed)           0.024     0.075    layer0_inst/layer0_N14_inst/data_out_reg[29]_2
    SLICE_X36Y284        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     0.097 r  layer0_inst/layer0_N14_inst/data_out[29]_i_1/O
                         net (fo=1, routed)           0.016     0.113    layer1_reg/M1[12]
    SLICE_X36Y284        FDRE                                         r  layer1_reg/data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X36Y284        FDRE                                         r  layer1_reg/data_out_reg[29]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y284        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[53]_fret__1/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[49]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X34Y284        FDSE                                         r  layer0_reg/data_out_reg[53]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y284        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer0_reg/data_out_reg[53]_fret__1/Q
                         net (fo=1, routed)           0.066     0.117    layer1_reg/data_out_reg[49]_bret__0_1
    SLICE_X34Y284        FDRE                                         r  layer1_reg/data_out_reg[49]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X34Y284        FDRE                                         r  layer1_reg/data_out_reg[49]_bret__0/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y284        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.066    layer1_reg/data_out_reg[49]_bret__0
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[126]_fret__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.061ns (56.481%)  route 0.047ns (43.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X35Y292        FDRE                                         r  layer0_reg/data_out_reg[126]_fret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y292        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[126]_fret__0/Q
                         net (fo=1, routed)           0.026     0.078    layer0_inst/layer0_N28_inst/data_out_reg[56]
    SLICE_X35Y292        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     0.100 r  layer0_inst/layer0_N28_inst/data_out[56]_i_1/O
                         net (fo=1, routed)           0.021     0.121    layer1_reg/M1[25]
    SLICE_X35Y292        FDRE                                         r  layer1_reg/data_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X35Y292        FDRE                                         r  layer1_reg/data_out_reg[56]/C
                         clock pessimism              0.000     0.019    
    SLICE_X35Y292        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[107]_fret__2/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.062ns (56.881%)  route 0.047ns (43.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X34Y288        FDSE                                         r  layer0_reg/data_out_reg[107]_fret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y288        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[107]_fret__2/Q
                         net (fo=1, routed)           0.029     0.081    layer0_inst/layer0_N11_inst/data_out_reg[23]_3
    SLICE_X34Y288        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.023     0.104 r  layer0_inst/layer0_N11_inst/data_out[23]_i_1/O
                         net (fo=1, routed)           0.018     0.122    layer1_reg/M1[10]
    SLICE_X34Y288        FDRE                                         r  layer1_reg/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X34Y288        FDRE                                         r  layer1_reg/data_out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y288        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[53]_fret/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.060ns (55.046%)  route 0.049ns (44.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X35Y284        FDSE                                         r  layer0_reg/data_out_reg[53]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y284        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  layer0_reg/data_out_reg[53]_fret/Q
                         net (fo=1, routed)           0.028     0.078    layer0_inst/layer0_N24_inst/data_out_reg[48]
    SLICE_X35Y284        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.101 r  layer0_inst/layer0_N24_inst/data_out[48]_i_1/O
                         net (fo=1, routed)           0.021     0.122    layer1_reg/M1[19]
    SLICE_X35Y284        FDRE                                         r  layer1_reg/data_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X35Y284        FDRE                                         r  layer1_reg/data_out_reg[48]/C
                         clock pessimism              0.000     0.019    
    SLICE_X35Y284        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.061ns (54.464%)  route 0.051ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X35Y293        FDRE                                         r  layer0_reg/data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y293        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[34]/Q
                         net (fo=1, routed)           0.025     0.077    layer0_inst/layer0_N26_inst/data_out_reg[52]_4
    SLICE_X35Y293        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     0.099 r  layer0_inst/layer0_N26_inst/M1r/i_/O
                         net (fo=1, routed)           0.026     0.125    layer1_reg/M1[22]
    SLICE_X35Y293        FDRE                                         r  layer1_reg/data_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X35Y293        FDRE                                         r  layer1_reg/data_out_reg[52]/C
                         clock pessimism              0.000     0.019    
    SLICE_X35Y293        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[118]_fret__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.075ns (65.789%)  route 0.039ns (34.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.012     0.012    layer0_reg/clk
    SLICE_X36Y287        FDRE                                         r  layer0_reg/data_out_reg[118]_fret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y287        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer0_reg/data_out_reg[118]_fret__0/Q
                         net (fo=1, routed)           0.024     0.075    layer0_inst/layer0_N31_inst/data_out_reg[62]
    SLICE_X36Y287        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     0.111 r  layer0_inst/layer0_N31_inst/data_out[62]_i_1/O
                         net (fo=1, routed)           0.015     0.126    layer1_reg/M1[28]
    SLICE_X36Y287        FDRE                                         r  layer1_reg/data_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X36Y287        FDRE                                         r  layer1_reg/data_out_reg[62]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y287        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[39]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.074ns (64.348%)  route 0.041ns (35.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X36Y288        FDRE                                         r  layer0_reg/data_out_reg[39]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y288        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[39]_fret/Q
                         net (fo=1, routed)           0.023     0.075    layer0_inst/layer0_N27_inst/data_out_reg[54]_1
    SLICE_X36Y288        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     0.110 r  layer0_inst/layer0_N27_inst/data_out[54]_i_1/O
                         net (fo=1, routed)           0.018     0.128    layer1_reg/M1[23]
    SLICE_X36Y288        FDRE                                         r  layer1_reg/data_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X36Y288        FDRE                                         r  layer1_reg/data_out_reg[54]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y288        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[110]_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.054ns (45.378%)  route 0.065ns (54.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.012     0.012    layer0_reg/clk
    SLICE_X36Y285        FDRE                                         r  layer0_reg/data_out_reg[110]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y285        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer0_reg/data_out_reg[110]_fret__1/Q
                         net (fo=2, routed)           0.050     0.101    layer0_inst/layer0_N14_inst/data_out_reg[28]_1
    SLICE_X36Y284        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.116 r  layer0_inst/layer0_N14_inst/data_out[28]_i_1/O
                         net (fo=1, routed)           0.015     0.131    layer1_reg/M1[11]
    SLICE_X36Y284        FDRE                                         r  layer1_reg/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X36Y284        FDRE                                         r  layer1_reg/data_out_reg[28]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y284        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[33]_fret__0/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.405%)  route 0.083ns (68.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X34Y287        FDSE                                         r  layer0_reg/data_out_reg[33]_fret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y287        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer0_reg/data_out_reg[33]_fret__0/Q
                         net (fo=1, routed)           0.083     0.134    layer1_reg/data_out_reg[17]_1
    SLICE_X34Y287        FDRE                                         r  layer1_reg/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=154, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X34Y287        FDRE                                         r  layer1_reg/data_out_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y287        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    layer1_reg/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X34Y285  layer0_reg/data_out_reg[101]_fret/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X34Y285  layer0_reg/data_out_reg[101]_fret__0/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X35Y292  layer0_reg/data_out_reg[103]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X35Y289  layer0_reg/data_out_reg[104]/C
Min Period        n/a     FDSE/C   n/a            0.550         1.000       0.450      SLICE_X35Y289  layer0_reg/data_out_reg[105]_fret__2/C
Min Period        n/a     FDSE/C   n/a            0.550         1.000       0.450      SLICE_X35Y289  layer0_reg/data_out_reg[105]_fret__3/C
Min Period        n/a     FDSE/C   n/a            0.550         1.000       0.450      SLICE_X34Y289  layer0_reg/data_out_reg[106]_fret/C
Min Period        n/a     FDSE/C   n/a            0.550         1.000       0.450      SLICE_X34Y288  layer0_reg/data_out_reg[107]_fret/C
Min Period        n/a     FDSE/C   n/a            0.550         1.000       0.450      SLICE_X34Y288  layer0_reg/data_out_reg[107]_fret__0/C
Min Period        n/a     FDSE/C   n/a            0.550         1.000       0.450      SLICE_X33Y288  layer0_reg/data_out_reg[107]_fret__1/C
Low Pulse Width   Fast    FDSE/C   n/a            0.275         0.500       0.225      SLICE_X33Y288  layer0_reg/data_out_reg[107]_fret__1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X36Y285  layer0_reg/data_out_reg[110]_fret__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X36Y285  layer0_reg/data_out_reg[110]_fret__1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X36Y284  layer0_reg/data_out_reg[110]_fret__2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X36Y284  layer0_reg/data_out_reg[110]_fret__4/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X33Y285  layer0_reg/data_out_reg[117]_fret/C
Low Pulse Width   Fast    FDSE/C   n/a            0.275         0.500       0.225      SLICE_X33Y286  layer0_reg/data_out_reg[117]_fret__2/C
Low Pulse Width   Fast    FDSE/C   n/a            0.275         0.500       0.225      SLICE_X33Y286  layer0_reg/data_out_reg[117]_fret__3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X36Y287  layer0_reg/data_out_reg[118]_fret__0/C
Low Pulse Width   Fast    FDSE/C   n/a            0.275         0.500       0.225      SLICE_X36Y286  layer0_reg/data_out_reg[119]_fret__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X34Y285  layer0_reg/data_out_reg[101]_fret/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X34Y285  layer0_reg/data_out_reg[101]_fret/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X34Y285  layer0_reg/data_out_reg[101]_fret__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X34Y285  layer0_reg/data_out_reg[101]_fret__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X35Y292  layer0_reg/data_out_reg[103]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X35Y292  layer0_reg/data_out_reg[103]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X35Y289  layer0_reg/data_out_reg[104]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X35Y289  layer0_reg/data_out_reg[104]/C
High Pulse Width  Slow    FDSE/C   n/a            0.275         0.500       0.225      SLICE_X35Y289  layer0_reg/data_out_reg[105]_fret__2/C
High Pulse Width  Fast    FDSE/C   n/a            0.275         0.500       0.225      SLICE_X35Y289  layer0_reg/data_out_reg[105]_fret__2/C



