{
    "nl": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/51-openroad-fillinsertion/FullAdder.nl.v",
    "pnl": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/51-openroad-fillinsertion/FullAdder.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/52-odb-cellfrequencytables/FullAdder.def",
    "lef": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/58-magic-writelef/FullAdder.lef",
    "openroad-lef": null,
    "odb": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/52-odb-cellfrequencytables/FullAdder.odb",
    "sdc": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/51-openroad-fillinsertion/FullAdder.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/nom_tt_025C_1v80/FullAdder__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/nom_ss_100C_1v60/FullAdder__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/nom_ff_n40C_1v95/FullAdder__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/min_tt_025C_1v80/FullAdder__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/min_ss_100C_1v60/FullAdder__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/min_ff_n40C_1v95/FullAdder__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/max_tt_025C_1v80/FullAdder__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/max_ss_100C_1v60/FullAdder__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/max_ff_n40C_1v95/FullAdder__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/53-openroad-rcx/nom/FullAdder.nom.spef",
        "min_*": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/53-openroad-rcx/min/FullAdder.min.spef",
        "max_*": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/53-openroad-rcx/max/FullAdder.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/nom_tt_025C_1v80/FullAdder__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/nom_ss_100C_1v60/FullAdder__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/nom_ff_n40C_1v95/FullAdder__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/min_tt_025C_1v80/FullAdder__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/min_ss_100C_1v60/FullAdder__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/min_ff_n40C_1v95/FullAdder__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/max_tt_025C_1v80/FullAdder__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/max_ss_100C_1v60/FullAdder__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/54-openroad-stapostpnr/max_ff_n40C_1v95/FullAdder__max_ff_n40C_1v95.lib"
    },
    "spice": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/66-magic-spiceextraction/FullAdder.spice",
    "mag": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/56-magic-streamout/FullAdder.mag",
    "gds": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/56-magic-streamout/FullAdder.gds",
    "mag_gds": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/56-magic-streamout/FullAdder.magic.gds",
    "klayout_gds": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/57-klayout-streamout/FullAdder.klayout.gds",
    "json_h": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/05-yosys-jsonheader/FullAdder.h.json",
    "vh": "/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/28-odb-writeverilogheader/FullAdder.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 100,
        "design__instance__area": 163.907,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 1.9459405393718043e-06,
        "power__switching__total": 4.726000042865053e-06,
        "power__leakage__total": 6.15655082469857e-10,
        "power__total": 6.672556082776282e-06,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.127253322592296,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 4.976584618592306,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.482515818735658,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 4.344348115324198,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 3.985567544360905,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.253521766311591,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 3.9841810978085417,
        "timing__setup__ws": 4.328330705250322,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 100.0 100.0",
        "design__core__bbox": "5.52 10.88 94.3 87.04",
        "design__io": 7,
        "design__die__area": 10000,
        "design__core__area": 6761.48,
        "design__instance__count__stdcell": 100,
        "design__instance__area__stdcell": 163.907,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0242413,
        "design__instance__utilization__stdcell": 0.0242413,
        "design__instance__count__class:inverter": 1,
        "design__instance__count__class:multi_input_combinational_cell": 4,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 632,
        "design__instance__count__class:tap_cell": 90,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 5,
        "design__io__hpwl": 257925,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 161.528,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 5,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 13,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 1,
        "route__wirelength__iter:1": 150,
        "route__drc_errors__iter:2": 0,
        "route__wirelength__iter:2": 147,
        "route__drc_errors": 0,
        "route__wirelength": 147,
        "route__vias": 46,
        "route__vias__singlecut": 46,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 69.68,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.125503611056001,
        "timing__setup__ws__corner:min_tt_025C_1v80": 4.984260256712436,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.479349462579877,
        "timing__setup__ws__corner:min_ss_100C_1v60": 4.356709782919196,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 3.9841810978085417,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 5.258777118169588,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.128932868031449,
        "timing__setup__ws__corner:max_tt_025C_1v80": 4.967399965294427,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.485514309165369,
        "timing__setup__ws__corner:max_ss_100C_1v60": 4.328330705250322,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 3.9868478535891123,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 5.247875171848651,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 0,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79999,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.05436e-05,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 9.31166e-06,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 4.15294e-07,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 9.31166e-06,
        "design_powergrid__voltage__worst": 9.31166e-06,
        "design_powergrid__voltage__worst__net:VPWR": 1.79999,
        "design_powergrid__drop__worst": 1.05436e-05,
        "design_powergrid__drop__worst__net:VPWR": 1.05436e-05,
        "design_powergrid__voltage__worst__net:VGND": 9.31166e-06,
        "design_powergrid__drop__worst__net:VGND": 9.31166e-06,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 4.74e-07,
        "ir__drop__worst": 1.05e-05,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0,
        "magic__illegal_overlap__count": 0,
        "design__lvs_device_difference__count": 0,
        "design__lvs_net_difference__count": 0,
        "design__lvs_property_fail__count": 0,
        "design__lvs_error__count": 0,
        "design__lvs_unmatched_device__count": 0,
        "design__lvs_unmatched_net__count": 0,
        "design__lvs_unmatched_pin__count": 0
    }
}