aag 298 19 39 1 240
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40 409
42 415
44 421
46 427
48 433
50 439
52 445
54 451
56 457
58 463
60 469
62 475
64 481
66 487
68 493
70 499
72 505
74 511
76 517
78 521
80 525
82 529
84 533
86 537
88 541
90 545
92 549
94 553
96 557
98 561
100 565
102 569
104 573
106 577
108 581
110 585
112 589
114 593
116 594
597
118 67 76
120 66 77
122 119 121
124 73 123
126 72 122
128 125 127
130 75 129
132 74 128
134 131 133
136 3 5
138 7 9
140 11 13
142 15 17
144 19 21
146 23 25
148 27 29
150 31 33
152 35 37
154 136 138
156 140 142
158 144 146
160 148 150
162 39 152
164 154 156
166 158 160
168 164 166
170 162 168
172 79 81
174 83 85
176 87 89
178 91 93
180 95 97
182 99 101
184 103 105
186 107 109
188 111 113
190 172 174
192 176 178
194 180 182
196 184 186
198 115 188
200 190 192
202 194 196
204 200 202
206 198 204
208 78 135
210 79 134
212 209 211
214 40 80
216 41 81
218 215 217
220 42 82
222 43 83
224 221 223
226 44 84
228 45 85
230 227 229
232 46 86
234 47 87
236 233 235
238 48 88
240 49 89
242 239 241
244 50 90
246 51 91
248 245 247
250 52 92
252 53 93
254 251 253
256 54 94
258 55 95
260 257 259
262 56 96
264 57 97
266 263 265
268 58 98
270 59 99
272 269 271
274 60 100
276 61 101
278 275 277
280 62 102
282 63 103
284 281 283
286 64 104
288 65 105
290 287 289
292 66 106
294 67 107
296 293 295
298 68 108
300 69 109
302 299 301
304 70 110
306 71 111
308 305 307
310 72 112
312 73 113
314 311 313
316 74 114
318 75 115
320 317 319
322 213 219
324 225 231
326 237 243
328 249 255
330 261 267
332 273 279
334 285 291
336 297 303
338 309 315
340 322 324
342 326 328
344 330 332
346 334 336
348 321 338
350 340 342
352 344 346
354 350 352
356 348 354
358 207 356
360 116 358
362 170 360
364 41 134
366 43 45
368 47 49
370 51 53
372 55 57
374 59 61
376 63 65
378 67 69
380 71 73
382 364 366
384 368 370
386 372 374
388 376 378
390 75 380
392 382 384
394 386 388
396 392 394
398 390 396
400 207 398
402 170 359
404 2 171
406 135 170
408 405 407
410 4 171
412 40 170
414 411 413
416 6 171
418 42 170
420 417 419
422 8 171
424 44 170
426 423 425
428 10 171
430 46 170
432 429 431
434 12 171
436 48 170
438 435 437
440 14 171
442 50 170
444 441 443
446 16 171
448 52 170
450 447 449
452 18 171
454 54 170
456 453 455
458 20 171
460 56 170
462 459 461
464 22 171
466 58 170
468 465 467
470 24 171
472 60 170
474 471 473
476 26 171
478 62 170
480 477 479
482 28 171
484 64 170
486 483 485
488 30 171
490 66 170
492 489 491
494 32 171
496 68 170
498 495 497
500 34 171
502 70 170
504 501 503
506 36 171
508 72 170
510 507 509
512 38 171
514 74 170
516 513 515
518 78 170
520 405 519
522 80 170
524 411 523
526 82 170
528 417 527
530 84 170
532 423 531
534 86 170
536 429 535
538 88 170
540 435 539
542 90 170
544 441 543
546 92 170
548 447 547
550 94 170
552 453 551
554 96 170
556 459 555
558 98 170
560 465 559
562 100 170
564 471 563
566 102 170
568 477 567
570 104 170
572 483 571
574 106 170
576 489 575
578 108 170
580 495 579
582 110 170
584 501 583
586 112 170
588 507 587
590 114 170
592 513 591
594 117 402
596 363 401
i0 input_0
i1 input_1
i2 input_2
i3 input_3
i4 input_4
i5 input_5
i6 input_6
i7 input_7
i8 input_8
i9 input_9
i10 input_10
i11 input_11
i12 input_12
i13 input_13
i14 input_14
i15 input_15
i16 input_16
i17 input_17
i18 input_18
l0 register_bit_0
l1 register_bit_1
l2 register_bit_2
l3 register_bit_3
l4 register_bit_4
l5 register_bit_5
l6 register_bit_6
l7 register_bit_7
l8 register_bit_8
l9 register_bit_9
l10 register_bit_10
l11 register_bit_11
l12 register_bit_12
l13 register_bit_13
l14 register_bit_14
l15 register_bit_15
l16 register_bit_16
l17 register_bit_17
l18 register_bit_18
l19 copy_bit_0
l20 copy_bit_1
l21 copy_bit_2
l22 copy_bit_3
l23 copy_bit_4
l24 copy_bit_5
l25 copy_bit_6
l26 copy_bit_7
l27 copy_bit_8
l28 copy_bit_9
l29 copy_bit_10
l30 copy_bit_11
l31 copy_bit_12
l32 copy_bit_13
l33 copy_bit_14
l34 copy_bit_15
l35 copy_bit_16
l36 copy_bit_17
l37 copy_bit_18
l38 counter_bit_0
o0 bad_state_detector
c
--------------------------------------------------------------------------------
This circuit computes the period (modulo 2) of a Fibonacci linear feedback shift
register with 19 bits and taps 0x72000, corresponding to the feedback polynomial
x^19 + x^18 + x^17 + x^14 + 1 with period 524,287.
---
The circuit has 19 input bits. If any of them are set, the computation is
(re)started: the value of the input bits is copied into the 19-bit LFSR and into
a second 19-bit register that acts as an immutable copy of the initial value.
Otherwise, the register performs its regular operation and increments the period
(modulo 2) in each step. Once the register value reaches the initial value,
which is stored in the second register, the period is reset to zero. Setting any
input to one starts a new computation.
---
The output bit is set if one of the following conditions is true, neither of
which is possible:
* the register value becomes zero during its regular operation, or
* the register value reaches the initial value again, but the period is even.
--------------------------------------------------------------------------------
This file is part of https://github.com/tniessen/aiger-safety-properties.
---
The output variable is UNSATISFIABLE.
