#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 11 17:50:37 2018
# Process ID: 8488
# Current directory: C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1_git
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9864 C:\Users\Wendy Li\Desktop\FPGA1\project\Reaction_Timer_assignment1_git\Reaction_Timer_assignment1.xpr
# Log file: C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1_git/vivado.log
# Journal file: C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1_git\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1_git/Reaction_Timer_assignment1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 11 17:51:50 2018] Launched synth_1...
Run output will be captured here: C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1_git/Reaction_Timer_assignment1.runs/synth_1/runme.log
[Wed Apr 11 17:51:50 2018] Launched impl_1...
Run output will be captured here: C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1_git/Reaction_Timer_assignment1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 11 17:57:21 2018] Launched synth_1...
Run output will be captured here: C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1_git/Reaction_Timer_assignment1.runs/synth_1/runme.log
[Wed Apr 11 17:57:21 2018] Launched impl_1...
Run output will be captured here: C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1_git/Reaction_Timer_assignment1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 11 18:04:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1_git/Reaction_Timer_assignment1.runs/synth_1/runme.log
[Wed Apr 11 18:04:28 2018] Launched impl_1...
Run output will be captured here: C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1_git/Reaction_Timer_assignment1.runs/impl_1/runme.log
