# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vsim work.lab1_ll
# vsim work.lab1_ll 
# Start time: 10:52:05 on Sep 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab1-fpga-7-seg-display/fpga/radiant_project/lab1_ll/source/impl_1/lab1_ll.sv(14): Module 'seven_seg_display' is not defined.
#  For instance 'seven_seg_display' at path 'lab1_ll'
# ** Error: C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab1-fpga-7-seg-display/fpga/radiant_project/lab1_ll/source/impl_1/lab1_ll.sv(22): Module 'HSOSC' is not defined.
#  For instance 'hf_osc' at path 'lab1_ll'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 10:52:06 on Sep 03,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
