# booth_multiplier_ATPG
TEST PATTERN GENERATION OF BOOTH MULTIPLIER
1. Compile and simulate the Verilog code
<table>
  <tr>
    <td align="center">
      <img src="https://github.com/user-attachments/assets/26f5da95-a867-4467-ae08-93ea348b1f57" width="129"/>
    </td>
    <td align="center">
      <img src="https://github.com/user-attachments/assets/a61bd162-d208-47fa-9e58-e73246fa04f9" width="308"/>
    </td>
  </tr>
  <tr>
    <td colspan="2" align="center">
      <b>Figure:</b> After compilation
    </td>
  </tr>
</table>

<img width="404" height="126" alt="presim_ver" src="https://github.com/user-attachments/assets/13df2cd8-fd02-4637-a957-57f2154da052"/>
<b>Figure:</b> After Simulation

