
H7-LQFP100-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000167d0  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  08016a70  08016a70  00026a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08016f08  08016f08  00026f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08016f10  08016f10  00026f10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08016f14  08016f14  00026f14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000fc  24000000  08016f18  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000065e4  24000100  08017014  00030100  2**5
                  ALLOC
  8 ._user_heap_stack 00000604  240066e4  08017014  000366e4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000300fc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003b307  00000000  00000000  0003012a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000070a6  00000000  00000000  0006b431  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000028d8  00000000  00000000  000724d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000025f0  00000000  00000000  00074db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00044b35  00000000  00000000  000773a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0003c98f  00000000  00000000  000bbed5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0019501c  00000000  00000000  000f8864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0028d880  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000b20c  00000000  00000000  0028d8d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000100 	.word	0x24000100
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08016a58 	.word	0x08016a58

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000104 	.word	0x24000104
 80002dc:	08016a58 	.word	0x08016a58

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b08a      	sub	sp, #40	; 0x28
 80005e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005ea:	f107 031c 	add.w	r3, r7, #28
 80005ee:	2200      	movs	r2, #0
 80005f0:	601a      	str	r2, [r3, #0]
 80005f2:	605a      	str	r2, [r3, #4]
 80005f4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005f6:	463b      	mov	r3, r7
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]
 8000602:	611a      	str	r2, [r3, #16]
 8000604:	615a      	str	r2, [r3, #20]
 8000606:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000608:	4b7a      	ldr	r3, [pc, #488]	; (80007f4 <MX_ADC1_Init+0x210>)
 800060a:	4a7b      	ldr	r2, [pc, #492]	; (80007f8 <MX_ADC1_Init+0x214>)
 800060c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800060e:	4b79      	ldr	r3, [pc, #484]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000610:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000614:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000616:	4b77      	ldr	r3, [pc, #476]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000618:	2208      	movs	r2, #8
 800061a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800061c:	4b75      	ldr	r3, [pc, #468]	; (80007f4 <MX_ADC1_Init+0x210>)
 800061e:	2201      	movs	r2, #1
 8000620:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000622:	4b74      	ldr	r3, [pc, #464]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000624:	2204      	movs	r2, #4
 8000626:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000628:	4b72      	ldr	r3, [pc, #456]	; (80007f4 <MX_ADC1_Init+0x210>)
 800062a:	2200      	movs	r2, #0
 800062c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800062e:	4b71      	ldr	r3, [pc, #452]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000630:	2201      	movs	r2, #1
 8000632:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 11;
 8000634:	4b6f      	ldr	r3, [pc, #444]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000636:	220b      	movs	r2, #11
 8000638:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800063a:	4b6e      	ldr	r3, [pc, #440]	; (80007f4 <MX_ADC1_Init+0x210>)
 800063c:	2200      	movs	r2, #0
 800063e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000640:	4b6c      	ldr	r3, [pc, #432]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000642:	2200      	movs	r2, #0
 8000644:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000646:	4b6b      	ldr	r3, [pc, #428]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000648:	2200      	movs	r2, #0
 800064a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800064c:	4b69      	ldr	r3, [pc, #420]	; (80007f4 <MX_ADC1_Init+0x210>)
 800064e:	2203      	movs	r2, #3
 8000650:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000652:	4b68      	ldr	r3, [pc, #416]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000654:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000658:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800065a:	4b66      	ldr	r3, [pc, #408]	; (80007f4 <MX_ADC1_Init+0x210>)
 800065c:	2200      	movs	r2, #0
 800065e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000660:	4b64      	ldr	r3, [pc, #400]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000662:	2200      	movs	r2, #0
 8000664:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000668:	4862      	ldr	r0, [pc, #392]	; (80007f4 <MX_ADC1_Init+0x210>)
 800066a:	f003 fe3f 	bl	80042ec <HAL_ADC_Init>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000674:	f001 fd98 	bl	80021a8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000678:	2300      	movs	r3, #0
 800067a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800067c:	f107 031c 	add.w	r3, r7, #28
 8000680:	4619      	mov	r1, r3
 8000682:	485c      	ldr	r0, [pc, #368]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000684:	f004 ff5a 	bl	800553c <HAL_ADCEx_MultiModeConfigChannel>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800068e:	f001 fd8b 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000692:	4b5a      	ldr	r3, [pc, #360]	; (80007fc <MX_ADC1_Init+0x218>)
 8000694:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000696:	2306      	movs	r3, #6
 8000698:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 800069a:	2307      	movs	r3, #7
 800069c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800069e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80006a2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006a4:	2304      	movs	r3, #4
 80006a6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80006a8:	2300      	movs	r3, #0
 80006aa:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80006ac:	2300      	movs	r3, #0
 80006ae:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b0:	463b      	mov	r3, r7
 80006b2:	4619      	mov	r1, r3
 80006b4:	484f      	ldr	r0, [pc, #316]	; (80007f4 <MX_ADC1_Init+0x210>)
 80006b6:	f004 f89d 	bl	80047f4 <HAL_ADC_ConfigChannel>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 80006c0:	f001 fd72 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80006c4:	4b4e      	ldr	r3, [pc, #312]	; (8000800 <MX_ADC1_Init+0x21c>)
 80006c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80006c8:	230c      	movs	r3, #12
 80006ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006cc:	463b      	mov	r3, r7
 80006ce:	4619      	mov	r1, r3
 80006d0:	4848      	ldr	r0, [pc, #288]	; (80007f4 <MX_ADC1_Init+0x210>)
 80006d2:	f004 f88f 	bl	80047f4 <HAL_ADC_ConfigChannel>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 80006dc:	f001 fd64 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80006e0:	4b48      	ldr	r3, [pc, #288]	; (8000804 <MX_ADC1_Init+0x220>)
 80006e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80006e4:	2312      	movs	r3, #18
 80006e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006e8:	463b      	mov	r3, r7
 80006ea:	4619      	mov	r1, r3
 80006ec:	4841      	ldr	r0, [pc, #260]	; (80007f4 <MX_ADC1_Init+0x210>)
 80006ee:	f004 f881 	bl	80047f4 <HAL_ADC_ConfigChannel>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 80006f8:	f001 fd56 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80006fc:	4b42      	ldr	r3, [pc, #264]	; (8000808 <MX_ADC1_Init+0x224>)
 80006fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000700:	2318      	movs	r3, #24
 8000702:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000704:	463b      	mov	r3, r7
 8000706:	4619      	mov	r1, r3
 8000708:	483a      	ldr	r0, [pc, #232]	; (80007f4 <MX_ADC1_Init+0x210>)
 800070a:	f004 f873 	bl	80047f4 <HAL_ADC_ConfigChannel>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 8000714:	f001 fd48 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000718:	4b3c      	ldr	r3, [pc, #240]	; (800080c <MX_ADC1_Init+0x228>)
 800071a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800071c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000720:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000722:	463b      	mov	r3, r7
 8000724:	4619      	mov	r1, r3
 8000726:	4833      	ldr	r0, [pc, #204]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000728:	f004 f864 	bl	80047f4 <HAL_ADC_ConfigChannel>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 8000732:	f001 fd39 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000736:	4b36      	ldr	r3, [pc, #216]	; (8000810 <MX_ADC1_Init+0x22c>)
 8000738:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800073a:	f44f 7383 	mov.w	r3, #262	; 0x106
 800073e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000740:	463b      	mov	r3, r7
 8000742:	4619      	mov	r1, r3
 8000744:	482b      	ldr	r0, [pc, #172]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000746:	f004 f855 	bl	80047f4 <HAL_ADC_ConfigChannel>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8000750:	f001 fd2a 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000754:	4b2f      	ldr	r3, [pc, #188]	; (8000814 <MX_ADC1_Init+0x230>)
 8000756:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000758:	f44f 7386 	mov.w	r3, #268	; 0x10c
 800075c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800075e:	463b      	mov	r3, r7
 8000760:	4619      	mov	r1, r3
 8000762:	4824      	ldr	r0, [pc, #144]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000764:	f004 f846 	bl	80047f4 <HAL_ADC_ConfigChannel>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_ADC1_Init+0x18e>
  {
    Error_Handler();
 800076e:	f001 fd1b 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000772:	4b29      	ldr	r3, [pc, #164]	; (8000818 <MX_ADC1_Init+0x234>)
 8000774:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000776:	f44f 7389 	mov.w	r3, #274	; 0x112
 800077a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800077c:	463b      	mov	r3, r7
 800077e:	4619      	mov	r1, r3
 8000780:	481c      	ldr	r0, [pc, #112]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000782:	f004 f837 	bl	80047f4 <HAL_ADC_ConfigChannel>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_ADC1_Init+0x1ac>
  {
    Error_Handler();
 800078c:	f001 fd0c 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000790:	4b22      	ldr	r3, [pc, #136]	; (800081c <MX_ADC1_Init+0x238>)
 8000792:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8000794:	f44f 738c 	mov.w	r3, #280	; 0x118
 8000798:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800079a:	463b      	mov	r3, r7
 800079c:	4619      	mov	r1, r3
 800079e:	4815      	ldr	r0, [pc, #84]	; (80007f4 <MX_ADC1_Init+0x210>)
 80007a0:	f004 f828 	bl	80047f4 <HAL_ADC_ConfigChannel>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <MX_ADC1_Init+0x1ca>
  {
    Error_Handler();
 80007aa:	f001 fcfd 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80007ae:	4b1c      	ldr	r3, [pc, #112]	; (8000820 <MX_ADC1_Init+0x23c>)
 80007b0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 80007b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b8:	463b      	mov	r3, r7
 80007ba:	4619      	mov	r1, r3
 80007bc:	480d      	ldr	r0, [pc, #52]	; (80007f4 <MX_ADC1_Init+0x210>)
 80007be:	f004 f819 	bl	80047f4 <HAL_ADC_ConfigChannel>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_ADC1_Init+0x1e8>
  {
    Error_Handler();
 80007c8:	f001 fcee 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 80007cc:	4b15      	ldr	r3, [pc, #84]	; (8000824 <MX_ADC1_Init+0x240>)
 80007ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 80007d0:	f240 2306 	movw	r3, #518	; 0x206
 80007d4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007d6:	463b      	mov	r3, r7
 80007d8:	4619      	mov	r1, r3
 80007da:	4806      	ldr	r0, [pc, #24]	; (80007f4 <MX_ADC1_Init+0x210>)
 80007dc:	f004 f80a 	bl	80047f4 <HAL_ADC_ConfigChannel>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_ADC1_Init+0x206>
  {
    Error_Handler();
 80007e6:	f001 fcdf 	bl	80021a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007ea:	bf00      	nop
 80007ec:	3728      	adds	r7, #40	; 0x28
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	2400011c 	.word	0x2400011c
 80007f8:	40022000 	.word	0x40022000
 80007fc:	0c900008 	.word	0x0c900008
 8000800:	10c00010 	.word	0x10c00010
 8000804:	14f00020 	.word	0x14f00020
 8000808:	1d500080 	.word	0x1d500080
 800080c:	21800100 	.word	0x21800100
 8000810:	25b00200 	.word	0x25b00200
 8000814:	2a000400 	.word	0x2a000400
 8000818:	2e300800 	.word	0x2e300800
 800081c:	3ac04000 	.word	0x3ac04000
 8000820:	3ef08000 	.word	0x3ef08000
 8000824:	47520000 	.word	0x47520000

08000828 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b088      	sub	sp, #32
 800082c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	605a      	str	r2, [r3, #4]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	60da      	str	r2, [r3, #12]
 800083a:	611a      	str	r2, [r3, #16]
 800083c:	615a      	str	r2, [r3, #20]
 800083e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000840:	4b3d      	ldr	r3, [pc, #244]	; (8000938 <MX_ADC3_Init+0x110>)
 8000842:	4a3e      	ldr	r2, [pc, #248]	; (800093c <MX_ADC3_Init+0x114>)
 8000844:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000846:	4b3c      	ldr	r3, [pc, #240]	; (8000938 <MX_ADC3_Init+0x110>)
 8000848:	2208      	movs	r2, #8
 800084a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800084c:	4b3a      	ldr	r3, [pc, #232]	; (8000938 <MX_ADC3_Init+0x110>)
 800084e:	2201      	movs	r2, #1
 8000850:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000852:	4b39      	ldr	r3, [pc, #228]	; (8000938 <MX_ADC3_Init+0x110>)
 8000854:	2204      	movs	r2, #4
 8000856:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000858:	4b37      	ldr	r3, [pc, #220]	; (8000938 <MX_ADC3_Init+0x110>)
 800085a:	2200      	movs	r2, #0
 800085c:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800085e:	4b36      	ldr	r3, [pc, #216]	; (8000938 <MX_ADC3_Init+0x110>)
 8000860:	2201      	movs	r2, #1
 8000862:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 4;
 8000864:	4b34      	ldr	r3, [pc, #208]	; (8000938 <MX_ADC3_Init+0x110>)
 8000866:	2204      	movs	r2, #4
 8000868:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800086a:	4b33      	ldr	r3, [pc, #204]	; (8000938 <MX_ADC3_Init+0x110>)
 800086c:	2200      	movs	r2, #0
 800086e:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000870:	4b31      	ldr	r3, [pc, #196]	; (8000938 <MX_ADC3_Init+0x110>)
 8000872:	2200      	movs	r2, #0
 8000874:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000876:	4b30      	ldr	r3, [pc, #192]	; (8000938 <MX_ADC3_Init+0x110>)
 8000878:	2200      	movs	r2, #0
 800087a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800087c:	4b2e      	ldr	r3, [pc, #184]	; (8000938 <MX_ADC3_Init+0x110>)
 800087e:	2203      	movs	r2, #3
 8000880:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000882:	4b2d      	ldr	r3, [pc, #180]	; (8000938 <MX_ADC3_Init+0x110>)
 8000884:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000888:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800088a:	4b2b      	ldr	r3, [pc, #172]	; (8000938 <MX_ADC3_Init+0x110>)
 800088c:	2200      	movs	r2, #0
 800088e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8000890:	4b29      	ldr	r3, [pc, #164]	; (8000938 <MX_ADC3_Init+0x110>)
 8000892:	2200      	movs	r2, #0
 8000894:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000898:	4827      	ldr	r0, [pc, #156]	; (8000938 <MX_ADC3_Init+0x110>)
 800089a:	f003 fd27 	bl	80042ec <HAL_ADC_Init>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_ADC3_Init+0x80>
  {
    Error_Handler();
 80008a4:	f001 fc80 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80008a8:	4b25      	ldr	r3, [pc, #148]	; (8000940 <MX_ADC3_Init+0x118>)
 80008aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008ac:	2306      	movs	r3, #6
 80008ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 80008b0:	2307      	movs	r3, #7
 80008b2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008b4:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80008b8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008ba:	2304      	movs	r3, #4
 80008bc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80008be:	2300      	movs	r3, #0
 80008c0:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80008c2:	2300      	movs	r3, #0
 80008c4:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008c6:	1d3b      	adds	r3, r7, #4
 80008c8:	4619      	mov	r1, r3
 80008ca:	481b      	ldr	r0, [pc, #108]	; (8000938 <MX_ADC3_Init+0x110>)
 80008cc:	f003 ff92 	bl	80047f4 <HAL_ADC_ConfigChannel>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 80008d6:	f001 fc67 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80008da:	4b1a      	ldr	r3, [pc, #104]	; (8000944 <MX_ADC3_Init+0x11c>)
 80008dc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80008de:	230c      	movs	r3, #12
 80008e0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	4619      	mov	r1, r3
 80008e6:	4814      	ldr	r0, [pc, #80]	; (8000938 <MX_ADC3_Init+0x110>)
 80008e8:	f003 ff84 	bl	80047f4 <HAL_ADC_ConfigChannel>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_ADC3_Init+0xce>
  {
    Error_Handler();
 80008f2:	f001 fc59 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80008f6:	2301      	movs	r3, #1
 80008f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80008fa:	2312      	movs	r3, #18
 80008fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008fe:	1d3b      	adds	r3, r7, #4
 8000900:	4619      	mov	r1, r3
 8000902:	480d      	ldr	r0, [pc, #52]	; (8000938 <MX_ADC3_Init+0x110>)
 8000904:	f003 ff76 	bl	80047f4 <HAL_ADC_ConfigChannel>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_ADC3_Init+0xea>
  {
    Error_Handler();
 800090e:	f001 fc4b 	bl	80021a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000912:	4b0d      	ldr	r3, [pc, #52]	; (8000948 <MX_ADC3_Init+0x120>)
 8000914:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000916:	2318      	movs	r3, #24
 8000918:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800091a:	1d3b      	adds	r3, r7, #4
 800091c:	4619      	mov	r1, r3
 800091e:	4806      	ldr	r0, [pc, #24]	; (8000938 <MX_ADC3_Init+0x110>)
 8000920:	f003 ff68 	bl	80047f4 <HAL_ADC_ConfigChannel>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_ADC3_Init+0x106>
  {
    Error_Handler();
 800092a:	f001 fc3d 	bl	80021a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800092e:	bf00      	nop
 8000930:	3720      	adds	r7, #32
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	24000180 	.word	0x24000180
 800093c:	58026000 	.word	0x58026000
 8000940:	cb840000 	.word	0xcb840000
 8000944:	cfb80000 	.word	0xcfb80000
 8000948:	04300002 	.word	0x04300002

0800094c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b08e      	sub	sp, #56	; 0x38
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000954:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
 800095c:	605a      	str	r2, [r3, #4]
 800095e:	609a      	str	r2, [r3, #8]
 8000960:	60da      	str	r2, [r3, #12]
 8000962:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a7b      	ldr	r2, [pc, #492]	; (8000b58 <HAL_ADC_MspInit+0x20c>)
 800096a:	4293      	cmp	r3, r2
 800096c:	f040 8091 	bne.w	8000a92 <HAL_ADC_MspInit+0x146>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000970:	4b7a      	ldr	r3, [pc, #488]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000972:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000976:	4a79      	ldr	r2, [pc, #484]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000978:	f043 0320 	orr.w	r3, r3, #32
 800097c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000980:	4b76      	ldr	r3, [pc, #472]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000982:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000986:	f003 0320 	and.w	r3, r3, #32
 800098a:	623b      	str	r3, [r7, #32]
 800098c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800098e:	4b73      	ldr	r3, [pc, #460]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000990:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000994:	4a71      	ldr	r2, [pc, #452]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000996:	f043 0304 	orr.w	r3, r3, #4
 800099a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800099e:	4b6f      	ldr	r3, [pc, #444]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009a4:	f003 0304 	and.w	r3, r3, #4
 80009a8:	61fb      	str	r3, [r7, #28]
 80009aa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ac:	4b6b      	ldr	r3, [pc, #428]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009b2:	4a6a      	ldr	r2, [pc, #424]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009bc:	4b67      	ldr	r3, [pc, #412]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	61bb      	str	r3, [r7, #24]
 80009c8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ca:	4b64      	ldr	r3, [pc, #400]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009d0:	4a62      	ldr	r2, [pc, #392]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009d2:	f043 0302 	orr.w	r3, r3, #2
 80009d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009da:	4b60      	ldr	r3, [pc, #384]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009e0:	f003 0302 	and.w	r3, r3, #2
 80009e4:	617b      	str	r3, [r7, #20]
 80009e6:	697b      	ldr	r3, [r7, #20]
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80009e8:	2333      	movs	r3, #51	; 0x33
 80009ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009ec:	2303      	movs	r3, #3
 80009ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009f8:	4619      	mov	r1, r3
 80009fa:	4859      	ldr	r0, [pc, #356]	; (8000b60 <HAL_ADC_MspInit+0x214>)
 80009fc:	f008 f9aa 	bl	8008d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 8000a00:	23ce      	movs	r3, #206	; 0xce
 8000a02:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a04:	2303      	movs	r3, #3
 8000a06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a10:	4619      	mov	r1, r3
 8000a12:	4854      	ldr	r0, [pc, #336]	; (8000b64 <HAL_ADC_MspInit+0x218>)
 8000a14:	f008 f99e 	bl	8008d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a18:	2303      	movs	r3, #3
 8000a1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a1c:	2303      	movs	r3, #3
 8000a1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a28:	4619      	mov	r1, r3
 8000a2a:	484f      	ldr	r0, [pc, #316]	; (8000b68 <HAL_ADC_MspInit+0x21c>)
 8000a2c:	f008 f992 	bl	8008d54 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000a30:	4b4e      	ldr	r3, [pc, #312]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a32:	4a4f      	ldr	r2, [pc, #316]	; (8000b70 <HAL_ADC_MspInit+0x224>)
 8000a34:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000a36:	4b4d      	ldr	r3, [pc, #308]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a38:	2209      	movs	r2, #9
 8000a3a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a3c:	4b4b      	ldr	r3, [pc, #300]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a42:	4b4a      	ldr	r3, [pc, #296]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a48:	4b48      	ldr	r3, [pc, #288]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a4e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a50:	4b46      	ldr	r3, [pc, #280]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a52:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a56:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a58:	4b44      	ldr	r3, [pc, #272]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a5e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000a60:	4b42      	ldr	r3, [pc, #264]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a66:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000a68:	4b40      	ldr	r3, [pc, #256]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a6e:	4b3f      	ldr	r3, [pc, #252]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000a74:	483d      	ldr	r0, [pc, #244]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a76:	f005 fb25 	bl	80060c4 <HAL_DMA_Init>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <HAL_ADC_MspInit+0x138>
    {
      Error_Handler();
 8000a80:	f001 fb92 	bl	80021a8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	4a39      	ldr	r2, [pc, #228]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a88:	64da      	str	r2, [r3, #76]	; 0x4c
 8000a8a:	4a38      	ldr	r2, [pc, #224]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000a90:	e05e      	b.n	8000b50 <HAL_ADC_MspInit+0x204>
  else if(adcHandle->Instance==ADC3)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4a37      	ldr	r2, [pc, #220]	; (8000b74 <HAL_ADC_MspInit+0x228>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d159      	bne.n	8000b50 <HAL_ADC_MspInit+0x204>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000a9c:	4b2f      	ldr	r3, [pc, #188]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000a9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aa2:	4a2e      	ldr	r2, [pc, #184]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000aa4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000aa8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aac:	4b2b      	ldr	r3, [pc, #172]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ab2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000ab6:	613b      	str	r3, [r7, #16]
 8000ab8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aba:	4b28      	ldr	r3, [pc, #160]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000abc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ac0:	4a26      	ldr	r2, [pc, #152]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000ac2:	f043 0304 	orr.w	r3, r3, #4
 8000ac6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aca:	4b24      	ldr	r3, [pc, #144]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000acc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ad0:	f003 0304 	and.w	r3, r3, #4
 8000ad4:	60fb      	str	r3, [r7, #12]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8000ad8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8000adc:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000ae0:	f003 f9e0 	bl	8003ea4 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8000ae4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8000ae8:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8000aec:	f003 f9da 	bl	8003ea4 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA1_Stream1;
 8000af0:	4b21      	ldr	r3, [pc, #132]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000af2:	4a22      	ldr	r2, [pc, #136]	; (8000b7c <HAL_ADC_MspInit+0x230>)
 8000af4:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8000af6:	4b20      	ldr	r3, [pc, #128]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000af8:	2273      	movs	r2, #115	; 0x73
 8000afa:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000afc:	4b1e      	ldr	r3, [pc, #120]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b02:	4b1d      	ldr	r3, [pc, #116]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000b08:	4b1b      	ldr	r3, [pc, #108]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b0e:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000b10:	4b19      	ldr	r3, [pc, #100]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b16:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000b18:	4b17      	ldr	r3, [pc, #92]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b1e:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8000b20:	4b15      	ldr	r3, [pc, #84]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b26:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000b28:	4b13      	ldr	r3, [pc, #76]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b2e:	4b12      	ldr	r3, [pc, #72]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000b34:	4810      	ldr	r0, [pc, #64]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b36:	f005 fac5 	bl	80060c4 <HAL_DMA_Init>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <HAL_ADC_MspInit+0x1f8>
      Error_Handler();
 8000b40:	f001 fb32 	bl	80021a8 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4a0c      	ldr	r2, [pc, #48]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b48:	64da      	str	r2, [r3, #76]	; 0x4c
 8000b4a:	4a0b      	ldr	r2, [pc, #44]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000b50:	bf00      	nop
 8000b52:	3738      	adds	r7, #56	; 0x38
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40022000 	.word	0x40022000
 8000b5c:	58024400 	.word	0x58024400
 8000b60:	58020800 	.word	0x58020800
 8000b64:	58020000 	.word	0x58020000
 8000b68:	58020400 	.word	0x58020400
 8000b6c:	240001e4 	.word	0x240001e4
 8000b70:	40020010 	.word	0x40020010
 8000b74:	58026000 	.word	0x58026000
 8000b78:	2400025c 	.word	0x2400025c
 8000b7c:	40020028 	.word	0x40020028

08000b80 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b08a      	sub	sp, #40	; 0x28
 8000b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b86:	1d3b      	adds	r3, r7, #4
 8000b88:	2224      	movs	r2, #36	; 0x24
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f015 fa5d 	bl	801604c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000b92:	4b12      	ldr	r3, [pc, #72]	; (8000bdc <MX_DAC1_Init+0x5c>)
 8000b94:	4a12      	ldr	r2, [pc, #72]	; (8000be0 <MX_DAC1_Init+0x60>)
 8000b96:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000b98:	4810      	ldr	r0, [pc, #64]	; (8000bdc <MX_DAC1_Init+0x5c>)
 8000b9a:	f004 fe8d 	bl	80058b8 <HAL_DAC_Init>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000ba4:	f001 fb00 	bl	80021a8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000bac:	230a      	movs	r3, #10
 8000bae:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4806      	ldr	r0, [pc, #24]	; (8000bdc <MX_DAC1_Init+0x5c>)
 8000bc4:	f005 f8a8 	bl	8005d18 <HAL_DAC_ConfigChannel>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000bce:	f001 faeb 	bl	80021a8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000bd2:	bf00      	nop
 8000bd4:	3728      	adds	r7, #40	; 0x28
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	240002d4 	.word	0x240002d4
 8000be0:	40007400 	.word	0x40007400

08000be4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08a      	sub	sp, #40	; 0x28
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bec:	f107 0314 	add.w	r3, r7, #20
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a34      	ldr	r2, [pc, #208]	; (8000cd4 <HAL_DAC_MspInit+0xf0>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d161      	bne.n	8000cca <HAL_DAC_MspInit+0xe6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8000c06:	4b34      	ldr	r3, [pc, #208]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c0c:	4a32      	ldr	r2, [pc, #200]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c0e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000c12:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000c16:	4b30      	ldr	r3, [pc, #192]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000c20:	613b      	str	r3, [r7, #16]
 8000c22:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c24:	4b2c      	ldr	r3, [pc, #176]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c2a:	4a2b      	ldr	r2, [pc, #172]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
 8000c30:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c34:	4b28      	ldr	r3, [pc, #160]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c42:	2310      	movs	r3, #16
 8000c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c46:	2303      	movs	r3, #3
 8000c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4e:	f107 0314 	add.w	r3, r7, #20
 8000c52:	4619      	mov	r1, r3
 8000c54:	4821      	ldr	r0, [pc, #132]	; (8000cdc <HAL_DAC_MspInit+0xf8>)
 8000c56:	f008 f87d 	bl	8008d54 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream5;
 8000c5a:	4b21      	ldr	r3, [pc, #132]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c5c:	4a21      	ldr	r2, [pc, #132]	; (8000ce4 <HAL_DAC_MspInit+0x100>)
 8000c5e:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8000c60:	4b1f      	ldr	r3, [pc, #124]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c62:	2243      	movs	r2, #67	; 0x43
 8000c64:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c66:	4b1e      	ldr	r3, [pc, #120]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c68:	2240      	movs	r2, #64	; 0x40
 8000c6a:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c6c:	4b1c      	ldr	r3, [pc, #112]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000c72:	4b1b      	ldr	r3, [pc, #108]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c78:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c7a:	4b19      	ldr	r3, [pc, #100]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c7c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c80:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c82:	4b17      	ldr	r3, [pc, #92]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c84:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c88:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000c8a:	4b15      	ldr	r3, [pc, #84]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c90:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000c92:	4b13      	ldr	r3, [pc, #76]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c98:	4b11      	ldr	r3, [pc, #68]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000c9e:	4810      	ldr	r0, [pc, #64]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000ca0:	f005 fa10 	bl	80060c4 <HAL_DMA_Init>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8000caa:	f001 fa7d 	bl	80021a8 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4a0b      	ldr	r2, [pc, #44]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	4a0a      	ldr	r2, [pc, #40]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2105      	movs	r1, #5
 8000cbe:	2036      	movs	r0, #54	; 0x36
 8000cc0:	f004 fdd2 	bl	8005868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000cc4:	2036      	movs	r0, #54	; 0x36
 8000cc6:	f004 fde9 	bl	800589c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000cca:	bf00      	nop
 8000ccc:	3728      	adds	r7, #40	; 0x28
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40007400 	.word	0x40007400
 8000cd8:	58024400 	.word	0x58024400
 8000cdc:	58020000 	.word	0x58020000
 8000ce0:	240002e8 	.word	0x240002e8
 8000ce4:	40020088 	.word	0x40020088

08000ce8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cee:	4b19      	ldr	r3, [pc, #100]	; (8000d54 <MX_DMA_Init+0x6c>)
 8000cf0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000cf4:	4a17      	ldr	r2, [pc, #92]	; (8000d54 <MX_DMA_Init+0x6c>)
 8000cf6:	f043 0301 	orr.w	r3, r3, #1
 8000cfa:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000cfe:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <MX_DMA_Init+0x6c>)
 8000d00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000d04:	f003 0301 	and.w	r3, r3, #1
 8000d08:	607b      	str	r3, [r7, #4]
 8000d0a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2105      	movs	r1, #5
 8000d10:	200b      	movs	r0, #11
 8000d12:	f004 fda9 	bl	8005868 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000d16:	200b      	movs	r0, #11
 8000d18:	f004 fdc0 	bl	800589c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2105      	movs	r1, #5
 8000d20:	200c      	movs	r0, #12
 8000d22:	f004 fda1 	bl	8005868 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000d26:	200c      	movs	r0, #12
 8000d28:	f004 fdb8 	bl	800589c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2105      	movs	r1, #5
 8000d30:	200d      	movs	r0, #13
 8000d32:	f004 fd99 	bl	8005868 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000d36:	200d      	movs	r0, #13
 8000d38:	f004 fdb0 	bl	800589c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2105      	movs	r1, #5
 8000d40:	2010      	movs	r0, #16
 8000d42:	f004 fd91 	bl	8005868 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000d46:	2010      	movs	r0, #16
 8000d48:	f004 fda8 	bl	800589c <HAL_NVIC_EnableIRQ>

}
 8000d4c:	bf00      	nop
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	58024400 	.word	0x58024400

08000d58 <vApplicationTickHook>:
void vApplicationTickHook(void);
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 3 */
void vApplicationTickHook( void )
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
	uptime_millis++;
 8000d5c:	4b04      	ldr	r3, [pc, #16]	; (8000d70 <vApplicationTickHook+0x18>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	3301      	adds	r3, #1
 8000d62:	4a03      	ldr	r2, [pc, #12]	; (8000d70 <vApplicationTickHook+0x18>)
 8000d64:	6013      	str	r3, [r2, #0]
}
 8000d66:	bf00      	nop
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	24001964 	.word	0x24001964

08000d74 <vApplicationStackOverflowHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000d7e:	bf00      	nop
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
	...

08000d8c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PMT_task */
  PMT_taskHandle = osThreadNew(PMT_init, NULL, &PMT_task_attributes);
 8000d90:	4a24      	ldr	r2, [pc, #144]	; (8000e24 <MX_FREERTOS_Init+0x98>)
 8000d92:	2100      	movs	r1, #0
 8000d94:	4824      	ldr	r0, [pc, #144]	; (8000e28 <MX_FREERTOS_Init+0x9c>)
 8000d96:	f011 ff8b 	bl	8012cb0 <osThreadNew>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	4a23      	ldr	r2, [pc, #140]	; (8000e2c <MX_FREERTOS_Init+0xa0>)
 8000d9e:	6013      	str	r3, [r2, #0]

  /* creation of ERPA_task */
  ERPA_taskHandle = osThreadNew(ERPA_init, NULL, &ERPA_task_attributes);
 8000da0:	4a23      	ldr	r2, [pc, #140]	; (8000e30 <MX_FREERTOS_Init+0xa4>)
 8000da2:	2100      	movs	r1, #0
 8000da4:	4823      	ldr	r0, [pc, #140]	; (8000e34 <MX_FREERTOS_Init+0xa8>)
 8000da6:	f011 ff83 	bl	8012cb0 <osThreadNew>
 8000daa:	4603      	mov	r3, r0
 8000dac:	4a22      	ldr	r2, [pc, #136]	; (8000e38 <MX_FREERTOS_Init+0xac>)
 8000dae:	6013      	str	r3, [r2, #0]

  /* creation of HK_task */
  HK_taskHandle = osThreadNew(HK_init, NULL, &HK_task_attributes);
 8000db0:	4a22      	ldr	r2, [pc, #136]	; (8000e3c <MX_FREERTOS_Init+0xb0>)
 8000db2:	2100      	movs	r1, #0
 8000db4:	4822      	ldr	r0, [pc, #136]	; (8000e40 <MX_FREERTOS_Init+0xb4>)
 8000db6:	f011 ff7b 	bl	8012cb0 <osThreadNew>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	4a21      	ldr	r2, [pc, #132]	; (8000e44 <MX_FREERTOS_Init+0xb8>)
 8000dbe:	6013      	str	r3, [r2, #0]

  /* creation of AUTOINIT_task */
  AUTOINIT_taskHandle = osThreadNew(AUTOINIT_init, NULL, &AUTOINIT_task_attributes);
 8000dc0:	4a21      	ldr	r2, [pc, #132]	; (8000e48 <MX_FREERTOS_Init+0xbc>)
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	4821      	ldr	r0, [pc, #132]	; (8000e4c <MX_FREERTOS_Init+0xc0>)
 8000dc6:	f011 ff73 	bl	8012cb0 <osThreadNew>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	4a20      	ldr	r2, [pc, #128]	; (8000e50 <MX_FREERTOS_Init+0xc4>)
 8000dce:	6013      	str	r3, [r2, #0]

  /* creation of AUTODEINIT_task */
  AUTODEINIT_taskHandle = osThreadNew(AUTODEINIT_init, NULL, &AUTODEINIT_task_attributes);
 8000dd0:	4a20      	ldr	r2, [pc, #128]	; (8000e54 <MX_FREERTOS_Init+0xc8>)
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	4820      	ldr	r0, [pc, #128]	; (8000e58 <MX_FREERTOS_Init+0xcc>)
 8000dd6:	f011 ff6b 	bl	8012cb0 <osThreadNew>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	4a1f      	ldr	r2, [pc, #124]	; (8000e5c <MX_FREERTOS_Init+0xd0>)
 8000dde:	6013      	str	r3, [r2, #0]

  /* creation of Voltage_Monitor */
  Voltage_MonitorHandle = osThreadNew(Voltage_Monitor_init, NULL, &Voltage_Monitor_attributes);
 8000de0:	4a1f      	ldr	r2, [pc, #124]	; (8000e60 <MX_FREERTOS_Init+0xd4>)
 8000de2:	2100      	movs	r1, #0
 8000de4:	481f      	ldr	r0, [pc, #124]	; (8000e64 <MX_FREERTOS_Init+0xd8>)
 8000de6:	f011 ff63 	bl	8012cb0 <osThreadNew>
 8000dea:	4603      	mov	r3, r0
 8000dec:	4a1e      	ldr	r2, [pc, #120]	; (8000e68 <MX_FREERTOS_Init+0xdc>)
 8000dee:	6013      	str	r3, [r2, #0]

  /* creation of STOP_task */
  STOP_taskHandle = osThreadNew(STOP_init, NULL, &STOP_task_attributes);
 8000df0:	4a1e      	ldr	r2, [pc, #120]	; (8000e6c <MX_FREERTOS_Init+0xe0>)
 8000df2:	2100      	movs	r1, #0
 8000df4:	481e      	ldr	r0, [pc, #120]	; (8000e70 <MX_FREERTOS_Init+0xe4>)
 8000df6:	f011 ff5b 	bl	8012cb0 <osThreadNew>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	4a1d      	ldr	r2, [pc, #116]	; (8000e74 <MX_FREERTOS_Init+0xe8>)
 8000dfe:	6013      	str	r3, [r2, #0]

  /* creation of Science_task */
  Science_taskHandle = osThreadNew(Science_init, NULL, &Science_task_attributes);
 8000e00:	4a1d      	ldr	r2, [pc, #116]	; (8000e78 <MX_FREERTOS_Init+0xec>)
 8000e02:	2100      	movs	r1, #0
 8000e04:	481d      	ldr	r0, [pc, #116]	; (8000e7c <MX_FREERTOS_Init+0xf0>)
 8000e06:	f011 ff53 	bl	8012cb0 <osThreadNew>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	4a1c      	ldr	r2, [pc, #112]	; (8000e80 <MX_FREERTOS_Init+0xf4>)
 8000e0e:	6013      	str	r3, [r2, #0]

  /* creation of Idle_task */
  Idle_taskHandle = osThreadNew(Idle_init, NULL, &Idle_task_attributes);
 8000e10:	4a1c      	ldr	r2, [pc, #112]	; (8000e84 <MX_FREERTOS_Init+0xf8>)
 8000e12:	2100      	movs	r1, #0
 8000e14:	481c      	ldr	r0, [pc, #112]	; (8000e88 <MX_FREERTOS_Init+0xfc>)
 8000e16:	f011 ff4b 	bl	8012cb0 <osThreadNew>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	4a1b      	ldr	r2, [pc, #108]	; (8000e8c <MX_FREERTOS_Init+0x100>)
 8000e1e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000e20:	bf00      	nop
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	08016cd8 	.word	0x08016cd8
 8000e28:	08000e91 	.word	0x08000e91
 8000e2c:	24000360 	.word	0x24000360
 8000e30:	08016cfc 	.word	0x08016cfc
 8000e34:	08000eb9 	.word	0x08000eb9
 8000e38:	240005c0 	.word	0x240005c0
 8000e3c:	08016d20 	.word	0x08016d20
 8000e40:	08000ee1 	.word	0x08000ee1
 8000e44:	24000820 	.word	0x24000820
 8000e48:	08016d44 	.word	0x08016d44
 8000e4c:	08000f09 	.word	0x08000f09
 8000e50:	24000a80 	.word	0x24000a80
 8000e54:	08016d68 	.word	0x08016d68
 8000e58:	08000f81 	.word	0x08000f81
 8000e5c:	24000ce0 	.word	0x24000ce0
 8000e60:	08016d8c 	.word	0x08016d8c
 8000e64:	08000ff9 	.word	0x08000ff9
 8000e68:	24000f40 	.word	0x24000f40
 8000e6c:	08016db0 	.word	0x08016db0
 8000e70:	080010a5 	.word	0x080010a5
 8000e74:	240011a0 	.word	0x240011a0
 8000e78:	08016dd4 	.word	0x08016dd4
 8000e7c:	080010d5 	.word	0x080010d5
 8000e80:	24001400 	.word	0x24001400
 8000e84:	08016df8 	.word	0x08016df8
 8000e88:	0800119d 	.word	0x0800119d
 8000e8c:	24001660 	.word	0x24001660

08000e90 <PMT_init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_PMT_init */
void PMT_init(void *argument)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PMT_init */
  /* Infinite loop */
	for (;;) {
		osEventFlagsWait(packet_event_flags, PMT_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8000e98:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <PMT_init+0x24>)
 8000e9a:	6818      	ldr	r0, [r3, #0]
 8000e9c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	f012 f886 	bl	8012fb4 <osEventFlagsWait>

		create_pmt_packet();
 8000ea8:	f001 f984 	bl	80021b4 <create_pmt_packet>

		osThreadYield();
 8000eac:	f011 ff92 	bl	8012dd4 <osThreadYield>
		osEventFlagsWait(packet_event_flags, PMT_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8000eb0:	e7f2      	b.n	8000e98 <PMT_init+0x8>
 8000eb2:	bf00      	nop
 8000eb4:	24001914 	.word	0x24001914

08000eb8 <ERPA_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ERPA_init */
void ERPA_init(void *argument)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ERPA_init */
  /* Infinite loop */
	for (;;) {
		osEventFlagsWait(packet_event_flags, ERPA_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <ERPA_init+0x24>)
 8000ec2:	6818      	ldr	r0, [r3, #0]
 8000ec4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ec8:	2200      	movs	r2, #0
 8000eca:	2102      	movs	r1, #2
 8000ecc:	f012 f872 	bl	8012fb4 <osEventFlagsWait>

		create_erpa_packet();
 8000ed0:	f001 f9b6 	bl	8002240 <create_erpa_packet>

		osThreadYield();
 8000ed4:	f011 ff7e 	bl	8012dd4 <osThreadYield>
		osEventFlagsWait(packet_event_flags, ERPA_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8000ed8:	e7f2      	b.n	8000ec0 <ERPA_init+0x8>
 8000eda:	bf00      	nop
 8000edc:	24001914 	.word	0x24001914

08000ee0 <HK_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_HK_init */
void HK_init(void *argument)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HK_init */
  /* Infinite loop */
	for (;;) {
		osEventFlagsWait(packet_event_flags, HK_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8000ee8:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <HK_init+0x24>)
 8000eea:	6818      	ldr	r0, [r3, #0]
 8000eec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2104      	movs	r1, #4
 8000ef4:	f012 f85e 	bl	8012fb4 <osEventFlagsWait>

		create_hk_packet();
 8000ef8:	f001 fa00 	bl	80022fc <create_hk_packet>

		osThreadYield();
 8000efc:	f011 ff6a 	bl	8012dd4 <osThreadYield>
		osEventFlagsWait(packet_event_flags, HK_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8000f00:	e7f2      	b.n	8000ee8 <HK_init+0x8>
 8000f02:	bf00      	nop
 8000f04:	24001914 	.word	0x24001914

08000f08 <AUTOINIT_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_AUTOINIT_init */
void AUTOINIT_init(void *argument)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AUTOINIT_init */
  /* Infinite loop */
	for (;;) {

		osEventFlagsWait(utility_event_flags, AUTOINIT_FLAG, osFlagsWaitAny, osWaitForever);
 8000f10:	4b19      	ldr	r3, [pc, #100]	; (8000f78 <AUTOINIT_init+0x70>)
 8000f12:	6818      	ldr	r0, [r3, #0]
 8000f14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f18:	2200      	movs	r2, #0
 8000f1a:	2104      	movs	r1, #4
 8000f1c:	f012 f84a 	bl	8012fb4 <osEventFlagsWait>

		// Enabling all voltages from SDN1 to 15V (inclusive)
		for (int i = 0; i < 7; i++) {
 8000f20:	2300      	movs	r3, #0
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	e012      	b.n	8000f4c <AUTOINIT_init+0x44>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_SET);
 8000f26:	4a15      	ldr	r2, [pc, #84]	; (8000f7c <AUTOINIT_init+0x74>)
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000f2e:	4a13      	ldr	r2, [pc, #76]	; (8000f7c <AUTOINIT_init+0x74>)
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	00db      	lsls	r3, r3, #3
 8000f34:	4413      	add	r3, r2
 8000f36:	889b      	ldrh	r3, [r3, #4]
 8000f38:	2201      	movs	r2, #1
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	f008 f8d2 	bl	80090e4 <HAL_GPIO_WritePin>
			osDelay(100);
 8000f40:	2064      	movs	r0, #100	; 0x64
 8000f42:	f011 ff67 	bl	8012e14 <osDelay>
		for (int i = 0; i < 7; i++) {
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	2b06      	cmp	r3, #6
 8000f50:	dde9      	ble.n	8000f26 <AUTOINIT_init+0x1e>
		}

		// Telling rail monitor which rails are now enabled
		for (int i = RAIL_2v5; i <= RAIL_15v; i++){
 8000f52:	2308      	movs	r3, #8
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	e008      	b.n	8000f6a <AUTOINIT_init+0x62>
			set_rail_monitor_enable(i, 1);
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f002 fe6a 	bl	8003c38 <set_rail_monitor_enable>
		for (int i = RAIL_2v5; i <= RAIL_15v; i++){
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	3301      	adds	r3, #1
 8000f68:	60bb      	str	r3, [r7, #8]
 8000f6a:	68bb      	ldr	r3, [r7, #8]
 8000f6c:	2b0d      	cmp	r3, #13
 8000f6e:	ddf3      	ble.n	8000f58 <AUTOINIT_init+0x50>
		}
		osThreadYield();
 8000f70:	f011 ff30 	bl	8012dd4 <osThreadYield>
		osEventFlagsWait(utility_event_flags, AUTOINIT_FLAG, osFlagsWaitAny, osWaitForever);
 8000f74:	e7cc      	b.n	8000f10 <AUTOINIT_init+0x8>
 8000f76:	bf00      	nop
 8000f78:	24001918 	.word	0x24001918
 8000f7c:	08016e1c 	.word	0x08016e1c

08000f80 <AUTODEINIT_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_AUTODEINIT_init */
void AUTODEINIT_init(void *argument)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AUTODEINIT_init */
  /* Infinite loop */
	for (;;) {

		osEventFlagsWait(utility_event_flags, AUTODEINIT_FLAG, osFlagsWaitAny, osWaitForever);
 8000f88:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <AUTODEINIT_init+0x70>)
 8000f8a:	6818      	ldr	r0, [r3, #0]
 8000f8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f90:	2200      	movs	r2, #0
 8000f92:	2108      	movs	r1, #8
 8000f94:	f012 f80e 	bl	8012fb4 <osEventFlagsWait>

		// Telling rail monitor which rails are now disabled
		for (int i = RAIL_15v; i >= RAIL_2v5; i--){
 8000f98:	230d      	movs	r3, #13
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	e008      	b.n	8000fb0 <AUTODEINIT_init+0x30>
			set_rail_monitor_enable(i, 0);
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f002 fe47 	bl	8003c38 <set_rail_monitor_enable>
		for (int i = RAIL_15v; i >= RAIL_2v5; i--){
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	3b01      	subs	r3, #1
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	2b07      	cmp	r3, #7
 8000fb4:	dcf3      	bgt.n	8000f9e <AUTODEINIT_init+0x1e>
		}

		// Disabling all voltages from 15V to SDN1 (inclusive)
		for (int i = 6; i >= 0; i--) {
 8000fb6:	2306      	movs	r3, #6
 8000fb8:	60bb      	str	r3, [r7, #8]
 8000fba:	e012      	b.n	8000fe2 <AUTODEINIT_init+0x62>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_RESET);
 8000fbc:	4a0d      	ldr	r2, [pc, #52]	; (8000ff4 <AUTODEINIT_init+0x74>)
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000fc4:	4a0b      	ldr	r2, [pc, #44]	; (8000ff4 <AUTODEINIT_init+0x74>)
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	00db      	lsls	r3, r3, #3
 8000fca:	4413      	add	r3, r2
 8000fcc:	889b      	ldrh	r3, [r3, #4]
 8000fce:	2200      	movs	r2, #0
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	f008 f887 	bl	80090e4 <HAL_GPIO_WritePin>
			osDelay(100);
 8000fd6:	2064      	movs	r0, #100	; 0x64
 8000fd8:	f011 ff1c 	bl	8012e14 <osDelay>
		for (int i = 6; i >= 0; i--) {
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	60bb      	str	r3, [r7, #8]
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	dae9      	bge.n	8000fbc <AUTODEINIT_init+0x3c>
		}


		osThreadYield();
 8000fe8:	f011 fef4 	bl	8012dd4 <osThreadYield>
		osEventFlagsWait(utility_event_flags, AUTODEINIT_FLAG, osFlagsWaitAny, osWaitForever);
 8000fec:	e7cc      	b.n	8000f88 <AUTODEINIT_init+0x8>
 8000fee:	bf00      	nop
 8000ff0:	24001918 	.word	0x24001918
 8000ff4:	08016e1c 	.word	0x08016e1c

08000ff8 <Voltage_Monitor_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Voltage_Monitor_init */
void Voltage_Monitor_init(void *argument)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Voltage_Monitor_init */
	VOLTAGE_RAIL *rail_monitor_ptr;
  /* Infinite loop */
  for(;;)
  {
	  osEventFlagsWait(utility_event_flags, VOLTAGE_MONITOR_FLAG_ID, osFlagsWaitAny,
 8001000:	4b27      	ldr	r3, [pc, #156]	; (80010a0 <Voltage_Monitor_init+0xa8>)
 8001002:	6818      	ldr	r0, [r3, #0]
 8001004:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001008:	2200      	movs	r2, #0
 800100a:	2101      	movs	r1, #1
 800100c:	f011 ffd2 	bl	8012fb4 <osEventFlagsWait>
	  		osWaitForever);

	  set_rail_monitor();
 8001010:	f002 fe3c 	bl	8003c8c <set_rail_monitor>

	  rail_monitor_ptr = get_rail_monitor();
 8001014:	f002 fe30 	bl	8003c78 <get_rail_monitor>
 8001018:	60b8      	str	r0, [r7, #8]

		// Iterate through all voltage rails
		for (int i = 0; i < NUM_VOLTAGE_RAILS; i++){
 800101a:	2300      	movs	r3, #0
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	e03b      	b.n	8001098 <Voltage_Monitor_init+0xa0>
			if (rail_monitor_ptr[i].is_enabled){
 8001020:	68fa      	ldr	r2, [r7, #12]
 8001022:	4613      	mov	r3, r2
 8001024:	009b      	lsls	r3, r3, #2
 8001026:	4413      	add	r3, r2
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	461a      	mov	r2, r3
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	4413      	add	r3, r2
 8001030:	789b      	ldrb	r3, [r3, #2]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d02d      	beq.n	8001092 <Voltage_Monitor_init+0x9a>
				// If current rail is not in range...
				if (!in_range(rail_monitor_ptr[i].data, rail_monitor_ptr[i].min_voltage, rail_monitor_ptr[i].max_voltage)){
 8001036:	68fa      	ldr	r2, [r7, #12]
 8001038:	4613      	mov	r3, r2
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	4413      	add	r3, r2
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	461a      	mov	r2, r3
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	4413      	add	r3, r2
 8001046:	8898      	ldrh	r0, [r3, #4]
 8001048:	68fa      	ldr	r2, [r7, #12]
 800104a:	4613      	mov	r3, r2
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	4413      	add	r3, r2
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	461a      	mov	r2, r3
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	4413      	add	r3, r2
 8001058:	891b      	ldrh	r3, [r3, #8]
 800105a:	4619      	mov	r1, r3
 800105c:	68fa      	ldr	r2, [r7, #12]
 800105e:	4613      	mov	r3, r2
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	4413      	add	r3, r2
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	461a      	mov	r2, r3
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	4413      	add	r3, r2
 800106c:	88db      	ldrh	r3, [r3, #6]
 800106e:	461a      	mov	r2, r3
 8001070:	f002 fe6e 	bl	8003d50 <in_range>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d10b      	bne.n	8001092 <Voltage_Monitor_init+0x9a>
					// Increase that rails error count
					rail_monitor_ptr[i].error_count++;
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	4613      	mov	r3, r2
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	4413      	add	r3, r2
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	461a      	mov	r2, r3
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	4413      	add	r3, r2
 800108a:	785a      	ldrb	r2, [r3, #1]
 800108c:	3201      	adds	r2, #1
 800108e:	b2d2      	uxtb	r2, r2
 8001090:	705a      	strb	r2, [r3, #1]
		for (int i = 0; i < NUM_VOLTAGE_RAILS; i++){
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	3301      	adds	r3, #1
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	2b11      	cmp	r3, #17
 800109c:	ddc0      	ble.n	8001020 <Voltage_Monitor_init+0x28>
	  osEventFlagsWait(utility_event_flags, VOLTAGE_MONITOR_FLAG_ID, osFlagsWaitAny,
 800109e:	e7af      	b.n	8001000 <Voltage_Monitor_init+0x8>
 80010a0:	24001918 	.word	0x24001918

080010a4 <STOP_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_STOP_init */
void STOP_init(void *argument)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN STOP_init */
  /* Infinite loop */
  for(;;)
  {
	  osEventFlagsWait(utility_event_flags, STOP_FLAG, osFlagsWaitAny,osWaitForever);
 80010ac:	4b08      	ldr	r3, [pc, #32]	; (80010d0 <STOP_init+0x2c>)
 80010ae:	6818      	ldr	r0, [r3, #0]
 80010b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010b4:	2200      	movs	r2, #0
 80010b6:	2102      	movs	r1, #2
 80010b8:	f011 ff7c 	bl	8012fb4 <osEventFlagsWait>
	  osEventFlagsClear(utility_event_flags, STOP_FLAG);
 80010bc:	4b04      	ldr	r3, [pc, #16]	; (80010d0 <STOP_init+0x2c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	2102      	movs	r1, #2
 80010c2:	4618      	mov	r0, r3
 80010c4:	f011 ff44 	bl	8012f50 <osEventFlagsClear>

	  enter_stop();
 80010c8:	f001 f850 	bl	800216c <enter_stop>
	  osEventFlagsWait(utility_event_flags, STOP_FLAG, osFlagsWaitAny,osWaitForever);
 80010cc:	e7ee      	b.n	80010ac <STOP_init+0x8>
 80010ce:	bf00      	nop
 80010d0:	24001918 	.word	0x24001918

080010d4 <Science_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Science_init */
void Science_init(void *argument)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af02      	add	r7, sp, #8
 80010da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Science_init */

	/* Infinite loop */
  for(;;)
  {
		osEventFlagsWait(mode_event_flags, SCIENCE_FLAG, osFlagsWaitAny, osWaitForever);
 80010dc:	4b27      	ldr	r3, [pc, #156]	; (800117c <Science_init+0xa8>)
 80010de:	6818      	ldr	r0, [r3, #0]
 80010e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010e4:	2200      	movs	r2, #0
 80010e6:	2101      	movs	r1, #1
 80010e8:	f011 ff64 	bl	8012fb4 <osEventFlagsWait>

		// Enabling all voltages
		for (int i = 0; i < 9; i++) {
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	e012      	b.n	8001118 <Science_init+0x44>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_SET);
 80010f2:	4a23      	ldr	r2, [pc, #140]	; (8001180 <Science_init+0xac>)
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80010fa:	4a21      	ldr	r2, [pc, #132]	; (8001180 <Science_init+0xac>)
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	00db      	lsls	r3, r3, #3
 8001100:	4413      	add	r3, r2
 8001102:	889b      	ldrh	r3, [r3, #4]
 8001104:	2201      	movs	r2, #1
 8001106:	4619      	mov	r1, r3
 8001108:	f007 ffec 	bl	80090e4 <HAL_GPIO_WritePin>
			osDelay(200);
 800110c:	20c8      	movs	r0, #200	; 0xc8
 800110e:	f011 fe81 	bl	8012e14 <osDelay>
		for (int i = 0; i < 9; i++) {
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	3301      	adds	r3, #1
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	2b08      	cmp	r3, #8
 800111c:	dde9      	ble.n	80010f2 <Science_init+0x1e>
		}

		// Telling rail monitor which voltages are now enabled
		for (int i = RAIL_2v5; i <= RAIL_n800v; i++) {
 800111e:	2308      	movs	r3, #8
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	e008      	b.n	8001136 <Science_init+0x62>
			set_rail_monitor_enable(i, 1);
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	b2db      	uxtb	r3, r3
 8001128:	2101      	movs	r1, #1
 800112a:	4618      	mov	r0, r3
 800112c:	f002 fd84 	bl	8003c38 <set_rail_monitor_enable>
		for (int i = RAIL_2v5; i <= RAIL_n800v; i++) {
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	3301      	adds	r3, #1
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	2b10      	cmp	r3, #16
 800113a:	ddf3      	ble.n	8001124 <Science_init+0x50>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800113c:	b672      	cpsid	i
}
 800113e:	bf00      	nop
		}

		__disable_irq();

		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, DAC_OUT, 32, DAC_ALIGN_12B_R);	// Enable auto sweep (doesn't start until ERPA timer is started)
 8001140:	2300      	movs	r3, #0
 8001142:	9300      	str	r3, [sp, #0]
 8001144:	2320      	movs	r3, #32
 8001146:	4a0f      	ldr	r2, [pc, #60]	; (8001184 <Science_init+0xb0>)
 8001148:	2100      	movs	r1, #0
 800114a:	480f      	ldr	r0, [pc, #60]	; (8001188 <Science_init+0xb4>)
 800114c:	f004 fc2e 	bl	80059ac <HAL_DAC_Start_DMA>
		HK_ENABLED = 1;
 8001150:	4b0e      	ldr	r3, [pc, #56]	; (800118c <Science_init+0xb8>)
 8001152:	2201      	movs	r2, #1
 8001154:	701a      	strb	r2, [r3, #0]
		uptime_millis = 0;
 8001156:	4b0e      	ldr	r3, [pc, #56]	; (8001190 <Science_init+0xbc>)
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
		reset_packet_sequence_numbers();
 800115c:	f001 fa1c 	bl	8002598 <reset_packet_sequence_numbers>
		HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);			// ERPA packet on
 8001160:	210c      	movs	r1, #12
 8001162:	480c      	ldr	r0, [pc, #48]	; (8001194 <Science_init+0xc0>)
 8001164:	f00d fbc2 	bl	800e8ec <HAL_TIM_OC_Start_IT>
		HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);			// PMT packet on
 8001168:	2100      	movs	r1, #0
 800116a:	480b      	ldr	r0, [pc, #44]	; (8001198 <Science_init+0xc4>)
 800116c:	f00d fbbe 	bl	800e8ec <HAL_TIM_OC_Start_IT>
  __ASM volatile ("cpsie i" : : : "memory");
 8001170:	b662      	cpsie	i
}
 8001172:	bf00      	nop

		__enable_irq();

		// Yield thread control
		osThreadYield();
 8001174:	f011 fe2e 	bl	8012dd4 <osThreadYield>
		osEventFlagsWait(mode_event_flags, SCIENCE_FLAG, osFlagsWaitAny, osWaitForever);
 8001178:	e7b0      	b.n	80010dc <Science_init+0x8>
 800117a:	bf00      	nop
 800117c:	2400191c 	.word	0x2400191c
 8001180:	08016e1c 	.word	0x08016e1c
 8001184:	24000000 	.word	0x24000000
 8001188:	240002d4 	.word	0x240002d4
 800118c:	24001960 	.word	0x24001960
 8001190:	24001964 	.word	0x24001964
 8001194:	24001b74 	.word	0x24001b74
 8001198:	24001b28 	.word	0x24001b28

0800119c <Idle_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Idle_init */
void Idle_init(void *argument)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Idle_init */

  /* Infinite loop */
  for(;;)
  {
		osEventFlagsWait(mode_event_flags, IDLE_FLAG, osFlagsWaitAny, osWaitForever);
 80011a4:	4b20      	ldr	r3, [pc, #128]	; (8001228 <Idle_init+0x8c>)
 80011a6:	6818      	ldr	r0, [r3, #0]
 80011a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011ac:	2200      	movs	r2, #0
 80011ae:	2102      	movs	r1, #2
 80011b0:	f011 ff00 	bl	8012fb4 <osEventFlagsWait>


		HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_4);			// ERPA packet off
 80011b4:	210c      	movs	r1, #12
 80011b6:	481d      	ldr	r0, [pc, #116]	; (800122c <Idle_init+0x90>)
 80011b8:	f00d fcf2 	bl	800eba0 <HAL_TIM_OC_Stop_IT>
		HAL_TIM_OC_Stop_IT(&htim1, TIM_CHANNEL_1);			// PMT packet off
 80011bc:	2100      	movs	r1, #0
 80011be:	481c      	ldr	r0, [pc, #112]	; (8001230 <Idle_init+0x94>)
 80011c0:	f00d fcee 	bl	800eba0 <HAL_TIM_OC_Stop_IT>
		HK_ENABLED = 0;
 80011c4:	4b1b      	ldr	r3, [pc, #108]	; (8001234 <Idle_init+0x98>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	701a      	strb	r2, [r3, #0]
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);			// Disable auto sweep
 80011ca:	2100      	movs	r1, #0
 80011cc:	481a      	ldr	r0, [pc, #104]	; (8001238 <Idle_init+0x9c>)
 80011ce:	f004 fcad 	bl	8005b2c <HAL_DAC_Stop_DMA>

		// Telling rail monitor which voltages are now disabled
		for (int i = RAIL_n800v; i >= RAIL_2v5; i--) {
 80011d2:	2310      	movs	r3, #16
 80011d4:	60fb      	str	r3, [r7, #12]
 80011d6:	e008      	b.n	80011ea <Idle_init+0x4e>
			set_rail_monitor_enable(i, 0);
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	2100      	movs	r1, #0
 80011de:	4618      	mov	r0, r3
 80011e0:	f002 fd2a 	bl	8003c38 <set_rail_monitor_enable>
		for (int i = RAIL_n800v; i >= RAIL_2v5; i--) {
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	3b01      	subs	r3, #1
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	2b07      	cmp	r3, #7
 80011ee:	dcf3      	bgt.n	80011d8 <Idle_init+0x3c>
		}

		// Disabling all voltages
		for (int i = 8; i >= 0; i--) {
 80011f0:	2308      	movs	r3, #8
 80011f2:	60bb      	str	r3, [r7, #8]
 80011f4:	e012      	b.n	800121c <Idle_init+0x80>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_RESET);
 80011f6:	4a11      	ldr	r2, [pc, #68]	; (800123c <Idle_init+0xa0>)
 80011f8:	68bb      	ldr	r3, [r7, #8]
 80011fa:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80011fe:	4a0f      	ldr	r2, [pc, #60]	; (800123c <Idle_init+0xa0>)
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	00db      	lsls	r3, r3, #3
 8001204:	4413      	add	r3, r2
 8001206:	889b      	ldrh	r3, [r3, #4]
 8001208:	2200      	movs	r2, #0
 800120a:	4619      	mov	r1, r3
 800120c:	f007 ff6a 	bl	80090e4 <HAL_GPIO_WritePin>
			osDelay(200);
 8001210:	20c8      	movs	r0, #200	; 0xc8
 8001212:	f011 fdff 	bl	8012e14 <osDelay>
		for (int i = 8; i >= 0; i--) {
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	3b01      	subs	r3, #1
 800121a:	60bb      	str	r3, [r7, #8]
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	2b00      	cmp	r3, #0
 8001220:	dae9      	bge.n	80011f6 <Idle_init+0x5a>
		}

		// Yield thread control
		osThreadYield();
 8001222:	f011 fdd7 	bl	8012dd4 <osThreadYield>
		osEventFlagsWait(mode_event_flags, IDLE_FLAG, osFlagsWaitAny, osWaitForever);
 8001226:	e7bd      	b.n	80011a4 <Idle_init+0x8>
 8001228:	2400191c 	.word	0x2400191c
 800122c:	24001b74 	.word	0x24001b74
 8001230:	24001b28 	.word	0x24001b28
 8001234:	24001960 	.word	0x24001960
 8001238:	240002d4 	.word	0x240002d4
 800123c:	08016e1c 	.word	0x08016e1c

08001240 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08a      	sub	sp, #40	; 0x28
 8001244:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001246:	f107 0314 	add.w	r3, r7, #20
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
 8001254:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001256:	4b34      	ldr	r3, [pc, #208]	; (8001328 <MX_GPIO_Init+0xe8>)
 8001258:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800125c:	4a32      	ldr	r2, [pc, #200]	; (8001328 <MX_GPIO_Init+0xe8>)
 800125e:	f043 0304 	orr.w	r3, r3, #4
 8001262:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001266:	4b30      	ldr	r3, [pc, #192]	; (8001328 <MX_GPIO_Init+0xe8>)
 8001268:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800126c:	f003 0304 	and.w	r3, r3, #4
 8001270:	613b      	str	r3, [r7, #16]
 8001272:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001274:	4b2c      	ldr	r3, [pc, #176]	; (8001328 <MX_GPIO_Init+0xe8>)
 8001276:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800127a:	4a2b      	ldr	r2, [pc, #172]	; (8001328 <MX_GPIO_Init+0xe8>)
 800127c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001280:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001284:	4b28      	ldr	r3, [pc, #160]	; (8001328 <MX_GPIO_Init+0xe8>)
 8001286:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800128a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800128e:	60fb      	str	r3, [r7, #12]
 8001290:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001292:	4b25      	ldr	r3, [pc, #148]	; (8001328 <MX_GPIO_Init+0xe8>)
 8001294:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001298:	4a23      	ldr	r2, [pc, #140]	; (8001328 <MX_GPIO_Init+0xe8>)
 800129a:	f043 0301 	orr.w	r3, r3, #1
 800129e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012a2:	4b21      	ldr	r3, [pc, #132]	; (8001328 <MX_GPIO_Init+0xe8>)
 80012a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012a8:	f003 0301 	and.w	r3, r3, #1
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b0:	4b1d      	ldr	r3, [pc, #116]	; (8001328 <MX_GPIO_Init+0xe8>)
 80012b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012b6:	4a1c      	ldr	r2, [pc, #112]	; (8001328 <MX_GPIO_Init+0xe8>)
 80012b8:	f043 0302 	orr.w	r3, r3, #2
 80012bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012c0:	4b19      	ldr	r3, [pc, #100]	; (8001328 <MX_GPIO_Init+0xe8>)
 80012c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	607b      	str	r3, [r7, #4]
 80012cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80012ce:	2200      	movs	r2, #0
 80012d0:	f44f 511f 	mov.w	r1, #10176	; 0x27c0
 80012d4:	4815      	ldr	r0, [pc, #84]	; (800132c <MX_GPIO_Init+0xec>)
 80012d6:	f007 ff05 	bl	80090e4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80012da:	2200      	movs	r2, #0
 80012dc:	2164      	movs	r1, #100	; 0x64
 80012de:	4814      	ldr	r0, [pc, #80]	; (8001330 <MX_GPIO_Init+0xf0>)
 80012e0:	f007 ff00 	bl	80090e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC6 PC7 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80012e4:	f44f 531f 	mov.w	r3, #10176	; 0x27c0
 80012e8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ea:	2301      	movs	r3, #1
 80012ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012ee:	2302      	movs	r3, #2
 80012f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f2:	2300      	movs	r3, #0
 80012f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f6:	f107 0314 	add.w	r3, r7, #20
 80012fa:	4619      	mov	r1, r3
 80012fc:	480b      	ldr	r0, [pc, #44]	; (800132c <MX_GPIO_Init+0xec>)
 80012fe:	f007 fd29 	bl	8008d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001302:	2364      	movs	r3, #100	; 0x64
 8001304:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001306:	2301      	movs	r3, #1
 8001308:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800130a:	2302      	movs	r3, #2
 800130c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130e:	2300      	movs	r3, #0
 8001310:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001312:	f107 0314 	add.w	r3, r7, #20
 8001316:	4619      	mov	r1, r3
 8001318:	4805      	ldr	r0, [pc, #20]	; (8001330 <MX_GPIO_Init+0xf0>)
 800131a:	f007 fd1b 	bl	8008d54 <HAL_GPIO_Init>

}
 800131e:	bf00      	nop
 8001320:	3728      	adds	r7, #40	; 0x28
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	58024400 	.word	0x58024400
 800132c:	58020800 	.word	0x58020800
 8001330:	58020400 	.word	0x58020400

08001334 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001338:	4b1c      	ldr	r3, [pc, #112]	; (80013ac <MX_I2C1_Init+0x78>)
 800133a:	4a1d      	ldr	r2, [pc, #116]	; (80013b0 <MX_I2C1_Init+0x7c>)
 800133c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00100517;
 800133e:	4b1b      	ldr	r3, [pc, #108]	; (80013ac <MX_I2C1_Init+0x78>)
 8001340:	4a1c      	ldr	r2, [pc, #112]	; (80013b4 <MX_I2C1_Init+0x80>)
 8001342:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001344:	4b19      	ldr	r3, [pc, #100]	; (80013ac <MX_I2C1_Init+0x78>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800134a:	4b18      	ldr	r3, [pc, #96]	; (80013ac <MX_I2C1_Init+0x78>)
 800134c:	2201      	movs	r2, #1
 800134e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001350:	4b16      	ldr	r3, [pc, #88]	; (80013ac <MX_I2C1_Init+0x78>)
 8001352:	2200      	movs	r2, #0
 8001354:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001356:	4b15      	ldr	r3, [pc, #84]	; (80013ac <MX_I2C1_Init+0x78>)
 8001358:	2200      	movs	r2, #0
 800135a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800135c:	4b13      	ldr	r3, [pc, #76]	; (80013ac <MX_I2C1_Init+0x78>)
 800135e:	2200      	movs	r2, #0
 8001360:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001362:	4b12      	ldr	r3, [pc, #72]	; (80013ac <MX_I2C1_Init+0x78>)
 8001364:	2200      	movs	r2, #0
 8001366:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001368:	4b10      	ldr	r3, [pc, #64]	; (80013ac <MX_I2C1_Init+0x78>)
 800136a:	2200      	movs	r2, #0
 800136c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800136e:	480f      	ldr	r0, [pc, #60]	; (80013ac <MX_I2C1_Init+0x78>)
 8001370:	f007 fed2 	bl	8009118 <HAL_I2C_Init>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800137a:	f000 ff15 	bl	80021a8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800137e:	2100      	movs	r1, #0
 8001380:	480a      	ldr	r0, [pc, #40]	; (80013ac <MX_I2C1_Init+0x78>)
 8001382:	f008 fc19 	bl	8009bb8 <HAL_I2CEx_ConfigAnalogFilter>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800138c:	f000 ff0c 	bl	80021a8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001390:	2100      	movs	r1, #0
 8001392:	4806      	ldr	r0, [pc, #24]	; (80013ac <MX_I2C1_Init+0x78>)
 8001394:	f008 fc5b 	bl	8009c4e <HAL_I2CEx_ConfigDigitalFilter>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800139e:	f000 ff03 	bl	80021a8 <Error_Handler>
  }

  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 80013a2:	2001      	movs	r0, #1
 80013a4:	f008 fca0 	bl	8009ce8 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013a8:	bf00      	nop
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	240018c0 	.word	0x240018c0
 80013b0:	40005400 	.word	0x40005400
 80013b4:	00100517 	.word	0x00100517

080013b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b0ba      	sub	sp, #232	; 0xe8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013d0:	f107 0310 	add.w	r3, r7, #16
 80013d4:	22c0      	movs	r2, #192	; 0xc0
 80013d6:	2100      	movs	r1, #0
 80013d8:	4618      	mov	r0, r3
 80013da:	f014 fe37 	bl	801604c <memset>
  if(i2cHandle->Instance==I2C1)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a27      	ldr	r2, [pc, #156]	; (8001480 <HAL_I2C_MspInit+0xc8>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d146      	bne.n	8001476 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80013e8:	f04f 0208 	mov.w	r2, #8
 80013ec:	f04f 0300 	mov.w	r3, #0
 80013f0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80013f4:	2300      	movs	r3, #0
 80013f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013fa:	f107 0310 	add.w	r3, r7, #16
 80013fe:	4618      	mov	r0, r3
 8001400:	f009 fd34 	bl	800ae6c <HAL_RCCEx_PeriphCLKConfig>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800140a:	f000 fecd 	bl	80021a8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800140e:	4b1d      	ldr	r3, [pc, #116]	; (8001484 <HAL_I2C_MspInit+0xcc>)
 8001410:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001414:	4a1b      	ldr	r2, [pc, #108]	; (8001484 <HAL_I2C_MspInit+0xcc>)
 8001416:	f043 0302 	orr.w	r3, r3, #2
 800141a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800141e:	4b19      	ldr	r3, [pc, #100]	; (8001484 <HAL_I2C_MspInit+0xcc>)
 8001420:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800142c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001430:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001434:	2312      	movs	r3, #18
 8001436:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001440:	2300      	movs	r3, #0
 8001442:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001446:	2304      	movs	r3, #4
 8001448:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800144c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001450:	4619      	mov	r1, r3
 8001452:	480d      	ldr	r0, [pc, #52]	; (8001488 <HAL_I2C_MspInit+0xd0>)
 8001454:	f007 fc7e 	bl	8008d54 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001458:	4b0a      	ldr	r3, [pc, #40]	; (8001484 <HAL_I2C_MspInit+0xcc>)
 800145a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800145e:	4a09      	ldr	r2, [pc, #36]	; (8001484 <HAL_I2C_MspInit+0xcc>)
 8001460:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001464:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001468:	4b06      	ldr	r3, [pc, #24]	; (8001484 <HAL_I2C_MspInit+0xcc>)
 800146a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800146e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001472:	60bb      	str	r3, [r7, #8]
 8001474:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001476:	bf00      	nop
 8001478:	37e8      	adds	r7, #232	; 0xe8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40005400 	.word	0x40005400
 8001484:	58024400 	.word	0x58024400
 8001488:	58020400 	.word	0x58020400

0800148c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001490:	f3bf 8f4f 	dsb	sy
}
 8001494:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001496:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <__NVIC_SystemReset+0x24>)
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800149e:	4904      	ldr	r1, [pc, #16]	; (80014b0 <__NVIC_SystemReset+0x24>)
 80014a0:	4b04      	ldr	r3, [pc, #16]	; (80014b4 <__NVIC_SystemReset+0x28>)
 80014a2:	4313      	orrs	r3, r2
 80014a4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80014a6:	f3bf 8f4f 	dsb	sy
}
 80014aa:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80014ac:	bf00      	nop
 80014ae:	e7fd      	b.n	80014ac <__NVIC_SystemReset+0x20>
 80014b0:	e000ed00 	.word	0xe000ed00
 80014b4:	05fa0004 	.word	0x05fa0004

080014b8 <HAL_TIM_OC_DelayElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	4a1e      	ldr	r2, [pc, #120]	; (800153c <HAL_TIM_OC_DelayElapsedCallback+0x84>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d106      	bne.n	80014d6 <HAL_TIM_OC_DelayElapsedCallback+0x1e>
		osEventFlagsSet(packet_event_flags, PMT_FLAG_ID);
 80014c8:	4b1d      	ldr	r3, [pc, #116]	; (8001540 <HAL_TIM_OC_DelayElapsedCallback+0x88>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2101      	movs	r1, #1
 80014ce:	4618      	mov	r0, r3
 80014d0:	f011 fcfa 	bl	8012ec8 <osEventFlagsSet>
		HK_100_ms_counter++;

	} else {
		printf("Unknown Timer Interrupt\n");
	}
}
 80014d4:	e02d      	b.n	8001532 <HAL_TIM_OC_DelayElapsedCallback+0x7a>
	else if (htim == &htim2) {
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a1a      	ldr	r2, [pc, #104]	; (8001544 <HAL_TIM_OC_DelayElapsedCallback+0x8c>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d126      	bne.n	800152c <HAL_TIM_OC_DelayElapsedCallback+0x74>
		osEventFlagsSet(packet_event_flags, ERPA_FLAG_ID);
 80014de:	4b18      	ldr	r3, [pc, #96]	; (8001540 <HAL_TIM_OC_DelayElapsedCallback+0x88>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2102      	movs	r1, #2
 80014e4:	4618      	mov	r0, r3
 80014e6:	f011 fcef 	bl	8012ec8 <osEventFlagsSet>
		if (HK_100_ms_counter == 32) {
 80014ea:	4b17      	ldr	r3, [pc, #92]	; (8001548 <HAL_TIM_OC_DelayElapsedCallback+0x90>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b20      	cmp	r3, #32
 80014f2:	d113      	bne.n	800151c <HAL_TIM_OC_DelayElapsedCallback+0x64>
			osEventFlagsSet(utility_event_flags, VOLTAGE_MONITOR_FLAG_ID);
 80014f4:	4b15      	ldr	r3, [pc, #84]	; (800154c <HAL_TIM_OC_DelayElapsedCallback+0x94>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2101      	movs	r1, #1
 80014fa:	4618      	mov	r0, r3
 80014fc:	f011 fce4 	bl	8012ec8 <osEventFlagsSet>
			if (HK_ENABLED){
 8001500:	4b13      	ldr	r3, [pc, #76]	; (8001550 <HAL_TIM_OC_DelayElapsedCallback+0x98>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b00      	cmp	r3, #0
 8001508:	d005      	beq.n	8001516 <HAL_TIM_OC_DelayElapsedCallback+0x5e>
				osEventFlagsSet(packet_event_flags, HK_FLAG_ID);
 800150a:	4b0d      	ldr	r3, [pc, #52]	; (8001540 <HAL_TIM_OC_DelayElapsedCallback+0x88>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2104      	movs	r1, #4
 8001510:	4618      	mov	r0, r3
 8001512:	f011 fcd9 	bl	8012ec8 <osEventFlagsSet>
			HK_100_ms_counter = 0;
 8001516:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <HAL_TIM_OC_DelayElapsedCallback+0x90>)
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
		HK_100_ms_counter++;
 800151c:	4b0a      	ldr	r3, [pc, #40]	; (8001548 <HAL_TIM_OC_DelayElapsedCallback+0x90>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	3301      	adds	r3, #1
 8001524:	b2da      	uxtb	r2, r3
 8001526:	4b08      	ldr	r3, [pc, #32]	; (8001548 <HAL_TIM_OC_DelayElapsedCallback+0x90>)
 8001528:	701a      	strb	r2, [r3, #0]
}
 800152a:	e002      	b.n	8001532 <HAL_TIM_OC_DelayElapsedCallback+0x7a>
		printf("Unknown Timer Interrupt\n");
 800152c:	4809      	ldr	r0, [pc, #36]	; (8001554 <HAL_TIM_OC_DelayElapsedCallback+0x9c>)
 800152e:	f014 fe03 	bl	8016138 <puts>
}
 8001532:	bf00      	nop
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	24001b28 	.word	0x24001b28
 8001540:	24001914 	.word	0x24001914
 8001544:	24001b74 	.word	0x24001b74
 8001548:	24001968 	.word	0x24001968
 800154c:	24001918 	.word	0x24001918
 8001550:	24001960 	.word	0x24001960
 8001554:	08016ae8 	.word	0x08016ae8

08001558 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001558:	b580      	push	{r7, lr}
 800155a:	b088      	sub	sp, #32
 800155c:	af02      	add	r7, sp, #8
 800155e:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 8001560:	2201      	movs	r2, #1
 8001562:	49f2      	ldr	r1, [pc, #968]	; (800192c <HAL_UART_RxCpltCallback+0x3d4>)
 8001564:	48f2      	ldr	r0, [pc, #968]	; (8001930 <HAL_UART_RxCpltCallback+0x3d8>)
 8001566:	f00e fea1 	bl	80102ac <HAL_UART_Receive_IT>
	unsigned char key = UART_RX_BUFFER[0];
 800156a:	4bf0      	ldr	r3, [pc, #960]	; (800192c <HAL_UART_RxCpltCallback+0x3d4>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	73fb      	strb	r3, [r7, #15]

	switch (key) {
 8001570:	7bfb      	ldrb	r3, [r7, #15]
 8001572:	2be0      	cmp	r3, #224	; 0xe0
 8001574:	f200 8419 	bhi.w	8001daa <HAL_UART_RxCpltCallback+0x852>
 8001578:	a201      	add	r2, pc, #4	; (adr r2, 8001580 <HAL_UART_RxCpltCallback+0x28>)
 800157a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800157e:	bf00      	nop
 8001580:	08001919 	.word	0x08001919
 8001584:	0800195d 	.word	0x0800195d
 8001588:	080019cd 	.word	0x080019cd
 800158c:	08001a07 	.word	0x08001a07
 8001590:	08001a3f 	.word	0x08001a3f
 8001594:	08001a79 	.word	0x08001a79
 8001598:	08001ab5 	.word	0x08001ab5
 800159c:	08001af1 	.word	0x08001af1
 80015a0:	08001b2b 	.word	0x08001b2b
 80015a4:	08001b5f 	.word	0x08001b5f
 80015a8:	08001b8b 	.word	0x08001b8b
 80015ac:	08001bb7 	.word	0x08001bb7
 80015b0:	08001be1 	.word	0x08001be1
 80015b4:	08001cbd 	.word	0x08001cbd
 80015b8:	08001d25 	.word	0x08001d25
 80015bc:	08001d4d 	.word	0x08001d4d
 80015c0:	08001905 	.word	0x08001905
 80015c4:	08001941 	.word	0x08001941
 80015c8:	080019af 	.word	0x080019af
 80015cc:	080019eb 	.word	0x080019eb
 80015d0:	08001a23 	.word	0x08001a23
 80015d4:	08001a5b 	.word	0x08001a5b
 80015d8:	08001a97 	.word	0x08001a97
 80015dc:	08001ad3 	.word	0x08001ad3
 80015e0:	08001b0f 	.word	0x08001b0f
 80015e4:	08001b47 	.word	0x08001b47
 80015e8:	08001b6f 	.word	0x08001b6f
 80015ec:	08001b9b 	.word	0x08001b9b
 80015f0:	08001bc7 	.word	0x08001bc7
 80015f4:	08001bef 	.word	0x08001bef
 80015f8:	08001cfd 	.word	0x08001cfd
 80015fc:	08001dab 	.word	0x08001dab
 8001600:	08001dab 	.word	0x08001dab
 8001604:	08001dab 	.word	0x08001dab
 8001608:	08001dab 	.word	0x08001dab
 800160c:	08001dab 	.word	0x08001dab
 8001610:	08001dab 	.word	0x08001dab
 8001614:	08001dab 	.word	0x08001dab
 8001618:	08001dab 	.word	0x08001dab
 800161c:	08001dab 	.word	0x08001dab
 8001620:	08001dab 	.word	0x08001dab
 8001624:	08001dab 	.word	0x08001dab
 8001628:	08001dab 	.word	0x08001dab
 800162c:	08001dab 	.word	0x08001dab
 8001630:	08001dab 	.word	0x08001dab
 8001634:	08001dab 	.word	0x08001dab
 8001638:	08001dab 	.word	0x08001dab
 800163c:	08001dab 	.word	0x08001dab
 8001640:	08001dab 	.word	0x08001dab
 8001644:	08001dab 	.word	0x08001dab
 8001648:	08001dab 	.word	0x08001dab
 800164c:	08001dab 	.word	0x08001dab
 8001650:	08001dab 	.word	0x08001dab
 8001654:	08001dab 	.word	0x08001dab
 8001658:	08001dab 	.word	0x08001dab
 800165c:	08001dab 	.word	0x08001dab
 8001660:	08001dab 	.word	0x08001dab
 8001664:	08001dab 	.word	0x08001dab
 8001668:	08001dab 	.word	0x08001dab
 800166c:	08001dab 	.word	0x08001dab
 8001670:	08001dab 	.word	0x08001dab
 8001674:	08001dab 	.word	0x08001dab
 8001678:	08001dab 	.word	0x08001dab
 800167c:	08001dab 	.word	0x08001dab
 8001680:	08001dab 	.word	0x08001dab
 8001684:	08001dab 	.word	0x08001dab
 8001688:	08001dab 	.word	0x08001dab
 800168c:	08001dab 	.word	0x08001dab
 8001690:	08001dab 	.word	0x08001dab
 8001694:	08001dab 	.word	0x08001dab
 8001698:	08001dab 	.word	0x08001dab
 800169c:	08001dab 	.word	0x08001dab
 80016a0:	08001dab 	.word	0x08001dab
 80016a4:	08001dab 	.word	0x08001dab
 80016a8:	08001dab 	.word	0x08001dab
 80016ac:	08001dab 	.word	0x08001dab
 80016b0:	08001dab 	.word	0x08001dab
 80016b4:	08001dab 	.word	0x08001dab
 80016b8:	08001dab 	.word	0x08001dab
 80016bc:	08001dab 	.word	0x08001dab
 80016c0:	08001dab 	.word	0x08001dab
 80016c4:	08001dab 	.word	0x08001dab
 80016c8:	08001dab 	.word	0x08001dab
 80016cc:	08001dab 	.word	0x08001dab
 80016d0:	08001dab 	.word	0x08001dab
 80016d4:	08001dab 	.word	0x08001dab
 80016d8:	08001dab 	.word	0x08001dab
 80016dc:	08001dab 	.word	0x08001dab
 80016e0:	08001dab 	.word	0x08001dab
 80016e4:	08001dab 	.word	0x08001dab
 80016e8:	08001dab 	.word	0x08001dab
 80016ec:	08001dab 	.word	0x08001dab
 80016f0:	08001dab 	.word	0x08001dab
 80016f4:	08001dab 	.word	0x08001dab
 80016f8:	08001dab 	.word	0x08001dab
 80016fc:	08001dab 	.word	0x08001dab
 8001700:	08001dab 	.word	0x08001dab
 8001704:	08001dab 	.word	0x08001dab
 8001708:	08001dab 	.word	0x08001dab
 800170c:	08001dab 	.word	0x08001dab
 8001710:	08001dab 	.word	0x08001dab
 8001714:	08001dab 	.word	0x08001dab
 8001718:	08001dab 	.word	0x08001dab
 800171c:	08001dab 	.word	0x08001dab
 8001720:	08001dab 	.word	0x08001dab
 8001724:	08001dab 	.word	0x08001dab
 8001728:	08001dab 	.word	0x08001dab
 800172c:	08001dab 	.word	0x08001dab
 8001730:	08001dab 	.word	0x08001dab
 8001734:	08001dab 	.word	0x08001dab
 8001738:	08001dab 	.word	0x08001dab
 800173c:	08001dab 	.word	0x08001dab
 8001740:	08001dab 	.word	0x08001dab
 8001744:	08001dab 	.word	0x08001dab
 8001748:	08001dab 	.word	0x08001dab
 800174c:	08001dab 	.word	0x08001dab
 8001750:	08001dab 	.word	0x08001dab
 8001754:	08001dab 	.word	0x08001dab
 8001758:	08001dab 	.word	0x08001dab
 800175c:	08001dab 	.word	0x08001dab
 8001760:	08001dab 	.word	0x08001dab
 8001764:	08001dab 	.word	0x08001dab
 8001768:	08001dab 	.word	0x08001dab
 800176c:	08001dab 	.word	0x08001dab
 8001770:	08001dab 	.word	0x08001dab
 8001774:	08001dab 	.word	0x08001dab
 8001778:	08001dab 	.word	0x08001dab
 800177c:	08001dab 	.word	0x08001dab
 8001780:	08001dab 	.word	0x08001dab
 8001784:	08001dab 	.word	0x08001dab
 8001788:	08001dab 	.word	0x08001dab
 800178c:	08001dab 	.word	0x08001dab
 8001790:	08001dab 	.word	0x08001dab
 8001794:	08001dab 	.word	0x08001dab
 8001798:	08001dab 	.word	0x08001dab
 800179c:	08001dab 	.word	0x08001dab
 80017a0:	08001dab 	.word	0x08001dab
 80017a4:	08001dab 	.word	0x08001dab
 80017a8:	08001dab 	.word	0x08001dab
 80017ac:	08001dab 	.word	0x08001dab
 80017b0:	08001dab 	.word	0x08001dab
 80017b4:	08001dab 	.word	0x08001dab
 80017b8:	08001dab 	.word	0x08001dab
 80017bc:	08001dab 	.word	0x08001dab
 80017c0:	08001dab 	.word	0x08001dab
 80017c4:	08001dab 	.word	0x08001dab
 80017c8:	08001dab 	.word	0x08001dab
 80017cc:	08001dab 	.word	0x08001dab
 80017d0:	08001dab 	.word	0x08001dab
 80017d4:	08001dab 	.word	0x08001dab
 80017d8:	08001dab 	.word	0x08001dab
 80017dc:	08001dab 	.word	0x08001dab
 80017e0:	08001dab 	.word	0x08001dab
 80017e4:	08001dab 	.word	0x08001dab
 80017e8:	08001dab 	.word	0x08001dab
 80017ec:	08001dab 	.word	0x08001dab
 80017f0:	08001dab 	.word	0x08001dab
 80017f4:	08001dab 	.word	0x08001dab
 80017f8:	08001dab 	.word	0x08001dab
 80017fc:	08001dab 	.word	0x08001dab
 8001800:	08001dab 	.word	0x08001dab
 8001804:	08001dab 	.word	0x08001dab
 8001808:	08001dab 	.word	0x08001dab
 800180c:	08001dab 	.word	0x08001dab
 8001810:	08001dab 	.word	0x08001dab
 8001814:	08001dab 	.word	0x08001dab
 8001818:	08001dab 	.word	0x08001dab
 800181c:	08001dab 	.word	0x08001dab
 8001820:	08001dab 	.word	0x08001dab
 8001824:	08001dab 	.word	0x08001dab
 8001828:	08001dab 	.word	0x08001dab
 800182c:	08001dab 	.word	0x08001dab
 8001830:	08001dab 	.word	0x08001dab
 8001834:	08001dab 	.word	0x08001dab
 8001838:	08001dab 	.word	0x08001dab
 800183c:	08001d89 	.word	0x08001d89
 8001840:	08001dab 	.word	0x08001dab
 8001844:	08001dab 	.word	0x08001dab
 8001848:	08001dab 	.word	0x08001dab
 800184c:	08001dab 	.word	0x08001dab
 8001850:	08001dab 	.word	0x08001dab
 8001854:	08001dab 	.word	0x08001dab
 8001858:	08001dab 	.word	0x08001dab
 800185c:	08001dab 	.word	0x08001dab
 8001860:	08001dab 	.word	0x08001dab
 8001864:	08001dab 	.word	0x08001dab
 8001868:	08001dab 	.word	0x08001dab
 800186c:	08001dab 	.word	0x08001dab
 8001870:	08001dab 	.word	0x08001dab
 8001874:	08001dab 	.word	0x08001dab
 8001878:	08001dab 	.word	0x08001dab
 800187c:	08001d8f 	.word	0x08001d8f
 8001880:	08001dab 	.word	0x08001dab
 8001884:	08001dab 	.word	0x08001dab
 8001888:	08001dab 	.word	0x08001dab
 800188c:	08001dab 	.word	0x08001dab
 8001890:	08001dab 	.word	0x08001dab
 8001894:	08001dab 	.word	0x08001dab
 8001898:	08001dab 	.word	0x08001dab
 800189c:	08001dab 	.word	0x08001dab
 80018a0:	08001dab 	.word	0x08001dab
 80018a4:	08001dab 	.word	0x08001dab
 80018a8:	08001dab 	.word	0x08001dab
 80018ac:	08001dab 	.word	0x08001dab
 80018b0:	08001dab 	.word	0x08001dab
 80018b4:	08001dab 	.word	0x08001dab
 80018b8:	08001dab 	.word	0x08001dab
 80018bc:	08001d9d 	.word	0x08001d9d
 80018c0:	08001d75 	.word	0x08001d75
 80018c4:	08001dab 	.word	0x08001dab
 80018c8:	08001dab 	.word	0x08001dab
 80018cc:	08001dab 	.word	0x08001dab
 80018d0:	08001dab 	.word	0x08001dab
 80018d4:	08001dab 	.word	0x08001dab
 80018d8:	08001dab 	.word	0x08001dab
 80018dc:	08001dab 	.word	0x08001dab
 80018e0:	08001dab 	.word	0x08001dab
 80018e4:	08001dab 	.word	0x08001dab
 80018e8:	08001dab 	.word	0x08001dab
 80018ec:	08001dab 	.word	0x08001dab
 80018f0:	08001dab 	.word	0x08001dab
 80018f4:	08001dab 	.word	0x08001dab
 80018f8:	08001dab 	.word	0x08001dab
 80018fc:	08001dab 	.word	0x08001dab
 8001900:	08001d61 	.word	0x08001d61
	case 0x10: {
		printf("SDN1 ON\n");
 8001904:	480b      	ldr	r0, [pc, #44]	; (8001934 <HAL_UART_RxCpltCallback+0x3dc>)
 8001906:	f014 fc17 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET);
 800190a:	4b0b      	ldr	r3, [pc, #44]	; (8001938 <HAL_UART_RxCpltCallback+0x3e0>)
 800190c:	2104      	movs	r1, #4
 800190e:	2201      	movs	r2, #1
 8001910:	4618      	mov	r0, r3
 8001912:	f007 fbe7 	bl	80090e4 <HAL_GPIO_WritePin>
		break;
 8001916:	e253      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x00: {
		printf("SDN1 OFF\n");
 8001918:	4808      	ldr	r0, [pc, #32]	; (800193c <HAL_UART_RxCpltCallback+0x3e4>)
 800191a:	f014 fc0d 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET);
 800191e:	4b06      	ldr	r3, [pc, #24]	; (8001938 <HAL_UART_RxCpltCallback+0x3e0>)
 8001920:	2104      	movs	r1, #4
 8001922:	2200      	movs	r2, #0
 8001924:	4618      	mov	r0, r3
 8001926:	f007 fbdd 	bl	80090e4 <HAL_GPIO_WritePin>
		break;
 800192a:	e249      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
 800192c:	24001920 	.word	0x24001920
 8001930:	24001bc0 	.word	0x24001bc0
 8001934:	08016b00 	.word	0x08016b00
 8001938:	58020400 	.word	0x58020400
 800193c:	08016b08 	.word	0x08016b08
	}
	case 0x11: {
		printf("SYS ON PB5\n");
 8001940:	48bb      	ldr	r0, [pc, #748]	; (8001c30 <HAL_UART_RxCpltCallback+0x6d8>)
 8001942:	f014 fbf9 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_SET);
 8001946:	4bbb      	ldr	r3, [pc, #748]	; (8001c34 <HAL_UART_RxCpltCallback+0x6dc>)
 8001948:	2120      	movs	r1, #32
 800194a:	2201      	movs	r2, #1
 800194c:	4618      	mov	r0, r3
 800194e:	f007 fbc9 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_2v5, 1);
 8001952:	2101      	movs	r1, #1
 8001954:	2008      	movs	r0, #8
 8001956:	f002 f96f 	bl	8003c38 <set_rail_monitor_enable>
		break;
 800195a:	e231      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x01: {
		printf("SYS OFF PB5\n");
 800195c:	48b6      	ldr	r0, [pc, #728]	; (8001c38 <HAL_UART_RxCpltCallback+0x6e0>)
 800195e:	f014 fbeb 	bl	8016138 <puts>

		// Turning off all voltage enables (including high voltages) in order from highest to lowest, including SYS_ON
		for (int i = 8; i > 0; i--) {
 8001962:	2308      	movs	r3, #8
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	e00f      	b.n	8001988 <HAL_UART_RxCpltCallback+0x430>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_RESET);
 8001968:	4ab4      	ldr	r2, [pc, #720]	; (8001c3c <HAL_UART_RxCpltCallback+0x6e4>)
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001970:	4ab2      	ldr	r2, [pc, #712]	; (8001c3c <HAL_UART_RxCpltCallback+0x6e4>)
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	4413      	add	r3, r2
 8001978:	889b      	ldrh	r3, [r3, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	4619      	mov	r1, r3
 800197e:	f007 fbb1 	bl	80090e4 <HAL_GPIO_WritePin>
		for (int i = 8; i > 0; i--) {
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	3b01      	subs	r3, #1
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	2b00      	cmp	r3, #0
 800198c:	dcec      	bgt.n	8001968 <HAL_UART_RxCpltCallback+0x410>
		}

		for (int i = RAIL_n800v; i >= RAIL_2v5; i--) {
 800198e:	2310      	movs	r3, #16
 8001990:	613b      	str	r3, [r7, #16]
 8001992:	e008      	b.n	80019a6 <HAL_UART_RxCpltCallback+0x44e>
			set_rail_monitor_enable(i, 0);
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	b2db      	uxtb	r3, r3
 8001998:	2100      	movs	r1, #0
 800199a:	4618      	mov	r0, r3
 800199c:	f002 f94c 	bl	8003c38 <set_rail_monitor_enable>
		for (int i = RAIL_n800v; i >= RAIL_2v5; i--) {
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	3b01      	subs	r3, #1
 80019a4:	613b      	str	r3, [r7, #16]
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	2b07      	cmp	r3, #7
 80019aa:	dcf3      	bgt.n	8001994 <HAL_UART_RxCpltCallback+0x43c>
		}

		break;
 80019ac:	e208      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x12: {
		printf("3v3 ON PC10\n");
 80019ae:	48a4      	ldr	r0, [pc, #656]	; (8001c40 <HAL_UART_RxCpltCallback+0x6e8>)
 80019b0:	f014 fbc2 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET);
 80019b4:	4ba3      	ldr	r3, [pc, #652]	; (8001c44 <HAL_UART_RxCpltCallback+0x6ec>)
 80019b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019ba:	2201      	movs	r2, #1
 80019bc:	4618      	mov	r0, r3
 80019be:	f007 fb91 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_3v3, 1);
 80019c2:	2101      	movs	r1, #1
 80019c4:	2009      	movs	r0, #9
 80019c6:	f002 f937 	bl	8003c38 <set_rail_monitor_enable>

		break;
 80019ca:	e1f9      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x02: {
		printf("3v3 OFF PC10\n");
 80019cc:	489e      	ldr	r0, [pc, #632]	; (8001c48 <HAL_UART_RxCpltCallback+0x6f0>)
 80019ce:	f014 fbb3 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 80019d2:	4b9c      	ldr	r3, [pc, #624]	; (8001c44 <HAL_UART_RxCpltCallback+0x6ec>)
 80019d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019d8:	2200      	movs	r2, #0
 80019da:	4618      	mov	r0, r3
 80019dc:	f007 fb82 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_3v3, 0);
 80019e0:	2100      	movs	r1, #0
 80019e2:	2009      	movs	r0, #9
 80019e4:	f002 f928 	bl	8003c38 <set_rail_monitor_enable>
		break;
 80019e8:	e1ea      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x13: {
		printf("5v ON PC7\n");
 80019ea:	4898      	ldr	r0, [pc, #608]	; (8001c4c <HAL_UART_RxCpltCallback+0x6f4>)
 80019ec:	f014 fba4 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_SET);
 80019f0:	4b94      	ldr	r3, [pc, #592]	; (8001c44 <HAL_UART_RxCpltCallback+0x6ec>)
 80019f2:	2180      	movs	r1, #128	; 0x80
 80019f4:	2201      	movs	r2, #1
 80019f6:	4618      	mov	r0, r3
 80019f8:	f007 fb74 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_5v, 1);
 80019fc:	2101      	movs	r1, #1
 80019fe:	200a      	movs	r0, #10
 8001a00:	f002 f91a 	bl	8003c38 <set_rail_monitor_enable>

		break;
 8001a04:	e1dc      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x03: {
		printf("5v OFF PC7\n");
 8001a06:	4892      	ldr	r0, [pc, #584]	; (8001c50 <HAL_UART_RxCpltCallback+0x6f8>)
 8001a08:	f014 fb96 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 8001a0c:	4b8d      	ldr	r3, [pc, #564]	; (8001c44 <HAL_UART_RxCpltCallback+0x6ec>)
 8001a0e:	2180      	movs	r1, #128	; 0x80
 8001a10:	2200      	movs	r2, #0
 8001a12:	4618      	mov	r0, r3
 8001a14:	f007 fb66 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_5v, 0);
 8001a18:	2100      	movs	r1, #0
 8001a1a:	200a      	movs	r0, #10
 8001a1c:	f002 f90c 	bl	8003c38 <set_rail_monitor_enable>
		break;
 8001a20:	e1ce      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x14: {
		printf("n3v3 ON PC6\n");
 8001a22:	488c      	ldr	r0, [pc, #560]	; (8001c54 <HAL_UART_RxCpltCallback+0x6fc>)
 8001a24:	f014 fb88 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET);
 8001a28:	4b86      	ldr	r3, [pc, #536]	; (8001c44 <HAL_UART_RxCpltCallback+0x6ec>)
 8001a2a:	2140      	movs	r1, #64	; 0x40
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f007 fb58 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n3v3, 1);
 8001a34:	2101      	movs	r1, #1
 8001a36:	200b      	movs	r0, #11
 8001a38:	f002 f8fe 	bl	8003c38 <set_rail_monitor_enable>

		break;
 8001a3c:	e1c0      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x04: {
		printf("n3v3 OFF PC6\n");
 8001a3e:	4886      	ldr	r0, [pc, #536]	; (8001c58 <HAL_UART_RxCpltCallback+0x700>)
 8001a40:	f014 fb7a 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 8001a44:	4b7f      	ldr	r3, [pc, #508]	; (8001c44 <HAL_UART_RxCpltCallback+0x6ec>)
 8001a46:	2140      	movs	r1, #64	; 0x40
 8001a48:	2200      	movs	r2, #0
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f007 fb4a 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n3v3, 0);
 8001a50:	2100      	movs	r1, #0
 8001a52:	200b      	movs	r0, #11
 8001a54:	f002 f8f0 	bl	8003c38 <set_rail_monitor_enable>
		break;
 8001a58:	e1b2      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x15: {
		printf("n5v ON PC8\n");
 8001a5a:	4880      	ldr	r0, [pc, #512]	; (8001c5c <HAL_UART_RxCpltCallback+0x704>)
 8001a5c:	f014 fb6c 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET);
 8001a60:	4b78      	ldr	r3, [pc, #480]	; (8001c44 <HAL_UART_RxCpltCallback+0x6ec>)
 8001a62:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a66:	2201      	movs	r2, #1
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f007 fb3b 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n5v, 1);
 8001a6e:	2101      	movs	r1, #1
 8001a70:	200c      	movs	r0, #12
 8001a72:	f002 f8e1 	bl	8003c38 <set_rail_monitor_enable>

		break;
 8001a76:	e1a3      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x05: {
		printf("n5v OFF PC8\n");
 8001a78:	4879      	ldr	r0, [pc, #484]	; (8001c60 <HAL_UART_RxCpltCallback+0x708>)
 8001a7a:	f014 fb5d 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 8001a7e:	4b71      	ldr	r3, [pc, #452]	; (8001c44 <HAL_UART_RxCpltCallback+0x6ec>)
 8001a80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a84:	2200      	movs	r2, #0
 8001a86:	4618      	mov	r0, r3
 8001a88:	f007 fb2c 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n5v, 0);
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	200c      	movs	r0, #12
 8001a90:	f002 f8d2 	bl	8003c38 <set_rail_monitor_enable>
		break;
 8001a94:	e194      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x16: {
		printf("15v ON PC9\n");
 8001a96:	4873      	ldr	r0, [pc, #460]	; (8001c64 <HAL_UART_RxCpltCallback+0x70c>)
 8001a98:	f014 fb4e 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET);
 8001a9c:	4b69      	ldr	r3, [pc, #420]	; (8001c44 <HAL_UART_RxCpltCallback+0x6ec>)
 8001a9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f007 fb1d 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_15v, 1);
 8001aaa:	2101      	movs	r1, #1
 8001aac:	200d      	movs	r0, #13
 8001aae:	f002 f8c3 	bl	8003c38 <set_rail_monitor_enable>

		break;
 8001ab2:	e185      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x06: {
		printf("15v OFF PC9\n");
 8001ab4:	486c      	ldr	r0, [pc, #432]	; (8001c68 <HAL_UART_RxCpltCallback+0x710>)
 8001ab6:	f014 fb3f 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 8001aba:	4b62      	ldr	r3, [pc, #392]	; (8001c44 <HAL_UART_RxCpltCallback+0x6ec>)
 8001abc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f007 fb0e 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_15v, 0);
 8001ac8:	2100      	movs	r1, #0
 8001aca:	200d      	movs	r0, #13
 8001acc:	f002 f8b4 	bl	8003c38 <set_rail_monitor_enable>
		break;
 8001ad0:	e176      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x17: {
		printf("n200v ON PC13\n");
 8001ad2:	4866      	ldr	r0, [pc, #408]	; (8001c6c <HAL_UART_RxCpltCallback+0x714>)
 8001ad4:	f014 fb30 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET);
 8001ad8:	4b5a      	ldr	r3, [pc, #360]	; (8001c44 <HAL_UART_RxCpltCallback+0x6ec>)
 8001ada:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ade:	2201      	movs	r2, #1
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f007 faff 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n200v, 1);
 8001ae6:	2101      	movs	r1, #1
 8001ae8:	200f      	movs	r0, #15
 8001aea:	f002 f8a5 	bl	8003c38 <set_rail_monitor_enable>

		break;
 8001aee:	e167      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x07: {
		printf("n200v OFF PC13\n");
 8001af0:	485f      	ldr	r0, [pc, #380]	; (8001c70 <HAL_UART_RxCpltCallback+0x718>)
 8001af2:	f014 fb21 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 8001af6:	4b53      	ldr	r3, [pc, #332]	; (8001c44 <HAL_UART_RxCpltCallback+0x6ec>)
 8001af8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001afc:	2200      	movs	r2, #0
 8001afe:	4618      	mov	r0, r3
 8001b00:	f007 faf0 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n200v, 0);
 8001b04:	2100      	movs	r1, #0
 8001b06:	200f      	movs	r0, #15
 8001b08:	f002 f896 	bl	8003c38 <set_rail_monitor_enable>
		break;
 8001b0c:	e158      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x18: {
		printf("800v ON PB6\n");
 8001b0e:	4859      	ldr	r0, [pc, #356]	; (8001c74 <HAL_UART_RxCpltCallback+0x71c>)
 8001b10:	f014 fb12 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET);
 8001b14:	4b47      	ldr	r3, [pc, #284]	; (8001c34 <HAL_UART_RxCpltCallback+0x6dc>)
 8001b16:	2140      	movs	r1, #64	; 0x40
 8001b18:	2201      	movs	r2, #1
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f007 fae2 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n800v, 1);
 8001b20:	2101      	movs	r1, #1
 8001b22:	2010      	movs	r0, #16
 8001b24:	f002 f888 	bl	8003c38 <set_rail_monitor_enable>

		break;
 8001b28:	e14a      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x08: {
		printf("800v OFF PB6\n");
 8001b2a:	4853      	ldr	r0, [pc, #332]	; (8001c78 <HAL_UART_RxCpltCallback+0x720>)
 8001b2c:	f014 fb04 	bl	8016138 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET);
 8001b30:	4b40      	ldr	r3, [pc, #256]	; (8001c34 <HAL_UART_RxCpltCallback+0x6dc>)
 8001b32:	2140      	movs	r1, #64	; 0x40
 8001b34:	2200      	movs	r2, #0
 8001b36:	4618      	mov	r0, r3
 8001b38:	f007 fad4 	bl	80090e4 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n800v, 0);
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	2010      	movs	r0, #16
 8001b40:	f002 f87a 	bl	8003c38 <set_rail_monitor_enable>
		break;
 8001b44:	e13c      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x19: {
		printf("AUTOSWEEP ON\n");
 8001b46:	484d      	ldr	r0, [pc, #308]	; (8001c7c <HAL_UART_RxCpltCallback+0x724>)
 8001b48:	f014 faf6 	bl	8016138 <puts>
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, DAC_OUT, 32, DAC_ALIGN_12B_R);
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	9300      	str	r3, [sp, #0]
 8001b50:	2320      	movs	r3, #32
 8001b52:	4a4b      	ldr	r2, [pc, #300]	; (8001c80 <HAL_UART_RxCpltCallback+0x728>)
 8001b54:	2100      	movs	r1, #0
 8001b56:	484b      	ldr	r0, [pc, #300]	; (8001c84 <HAL_UART_RxCpltCallback+0x72c>)
 8001b58:	f003 ff28 	bl	80059ac <HAL_DAC_Start_DMA>
		break;
 8001b5c:	e130      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x09: {
		printf("AUTOSWEEP OFF\n");
 8001b5e:	484a      	ldr	r0, [pc, #296]	; (8001c88 <HAL_UART_RxCpltCallback+0x730>)
 8001b60:	f014 faea 	bl	8016138 <puts>
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001b64:	2100      	movs	r1, #0
 8001b66:	4847      	ldr	r0, [pc, #284]	; (8001c84 <HAL_UART_RxCpltCallback+0x72c>)
 8001b68:	f003 ffe0 	bl	8005b2c <HAL_DAC_Stop_DMA>
		break;
 8001b6c:	e128      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x1A: {
		printf("ERPA ON\n");
 8001b6e:	4847      	ldr	r0, [pc, #284]	; (8001c8c <HAL_UART_RxCpltCallback+0x734>)
 8001b70:	f014 fae2 	bl	8016138 <puts>
		HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 8001b74:	210c      	movs	r1, #12
 8001b76:	4846      	ldr	r0, [pc, #280]	; (8001c90 <HAL_UART_RxCpltCallback+0x738>)
 8001b78:	f00c feb8 	bl	800e8ec <HAL_TIM_OC_Start_IT>
		osEventFlagsSet(packet_event_flags, ERPA_FLAG_ID);
 8001b7c:	4b45      	ldr	r3, [pc, #276]	; (8001c94 <HAL_UART_RxCpltCallback+0x73c>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2102      	movs	r1, #2
 8001b82:	4618      	mov	r0, r3
 8001b84:	f011 f9a0 	bl	8012ec8 <osEventFlagsSet>
		break;
 8001b88:	e11a      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x0A: {
		printf("ERPA OFF\n");
 8001b8a:	4843      	ldr	r0, [pc, #268]	; (8001c98 <HAL_UART_RxCpltCallback+0x740>)
 8001b8c:	f014 fad4 	bl	8016138 <puts>
		HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_4);
 8001b90:	210c      	movs	r1, #12
 8001b92:	483f      	ldr	r0, [pc, #252]	; (8001c90 <HAL_UART_RxCpltCallback+0x738>)
 8001b94:	f00d f804 	bl	800eba0 <HAL_TIM_OC_Stop_IT>
		break;
 8001b98:	e112      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x1B: {
		printf("PMT ON\n");
 8001b9a:	4840      	ldr	r0, [pc, #256]	; (8001c9c <HAL_UART_RxCpltCallback+0x744>)
 8001b9c:	f014 facc 	bl	8016138 <puts>
		HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	483f      	ldr	r0, [pc, #252]	; (8001ca0 <HAL_UART_RxCpltCallback+0x748>)
 8001ba4:	f00c fea2 	bl	800e8ec <HAL_TIM_OC_Start_IT>
		osEventFlagsSet(packet_event_flags, PMT_FLAG_ID);
 8001ba8:	4b3a      	ldr	r3, [pc, #232]	; (8001c94 <HAL_UART_RxCpltCallback+0x73c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2101      	movs	r1, #1
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f011 f98a 	bl	8012ec8 <osEventFlagsSet>
		break;
 8001bb4:	e104      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x0B: {
		printf("PMT OFF\n");
 8001bb6:	483b      	ldr	r0, [pc, #236]	; (8001ca4 <HAL_UART_RxCpltCallback+0x74c>)
 8001bb8:	f014 fabe 	bl	8016138 <puts>
		HAL_TIM_OC_Stop_IT(&htim1, TIM_CHANNEL_1);
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	4838      	ldr	r0, [pc, #224]	; (8001ca0 <HAL_UART_RxCpltCallback+0x748>)
 8001bc0:	f00c ffee 	bl	800eba0 <HAL_TIM_OC_Stop_IT>
		break;
 8001bc4:	e0fc      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x1C: {
		printf("HK ON \n");
 8001bc6:	4838      	ldr	r0, [pc, #224]	; (8001ca8 <HAL_UART_RxCpltCallback+0x750>)
 8001bc8:	f014 fab6 	bl	8016138 <puts>
		osEventFlagsSet(packet_event_flags, HK_FLAG_ID);
 8001bcc:	4b31      	ldr	r3, [pc, #196]	; (8001c94 <HAL_UART_RxCpltCallback+0x73c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2104      	movs	r1, #4
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f011 f978 	bl	8012ec8 <osEventFlagsSet>
		HK_ENABLED = 1;
 8001bd8:	4b34      	ldr	r3, [pc, #208]	; (8001cac <HAL_UART_RxCpltCallback+0x754>)
 8001bda:	2201      	movs	r2, #1
 8001bdc:	701a      	strb	r2, [r3, #0]
		break;
 8001bde:	e0ef      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x0C: {
		printf("HK OFF\n");
 8001be0:	4833      	ldr	r0, [pc, #204]	; (8001cb0 <HAL_UART_RxCpltCallback+0x758>)
 8001be2:	f014 faa9 	bl	8016138 <puts>
		HK_ENABLED = 0;
 8001be6:	4b31      	ldr	r3, [pc, #196]	; (8001cac <HAL_UART_RxCpltCallback+0x754>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
		break;
 8001bec:	e0e8      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0x1D: {
		printf("Step Up\n");
 8001bee:	4831      	ldr	r0, [pc, #196]	; (8001cb4 <HAL_UART_RxCpltCallback+0x75c>)
 8001bf0:	f014 faa2 	bl	8016138 <puts>
		if (step < 14) {
 8001bf4:	4b30      	ldr	r3, [pc, #192]	; (8001cb8 <HAL_UART_RxCpltCallback+0x760>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	2b0d      	cmp	r3, #13
 8001bfc:	f200 80d9 	bhi.w	8001db2 <HAL_UART_RxCpltCallback+0x85a>
			step += 2;
 8001c00:	4b2d      	ldr	r3, [pc, #180]	; (8001cb8 <HAL_UART_RxCpltCallback+0x760>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	3302      	adds	r3, #2
 8001c08:	b2da      	uxtb	r2, r3
 8001c0a:	4b2b      	ldr	r3, [pc, #172]	; (8001cb8 <HAL_UART_RxCpltCallback+0x760>)
 8001c0c:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 8001c0e:	4b2a      	ldr	r3, [pc, #168]	; (8001cb8 <HAL_UART_RxCpltCallback+0x760>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	461a      	mov	r2, r3
 8001c16:	4b1a      	ldr	r3, [pc, #104]	; (8001c80 <HAL_UART_RxCpltCallback+0x728>)
 8001c18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	2100      	movs	r1, #0
 8001c20:	4818      	ldr	r0, [pc, #96]	; (8001c84 <HAL_UART_RxCpltCallback+0x72c>)
 8001c22:	f004 f826 	bl	8005c72 <HAL_DAC_SetValue>
					DAC_OUT[step]);
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001c26:	2100      	movs	r1, #0
 8001c28:	4816      	ldr	r0, [pc, #88]	; (8001c84 <HAL_UART_RxCpltCallback+0x72c>)
 8001c2a:	f003 fe67 	bl	80058fc <HAL_DAC_Start>
		}
		break;
 8001c2e:	e0c0      	b.n	8001db2 <HAL_UART_RxCpltCallback+0x85a>
 8001c30:	08016b14 	.word	0x08016b14
 8001c34:	58020400 	.word	0x58020400
 8001c38:	08016b20 	.word	0x08016b20
 8001c3c:	08016e1c 	.word	0x08016e1c
 8001c40:	08016b2c 	.word	0x08016b2c
 8001c44:	58020800 	.word	0x58020800
 8001c48:	08016b38 	.word	0x08016b38
 8001c4c:	08016b48 	.word	0x08016b48
 8001c50:	08016b54 	.word	0x08016b54
 8001c54:	08016b60 	.word	0x08016b60
 8001c58:	08016b6c 	.word	0x08016b6c
 8001c5c:	08016b7c 	.word	0x08016b7c
 8001c60:	08016b88 	.word	0x08016b88
 8001c64:	08016b94 	.word	0x08016b94
 8001c68:	08016ba0 	.word	0x08016ba0
 8001c6c:	08016bac 	.word	0x08016bac
 8001c70:	08016bbc 	.word	0x08016bbc
 8001c74:	08016bcc 	.word	0x08016bcc
 8001c78:	08016bd8 	.word	0x08016bd8
 8001c7c:	08016be8 	.word	0x08016be8
 8001c80:	24000000 	.word	0x24000000
 8001c84:	240002d4 	.word	0x240002d4
 8001c88:	08016bf8 	.word	0x08016bf8
 8001c8c:	08016c08 	.word	0x08016c08
 8001c90:	24001b74 	.word	0x24001b74
 8001c94:	24001914 	.word	0x24001914
 8001c98:	08016c10 	.word	0x08016c10
 8001c9c:	08016c1c 	.word	0x08016c1c
 8001ca0:	24001b28 	.word	0x24001b28
 8001ca4:	08016c24 	.word	0x08016c24
 8001ca8:	08016c2c 	.word	0x08016c2c
 8001cac:	24001960 	.word	0x24001960
 8001cb0:	08016c34 	.word	0x08016c34
 8001cb4:	08016c3c 	.word	0x08016c3c
 8001cb8:	24001961 	.word	0x24001961
	}
	case 0x0D: {
		printf("Step Down\n");
 8001cbc:	4842      	ldr	r0, [pc, #264]	; (8001dc8 <HAL_UART_RxCpltCallback+0x870>)
 8001cbe:	f014 fa3b 	bl	8016138 <puts>
		if (step > 1) {
 8001cc2:	4b42      	ldr	r3, [pc, #264]	; (8001dcc <HAL_UART_RxCpltCallback+0x874>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d974      	bls.n	8001db6 <HAL_UART_RxCpltCallback+0x85e>
			step -= 2;
 8001ccc:	4b3f      	ldr	r3, [pc, #252]	; (8001dcc <HAL_UART_RxCpltCallback+0x874>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	3b02      	subs	r3, #2
 8001cd4:	b2da      	uxtb	r2, r3
 8001cd6:	4b3d      	ldr	r3, [pc, #244]	; (8001dcc <HAL_UART_RxCpltCallback+0x874>)
 8001cd8:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 8001cda:	4b3c      	ldr	r3, [pc, #240]	; (8001dcc <HAL_UART_RxCpltCallback+0x874>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	4b3b      	ldr	r3, [pc, #236]	; (8001dd0 <HAL_UART_RxCpltCallback+0x878>)
 8001ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	2100      	movs	r1, #0
 8001cec:	4839      	ldr	r0, [pc, #228]	; (8001dd4 <HAL_UART_RxCpltCallback+0x87c>)
 8001cee:	f003 ffc0 	bl	8005c72 <HAL_DAC_SetValue>
					DAC_OUT[step]);
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	4837      	ldr	r0, [pc, #220]	; (8001dd4 <HAL_UART_RxCpltCallback+0x87c>)
 8001cf6:	f003 fe01 	bl	80058fc <HAL_DAC_Start>
		}
		break;
 8001cfa:	e05c      	b.n	8001db6 <HAL_UART_RxCpltCallback+0x85e>
	}
	case 0x1E: {
		printf("Factor Up\n");
 8001cfc:	4836      	ldr	r0, [pc, #216]	; (8001dd8 <HAL_UART_RxCpltCallback+0x880>)
 8001cfe:	f014 fa1b 	bl	8016138 <puts>
		if (cadence <= 50000) {
 8001d02:	4b36      	ldr	r3, [pc, #216]	; (8001ddc <HAL_UART_RxCpltCallback+0x884>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d855      	bhi.n	8001dba <HAL_UART_RxCpltCallback+0x862>
			cadence *= 2;
 8001d0e:	4b33      	ldr	r3, [pc, #204]	; (8001ddc <HAL_UART_RxCpltCallback+0x884>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	4a31      	ldr	r2, [pc, #196]	; (8001ddc <HAL_UART_RxCpltCallback+0x884>)
 8001d16:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 8001d18:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d1c:	4b2f      	ldr	r3, [pc, #188]	; (8001ddc <HAL_UART_RxCpltCallback+0x884>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 8001d22:	e04a      	b.n	8001dba <HAL_UART_RxCpltCallback+0x862>
	}
	case 0x0E: {
		printf("Factor Down\n");
 8001d24:	482e      	ldr	r0, [pc, #184]	; (8001de0 <HAL_UART_RxCpltCallback+0x888>)
 8001d26:	f014 fa07 	bl	8016138 <puts>
		if (cadence >= 6250) {
 8001d2a:	4b2c      	ldr	r3, [pc, #176]	; (8001ddc <HAL_UART_RxCpltCallback+0x884>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f641 0269 	movw	r2, #6249	; 0x1869
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d943      	bls.n	8001dbe <HAL_UART_RxCpltCallback+0x866>
			cadence /= 2;
 8001d36:	4b29      	ldr	r3, [pc, #164]	; (8001ddc <HAL_UART_RxCpltCallback+0x884>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	085b      	lsrs	r3, r3, #1
 8001d3c:	4a27      	ldr	r2, [pc, #156]	; (8001ddc <HAL_UART_RxCpltCallback+0x884>)
 8001d3e:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 8001d40:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d44:	4b25      	ldr	r3, [pc, #148]	; (8001ddc <HAL_UART_RxCpltCallback+0x884>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 8001d4a:	e038      	b.n	8001dbe <HAL_UART_RxCpltCallback+0x866>
	}
	case 0x0F: {
		printf("Enter STOP mode\n");
 8001d4c:	4825      	ldr	r0, [pc, #148]	; (8001de4 <HAL_UART_RxCpltCallback+0x88c>)
 8001d4e:	f014 f9f3 	bl	8016138 <puts>
		osEventFlagsSet(utility_event_flags, STOP_FLAG);
 8001d52:	4b25      	ldr	r3, [pc, #148]	; (8001de8 <HAL_UART_RxCpltCallback+0x890>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2102      	movs	r1, #2
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f011 f8b5 	bl	8012ec8 <osEventFlagsSet>
		break;
 8001d5e:	e02f      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0xE0: {
		printf("Auto Init\n");
 8001d60:	4822      	ldr	r0, [pc, #136]	; (8001dec <HAL_UART_RxCpltCallback+0x894>)
 8001d62:	f014 f9e9 	bl	8016138 <puts>
		osEventFlagsSet(utility_event_flags, AUTOINIT_FLAG);
 8001d66:	4b20      	ldr	r3, [pc, #128]	; (8001de8 <HAL_UART_RxCpltCallback+0x890>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	2104      	movs	r1, #4
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f011 f8ab 	bl	8012ec8 <osEventFlagsSet>
		break;
 8001d72:	e025      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0xD0: {
		printf("Auto Deinit\n");
 8001d74:	481e      	ldr	r0, [pc, #120]	; (8001df0 <HAL_UART_RxCpltCallback+0x898>)
 8001d76:	f014 f9df 	bl	8016138 <puts>
		osEventFlagsSet(utility_event_flags, AUTODEINIT_FLAG);
 8001d7a:	4b1b      	ldr	r3, [pc, #108]	; (8001de8 <HAL_UART_RxCpltCallback+0x890>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2108      	movs	r1, #8
 8001d80:	4618      	mov	r0, r3
 8001d82:	f011 f8a1 	bl	8012ec8 <osEventFlagsSet>
		break;
 8001d86:	e01b      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0xAF: {
		sync();
 8001d88:	f000 f958 	bl	800203c <sync>
		break;
 8001d8c:	e018      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0xBF: {
		osEventFlagsSet(mode_event_flags, SCIENCE_FLAG);
 8001d8e:	4b19      	ldr	r3, [pc, #100]	; (8001df4 <HAL_UART_RxCpltCallback+0x89c>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2101      	movs	r1, #1
 8001d94:	4618      	mov	r0, r3
 8001d96:	f011 f897 	bl	8012ec8 <osEventFlagsSet>
		break;
 8001d9a:	e011      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	case 0xCF: {
		osEventFlagsSet(mode_event_flags, IDLE_FLAG);
 8001d9c:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <HAL_UART_RxCpltCallback+0x89c>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2102      	movs	r1, #2
 8001da2:	4618      	mov	r0, r3
 8001da4:	f011 f890 	bl	8012ec8 <osEventFlagsSet>
		break;
 8001da8:	e00a      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
	}
	default: {
		printf("Unknown Command\n");
 8001daa:	4813      	ldr	r0, [pc, #76]	; (8001df8 <HAL_UART_RxCpltCallback+0x8a0>)
 8001dac:	f014 f9c4 	bl	8016138 <puts>
		break;
 8001db0:	e006      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
		break;
 8001db2:	bf00      	nop
 8001db4:	e004      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
		break;
 8001db6:	bf00      	nop
 8001db8:	e002      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
		break;
 8001dba:	bf00      	nop
 8001dbc:	e000      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x868>
		break;
 8001dbe:	bf00      	nop
	}
	}
}
 8001dc0:	bf00      	nop
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	08016c44 	.word	0x08016c44
 8001dcc:	24001961 	.word	0x24001961
 8001dd0:	24000000 	.word	0x24000000
 8001dd4:	240002d4 	.word	0x240002d4
 8001dd8:	08016c50 	.word	0x08016c50
 8001ddc:	24000080 	.word	0x24000080
 8001de0:	08016c5c 	.word	0x08016c5c
 8001de4:	08016c68 	.word	0x08016c68
 8001de8:	24001918 	.word	0x24001918
 8001dec:	08016c78 	.word	0x08016c78
 8001df0:	08016c84 	.word	0x08016c84
 8001df4:	2400191c 	.word	0x2400191c
 8001df8:	08016c90 	.word	0x08016c90

08001dfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e00:	f001 ffe8 	bl	8003dd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e04:	f000 f824 	bl	8001e50 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001e08:	f000 f8a2 	bl	8001f50 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e0c:	f7ff fa18 	bl	8001240 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e10:	f7fe ff6a 	bl	8000ce8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001e14:	f001 fc48 	bl	80036a8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001e18:	f7ff fa8c 	bl	8001334 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001e1c:	f000 fe44 	bl	8002aa8 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001e20:	f001 fa6a 	bl	80032f8 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001e24:	f001 f9ba 	bl	800319c <MX_TIM1_Init>
  MX_ADC3_Init();
 8001e28:	f7fe fcfe 	bl	8000828 <MX_ADC3_Init>
  MX_ADC1_Init();
 8001e2c:	f7fe fbda 	bl	80005e4 <MX_ADC1_Init>
  MX_DAC1_Init();
 8001e30:	f7fe fea6 	bl	8000b80 <MX_DAC1_Init>
  MX_SPI1_Init();
 8001e34:	f000 fde0 	bl	80029f8 <MX_SPI1_Init>
  MX_RTC_Init();
 8001e38:	f000 fbc4 	bl	80025c4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  system_setup();
 8001e3c:	f000 f8b8 	bl	8001fb0 <system_setup>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001e40:	f010 feec 	bl	8012c1c <osKernelInitialize>
  MX_FREERTOS_Init();
 8001e44:	f7fe ffa2 	bl	8000d8c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001e48:	f010 ff0c 	bl	8012c64 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8001e4c:	e7fe      	b.n	8001e4c <main+0x50>
	...

08001e50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b09c      	sub	sp, #112	; 0x70
 8001e54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e5a:	224c      	movs	r2, #76	; 0x4c
 8001e5c:	2100      	movs	r1, #0
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f014 f8f4 	bl	801604c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e64:	1d3b      	adds	r3, r7, #4
 8001e66:	2220      	movs	r2, #32
 8001e68:	2100      	movs	r1, #0
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f014 f8ee 	bl	801604c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001e70:	2002      	movs	r0, #2
 8001e72:	f007 ff99 	bl	8009da8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001e76:	2300      	movs	r3, #0
 8001e78:	603b      	str	r3, [r7, #0]
 8001e7a:	4b33      	ldr	r3, [pc, #204]	; (8001f48 <SystemClock_Config+0xf8>)
 8001e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e7e:	4a32      	ldr	r2, [pc, #200]	; (8001f48 <SystemClock_Config+0xf8>)
 8001e80:	f023 0301 	bic.w	r3, r3, #1
 8001e84:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001e86:	4b30      	ldr	r3, [pc, #192]	; (8001f48 <SystemClock_Config+0xf8>)
 8001e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	603b      	str	r3, [r7, #0]
 8001e90:	4b2e      	ldr	r3, [pc, #184]	; (8001f4c <SystemClock_Config+0xfc>)
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001e98:	4a2c      	ldr	r2, [pc, #176]	; (8001f4c <SystemClock_Config+0xfc>)
 8001e9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e9e:	6193      	str	r3, [r2, #24]
 8001ea0:	4b2a      	ldr	r3, [pc, #168]	; (8001f4c <SystemClock_Config+0xfc>)
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ea8:	603b      	str	r3, [r7, #0]
 8001eaa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001eac:	bf00      	nop
 8001eae:	4b27      	ldr	r3, [pc, #156]	; (8001f4c <SystemClock_Config+0xfc>)
 8001eb0:	699b      	ldr	r3, [r3, #24]
 8001eb2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001eb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001eba:	d1f8      	bne.n	8001eae <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ec0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ec4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 8001ec6:	2309      	movs	r3, #9
 8001ec8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001eca:	2340      	movs	r3, #64	; 0x40
 8001ecc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ed6:	2304      	movs	r3, #4
 8001ed8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 8001eda:	2318      	movs	r3, #24
 8001edc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001ede:	2302      	movs	r3, #2
 8001ee0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001eea:	2308      	movs	r3, #8
 8001eec:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ef6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001efa:	4618      	mov	r0, r3
 8001efc:	f007 ff8e 	bl	8009e1c <HAL_RCC_OscConfig>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8001f06:	f000 f94f 	bl	80021a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f0a:	233f      	movs	r3, #63	; 0x3f
 8001f0c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001f12:	2300      	movs	r3, #0
 8001f14:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001f16:	2300      	movs	r3, #0
 8001f18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001f1e:	2340      	movs	r3, #64	; 0x40
 8001f20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8001f22:	2300      	movs	r3, #0
 8001f24:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001f26:	2300      	movs	r3, #0
 8001f28:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001f2a:	1d3b      	adds	r3, r7, #4
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f008 fbce 	bl	800a6d0 <HAL_RCC_ClockConfig>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <SystemClock_Config+0xee>
  {
    Error_Handler();
 8001f3a:	f000 f935 	bl	80021a8 <Error_Handler>
  }
}
 8001f3e:	bf00      	nop
 8001f40:	3770      	adds	r7, #112	; 0x70
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	58000400 	.word	0x58000400
 8001f4c:	58024800 	.word	0x58024800

08001f50 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b0b0      	sub	sp, #192	; 0xc0
 8001f54:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f56:	463b      	mov	r3, r7
 8001f58:	22c0      	movs	r2, #192	; 0xc0
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f014 f875 	bl	801604c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001f62:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001f66:	f04f 0300 	mov.w	r3, #0
 8001f6a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001f6e:	2304      	movs	r3, #4
 8001f70:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 24;
 8001f72:	2318      	movs	r3, #24
 8001f74:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 8;
 8001f76:	2308      	movs	r3, #8
 8001f78:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001f7a:	2302      	movs	r3, #2
 8001f7c:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001f7e:	2302      	movs	r3, #2
 8001f80:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8001f82:	2380      	movs	r3, #128	; 0x80
 8001f84:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001f86:	2320      	movs	r3, #32
 8001f88:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f94:	463b      	mov	r3, r7
 8001f96:	4618      	mov	r0, r3
 8001f98:	f008 ff68 	bl	800ae6c <HAL_RCCEx_PeriphCLKConfig>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8001fa2:	f000 f901 	bl	80021a8 <Error_Handler>
  }
}
 8001fa6:	bf00      	nop
 8001fa8:	37c0      	adds	r7, #192	; 0xc0
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
	...

08001fb0 <system_setup>:

/* USER CODE BEGIN 4 */
void system_setup() {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
	// 6 -- Init ADC DMA
	// 7 -- Start UART receive interrupts


	// ---- 1 ---- //
	packet_event_flags = osEventFlagsNew(NULL);
 8001fb4:	2000      	movs	r0, #0
 8001fb6:	f010 ff48 	bl	8012e4a <osEventFlagsNew>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	4a1a      	ldr	r2, [pc, #104]	; (8002028 <system_setup+0x78>)
 8001fbe:	6013      	str	r3, [r2, #0]
    if (packet_event_flags == NULL) {
 8001fc0:	4b19      	ldr	r3, [pc, #100]	; (8002028 <system_setup+0x78>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d100      	bne.n	8001fca <system_setup+0x1a>
        while (1);
 8001fc8:	e7fe      	b.n	8001fc8 <system_setup+0x18>
    }

    utility_event_flags = osEventFlagsNew(NULL);
 8001fca:	2000      	movs	r0, #0
 8001fcc:	f010 ff3d 	bl	8012e4a <osEventFlagsNew>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	4a16      	ldr	r2, [pc, #88]	; (800202c <system_setup+0x7c>)
 8001fd4:	6013      	str	r3, [r2, #0]
    if (utility_event_flags == NULL) {
 8001fd6:	4b15      	ldr	r3, [pc, #84]	; (800202c <system_setup+0x7c>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d100      	bne.n	8001fe0 <system_setup+0x30>
        while (1);
 8001fde:	e7fe      	b.n	8001fde <system_setup+0x2e>
    }

    mode_event_flags = osEventFlagsNew(NULL);
 8001fe0:	2000      	movs	r0, #0
 8001fe2:	f010 ff32 	bl	8012e4a <osEventFlagsNew>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	4a11      	ldr	r2, [pc, #68]	; (8002030 <system_setup+0x80>)
 8001fea:	6013      	str	r3, [r2, #0]
    if (mode_event_flags == NULL) {
 8001fec:	4b10      	ldr	r3, [pc, #64]	; (8002030 <system_setup+0x80>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d100      	bne.n	8001ff6 <system_setup+0x46>
        while (1);
 8001ff4:	e7fe      	b.n	8001ff4 <system_setup+0x44>
    }



	// ---- 3 ---- //
	if (!voltage_monitor_init()) {
 8001ff6:	f001 fc61 	bl	80038bc <voltage_monitor_init>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d100      	bne.n	8002002 <system_setup+0x52>
		while (1);
 8002000:	e7fe      	b.n	8002000 <system_setup+0x50>
	}


	// ---- 5 ---- //
	TIM2->CCR4 = 312;
 8002002:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002006:	f44f 729c 	mov.w	r2, #312	; 0x138
 800200a:	641a      	str	r2, [r3, #64]	; 0x40

	// ---- 6 ---- //
	if (!init_adc_dma()) {
 800200c:	f000 fb6c 	bl	80026e8 <init_adc_dma>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d100      	bne.n	8002018 <system_setup+0x68>
		while (1);
 8002016:	e7fe      	b.n	8002016 <system_setup+0x66>
	}

	// ---- 7 ---- //
	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 8002018:	2201      	movs	r2, #1
 800201a:	4906      	ldr	r1, [pc, #24]	; (8002034 <system_setup+0x84>)
 800201c:	4806      	ldr	r0, [pc, #24]	; (8002038 <system_setup+0x88>)
 800201e:	f00e f945 	bl	80102ac <HAL_UART_Receive_IT>

}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	24001914 	.word	0x24001914
 800202c:	24001918 	.word	0x24001918
 8002030:	2400191c 	.word	0x2400191c
 8002034:	24001920 	.word	0x24001920
 8002038:	24001bc0 	.word	0x24001bc0

0800203c <sync>:

void sync() {
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
	send_ACK();
 8002042:	f000 f81f 	bl	8002084 <send_ACK>

	uint8_t key;

	// Wait for 0xFF to be received
	HAL_UART_AbortReceive(&huart1);
 8002046:	480d      	ldr	r0, [pc, #52]	; (800207c <sync+0x40>)
 8002048:	f00e f97c 	bl	8010344 <HAL_UART_AbortReceive>
	do {
		HAL_UART_Receive(&huart1, UART_RX_BUFFER, 9, 100);
 800204c:	2364      	movs	r3, #100	; 0x64
 800204e:	2209      	movs	r2, #9
 8002050:	490b      	ldr	r1, [pc, #44]	; (8002080 <sync+0x44>)
 8002052:	480a      	ldr	r0, [pc, #40]	; (800207c <sync+0x40>)
 8002054:	f00e f862 	bl	801011c <HAL_UART_Receive>
		key = UART_RX_BUFFER[0];
 8002058:	4b09      	ldr	r3, [pc, #36]	; (8002080 <sync+0x44>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	71fb      	strb	r3, [r7, #7]
	} while (key != 0xFF);
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	2bff      	cmp	r3, #255	; 0xff
 8002062:	d1f3      	bne.n	800204c <sync+0x10>

	//calibrateRTC(UART_RX_BUFFER); // TODO: calibrate rtc
	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 8002064:	2201      	movs	r2, #1
 8002066:	4906      	ldr	r1, [pc, #24]	; (8002080 <sync+0x44>)
 8002068:	4804      	ldr	r0, [pc, #16]	; (800207c <sync+0x40>)
 800206a:	f00e f91f 	bl	80102ac <HAL_UART_Receive_IT>

	send_ACK();
 800206e:	f000 f809 	bl	8002084 <send_ACK>
}
 8002072:	bf00      	nop
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	24001bc0 	.word	0x24001bc0
 8002080:	24001920 	.word	0x24001920

08002084 <send_ACK>:

void send_ACK() {
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
	static uint8_t tx_buffer[1];

	tx_buffer[0] = ACK;
 8002088:	4b05      	ldr	r3, [pc, #20]	; (80020a0 <send_ACK+0x1c>)
 800208a:	22ff      	movs	r2, #255	; 0xff
 800208c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, tx_buffer, 1, 100);
 800208e:	2364      	movs	r3, #100	; 0x64
 8002090:	2201      	movs	r2, #1
 8002092:	4903      	ldr	r1, [pc, #12]	; (80020a0 <send_ACK+0x1c>)
 8002094:	4803      	ldr	r0, [pc, #12]	; (80020a4 <send_ACK+0x20>)
 8002096:	f00d ffb3 	bl	8010000 <HAL_UART_Transmit>
}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	2400196c 	.word	0x2400196c
 80020a4:	24001bc0 	.word	0x24001bc0

080020a8 <get_current_step>:
	tx_buffer[0] = NACK;
	HAL_UART_Transmit(&huart1, tx_buffer, 1, 100);

}

uint8_t get_current_step() {
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
	int dac_value;

	dac_value = DAC1->DHR12R1;
 80020ae:	4b2e      	ldr	r3, [pc, #184]	; (8002168 <get_current_step+0xc0>)
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	607b      	str	r3, [r7, #4]

	switch (dac_value) {
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f640 72ff 	movw	r2, #4095	; 0xfff
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d04a      	beq.n	8002154 <get_current_step+0xac>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020c4:	da48      	bge.n	8002158 <get_current_step+0xb0>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	f640 628b 	movw	r2, #3723	; 0xe8b
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d03f      	beq.n	8002150 <get_current_step+0xa8>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f640 628b 	movw	r2, #3723	; 0xe8b
 80020d6:	4293      	cmp	r3, r2
 80020d8:	dc3e      	bgt.n	8002158 <get_current_step+0xb0>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f640 421f 	movw	r2, #3103	; 0xc1f
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d033      	beq.n	800214c <get_current_step+0xa4>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f5b3 6f42 	cmp.w	r3, #3104	; 0xc20
 80020ea:	da35      	bge.n	8002158 <get_current_step+0xb0>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f640 12b2 	movw	r2, #2482	; 0x9b2
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d028      	beq.n	8002148 <get_current_step+0xa0>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f640 12b2 	movw	r2, #2482	; 0x9b2
 80020fc:	4293      	cmp	r3, r2
 80020fe:	dc2b      	bgt.n	8002158 <get_current_step+0xb0>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f240 7245 	movw	r2, #1861	; 0x745
 8002106:	4293      	cmp	r3, r2
 8002108:	d01c      	beq.n	8002144 <get_current_step+0x9c>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f240 7245 	movw	r2, #1861	; 0x745
 8002110:	4293      	cmp	r3, r2
 8002112:	dc21      	bgt.n	8002158 <get_current_step+0xb0>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f240 42d9 	movw	r2, #1241	; 0x4d9
 800211a:	4293      	cmp	r3, r2
 800211c:	d010      	beq.n	8002140 <get_current_step+0x98>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	f240 42d9 	movw	r2, #1241	; 0x4d9
 8002124:	4293      	cmp	r3, r2
 8002126:	dc17      	bgt.n	8002158 <get_current_step+0xb0>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d004      	beq.n	8002138 <get_current_step+0x90>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f5b3 7f1b 	cmp.w	r3, #620	; 0x26c
 8002134:	d002      	beq.n	800213c <get_current_step+0x94>
 8002136:	e00f      	b.n	8002158 <get_current_step+0xb0>
	case 0:
		return 0;
 8002138:	2300      	movs	r3, #0
 800213a:	e00e      	b.n	800215a <get_current_step+0xb2>
	case 620:
		return 1;
 800213c:	2301      	movs	r3, #1
 800213e:	e00c      	b.n	800215a <get_current_step+0xb2>
	case 1241:
		return 2;
 8002140:	2302      	movs	r3, #2
 8002142:	e00a      	b.n	800215a <get_current_step+0xb2>
	case 1861:
		return 3;
 8002144:	2303      	movs	r3, #3
 8002146:	e008      	b.n	800215a <get_current_step+0xb2>
	case 2482:
		return 4;
 8002148:	2304      	movs	r3, #4
 800214a:	e006      	b.n	800215a <get_current_step+0xb2>
	case 3103:
		return 5;
 800214c:	2305      	movs	r3, #5
 800214e:	e004      	b.n	800215a <get_current_step+0xb2>
	case 3723:
		return 6;
 8002150:	2306      	movs	r3, #6
 8002152:	e002      	b.n	800215a <get_current_step+0xb2>
	case 4095:
		return 7;
 8002154:	2307      	movs	r3, #7
 8002156:	e000      	b.n	800215a <get_current_step+0xb2>
	default:
		return -1;
 8002158:	23ff      	movs	r3, #255	; 0xff
	}
}
 800215a:	4618      	mov	r0, r3
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	40007400 	.word	0x40007400

0800216c <enter_stop>:

void enter_stop() {
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
	  send_ACK();
 8002170:	f7ff ff88 	bl	8002084 <send_ACK>

	  vTaskSuspendAll();
 8002174:	f012 fa00 	bl	8014578 <vTaskSuspendAll>
	  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8002178:	2101      	movs	r1, #1
 800217a:	2001      	movs	r0, #1
 800217c:	f007 fdd8 	bl	8009d30 <HAL_PWR_EnterSTOPMode>

		// When MCU is triggered to wake up, it resumes right here.
		// That's why it looks like we enter stop mode and then instantly
		// configure the clock and resume tasks, but in reality the MCU
		// just stops right here.
	  NVIC_SystemReset();
 8002180:	f7ff f984 	bl	800148c <__NVIC_SystemReset>

08002184 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a04      	ldr	r2, [pc, #16]	; (80021a4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d101      	bne.n	800219a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002196:	f001 fe59 	bl	8003e4c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800219a:	bf00      	nop
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40001000 	.word	0x40001000

080021a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80021ac:	b672      	cpsid	i
}
 80021ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80021b0:	e7fe      	b.n	80021b0 <Error_Handler+0x8>
	...

080021b4 <create_pmt_packet>:
uint32_t erpa_seq = 0;
uint16_t hk_seq = 0;



void create_pmt_packet() {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b086      	sub	sp, #24
 80021b8:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)) {
 80021ba:	bf00      	nop
 80021bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021c0:	481c      	ldr	r0, [pc, #112]	; (8002234 <create_pmt_packet+0x80>)
 80021c2:	f006 ff77 	bl	80090b4 <HAL_GPIO_ReadPin>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d1f7      	bne.n	80021bc <create_pmt_packet+0x8>
	}
	uint8_t buffer[PMT_DATA_SIZE];
	uint8_t pmt_spi[2];
	uint8_t uptime[UPTIME_SIZE];

	get_uptime(uptime);
 80021cc:	1d3b      	adds	r3, r7, #4
 80021ce:	4618      	mov	r0, r3
 80021d0:	f001 f9ca 	bl	8003568 <get_uptime>
	sample_pmt_spi(pmt_spi);
 80021d4:	f107 0308 	add.w	r3, r7, #8
 80021d8:	4618      	mov	r0, r3
 80021da:	f000 fac5 	bl	8002768 <sample_pmt_spi>

	buffer[0] = PMT_SYNC;
 80021de:	23bb      	movs	r3, #187	; 0xbb
 80021e0:	733b      	strb	r3, [r7, #12]
	buffer[1] = PMT_SYNC;
 80021e2:	23bb      	movs	r3, #187	; 0xbb
 80021e4:	737b      	strb	r3, [r7, #13]
	buffer[2] = ((pmt_seq & 0xFF00) >> 8);
 80021e6:	4b14      	ldr	r3, [pc, #80]	; (8002238 <create_pmt_packet+0x84>)
 80021e8:	881b      	ldrh	r3, [r3, #0]
 80021ea:	0a1b      	lsrs	r3, r3, #8
 80021ec:	b29b      	uxth	r3, r3
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	73bb      	strb	r3, [r7, #14]
	buffer[3] = (pmt_seq & 0xFF);
 80021f2:	4b11      	ldr	r3, [pc, #68]	; (8002238 <create_pmt_packet+0x84>)
 80021f4:	881b      	ldrh	r3, [r3, #0]
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	73fb      	strb	r3, [r7, #15]
	buffer[4] = pmt_spi[0];
 80021fa:	7a3b      	ldrb	r3, [r7, #8]
 80021fc:	743b      	strb	r3, [r7, #16]
	buffer[5] = pmt_spi[1];
 80021fe:	7a7b      	ldrb	r3, [r7, #9]
 8002200:	747b      	strb	r3, [r7, #17]
	buffer[6] = uptime[0];
 8002202:	793b      	ldrb	r3, [r7, #4]
 8002204:	74bb      	strb	r3, [r7, #18]
	buffer[7] = uptime[1];
 8002206:	797b      	ldrb	r3, [r7, #5]
 8002208:	74fb      	strb	r3, [r7, #19]
	buffer[8] = uptime[2];
 800220a:	79bb      	ldrb	r3, [r7, #6]
 800220c:	753b      	strb	r3, [r7, #20]
	buffer[9] = uptime[3];
 800220e:	79fb      	ldrb	r3, [r7, #7]
 8002210:	757b      	strb	r3, [r7, #21]

	HAL_UART_Transmit(&huart1, buffer, PMT_DATA_SIZE, 100);
 8002212:	f107 010c 	add.w	r1, r7, #12
 8002216:	2364      	movs	r3, #100	; 0x64
 8002218:	220a      	movs	r2, #10
 800221a:	4808      	ldr	r0, [pc, #32]	; (800223c <create_pmt_packet+0x88>)
 800221c:	f00d fef0 	bl	8010000 <HAL_UART_Transmit>

	pmt_seq++;
 8002220:	4b05      	ldr	r3, [pc, #20]	; (8002238 <create_pmt_packet+0x84>)
 8002222:	881b      	ldrh	r3, [r3, #0]
 8002224:	3301      	adds	r3, #1
 8002226:	b29a      	uxth	r2, r3
 8002228:	4b03      	ldr	r3, [pc, #12]	; (8002238 <create_pmt_packet+0x84>)
 800222a:	801a      	strh	r2, [r3, #0]
}
 800222c:	bf00      	nop
 800222e:	3718      	adds	r7, #24
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	58020000 	.word	0x58020000
 8002238:	2400196e 	.word	0x2400196e
 800223c:	24001bc0 	.word	0x24001bc0

08002240 <create_erpa_packet>:


void create_erpa_packet() {
 8002240:	b580      	push	{r7, lr}
 8002242:	b088      	sub	sp, #32
 8002244:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11)) {
 8002246:	bf00      	nop
 8002248:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800224c:	4828      	ldr	r0, [pc, #160]	; (80022f0 <create_erpa_packet+0xb0>)
 800224e:	f006 ff31 	bl	80090b4 <HAL_GPIO_ReadPin>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1f7      	bne.n	8002248 <create_erpa_packet+0x8>

	uint8_t buffer[ERPA_DATA_SIZE];
	uint8_t erpa_spi[2];
	uint16_t erpa_adc[1];
	uint8_t uptime[UPTIME_SIZE];
	uint8_t sweep_step = -1;
 8002258:	23ff      	movs	r3, #255	; 0xff
 800225a:	77fb      	strb	r3, [r7, #31]

	get_uptime(uptime);
 800225c:	1d3b      	adds	r3, r7, #4
 800225e:	4618      	mov	r0, r3
 8002260:	f001 f982 	bl	8003568 <get_uptime>
	sweep_step = get_current_step();
 8002264:	f7ff ff20 	bl	80020a8 <get_current_step>
 8002268:	4603      	mov	r3, r0
 800226a:	77fb      	strb	r3, [r7, #31]

	sample_erpa_spi(erpa_spi);
 800226c:	f107 030c 	add.w	r3, r7, #12
 8002270:	4618      	mov	r0, r3
 8002272:	f000 fa9d 	bl	80027b0 <sample_erpa_spi>
	sample_erpa_adc(erpa_adc);
 8002276:	f107 0308 	add.w	r3, r7, #8
 800227a:	4618      	mov	r0, r3
 800227c:	f000 fabc 	bl	80027f8 <sample_erpa_adc>

	buffer[0] = ERPA_SYNC;
 8002280:	23aa      	movs	r3, #170	; 0xaa
 8002282:	743b      	strb	r3, [r7, #16]
	buffer[1] = ERPA_SYNC;
 8002284:	23aa      	movs	r3, #170	; 0xaa
 8002286:	747b      	strb	r3, [r7, #17]
	buffer[2] = ((erpa_seq >> 16) & 0xFF);
 8002288:	4b1a      	ldr	r3, [pc, #104]	; (80022f4 <create_erpa_packet+0xb4>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	0c1b      	lsrs	r3, r3, #16
 800228e:	b2db      	uxtb	r3, r3
 8002290:	74bb      	strb	r3, [r7, #18]
	buffer[3] = ((erpa_seq >> 8) & 0xFF);
 8002292:	4b18      	ldr	r3, [pc, #96]	; (80022f4 <create_erpa_packet+0xb4>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	0a1b      	lsrs	r3, r3, #8
 8002298:	b2db      	uxtb	r3, r3
 800229a:	74fb      	strb	r3, [r7, #19]
	buffer[4] = erpa_seq & 0xFF;
 800229c:	4b15      	ldr	r3, [pc, #84]	; (80022f4 <create_erpa_packet+0xb4>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	753b      	strb	r3, [r7, #20]
	buffer[5] = sweep_step;
 80022a4:	7ffb      	ldrb	r3, [r7, #31]
 80022a6:	757b      	strb	r3, [r7, #21]
	buffer[6] = ((erpa_adc[0] & 0xFF00) >> 8);	// SWP Monitored MSB
 80022a8:	893b      	ldrh	r3, [r7, #8]
 80022aa:	0a1b      	lsrs	r3, r3, #8
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	75bb      	strb	r3, [r7, #22]
	buffer[7] = (erpa_adc[0] & 0xFF);           // SWP Monitored LSB
 80022b2:	893b      	ldrh	r3, [r7, #8]
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	75fb      	strb	r3, [r7, #23]
	buffer[8] = erpa_spi[0];					// ERPA eADC MSB
 80022b8:	7b3b      	ldrb	r3, [r7, #12]
 80022ba:	763b      	strb	r3, [r7, #24]
	buffer[9] = erpa_spi[1];					// ERPA eADC LSB
 80022bc:	7b7b      	ldrb	r3, [r7, #13]
 80022be:	767b      	strb	r3, [r7, #25]
	buffer[10] = uptime[0];
 80022c0:	793b      	ldrb	r3, [r7, #4]
 80022c2:	76bb      	strb	r3, [r7, #26]
	buffer[11] = uptime[1];
 80022c4:	797b      	ldrb	r3, [r7, #5]
 80022c6:	76fb      	strb	r3, [r7, #27]
	buffer[12] = uptime[2];
 80022c8:	79bb      	ldrb	r3, [r7, #6]
 80022ca:	773b      	strb	r3, [r7, #28]
	buffer[13] = uptime[3];
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	777b      	strb	r3, [r7, #29]

	HAL_UART_Transmit(&huart1, buffer, ERPA_DATA_SIZE, 100);
 80022d0:	f107 0110 	add.w	r1, r7, #16
 80022d4:	2364      	movs	r3, #100	; 0x64
 80022d6:	220e      	movs	r2, #14
 80022d8:	4807      	ldr	r0, [pc, #28]	; (80022f8 <create_erpa_packet+0xb8>)
 80022da:	f00d fe91 	bl	8010000 <HAL_UART_Transmit>

	erpa_seq++;
 80022de:	4b05      	ldr	r3, [pc, #20]	; (80022f4 <create_erpa_packet+0xb4>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	3301      	adds	r3, #1
 80022e4:	4a03      	ldr	r2, [pc, #12]	; (80022f4 <create_erpa_packet+0xb4>)
 80022e6:	6013      	str	r3, [r2, #0]
}
 80022e8:	bf00      	nop
 80022ea:	3720      	adds	r7, #32
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	58020400 	.word	0x58020400
 80022f4:	24001970 	.word	0x24001970
 80022f8:	24001bc0 	.word	0x24001bc0

080022fc <create_hk_packet>:


void create_hk_packet() {
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b094      	sub	sp, #80	; 0x50
 8002300:	af00      	add	r7, sp, #0
	VOLTAGE_RAIL *rail_monitor_ptr;
	uint8_t buffer[HK_DATA_SIZE];
	uint8_t timestamp[TIMESTAMP_SIZE];
	uint8_t uptime[UPTIME_SIZE];

	get_uptime(uptime);
 8002302:	1d3b      	adds	r3, r7, #4
 8002304:	4618      	mov	r0, r3
 8002306:	f001 f92f 	bl	8003568 <get_uptime>
	get_timestamp(timestamp);
 800230a:	f107 0308 	add.w	r3, r7, #8
 800230e:	4618      	mov	r0, r3
 8002310:	f001 f97a 	bl	8003608 <get_timestamp>
	rail_monitor_ptr = get_rail_monitor();
 8002314:	f001 fcb0 	bl	8003c78 <get_rail_monitor>
 8002318:	64f8      	str	r0, [r7, #76]	; 0x4c


	buffer[0] = HK_SYNC;                     	// HK SYNC 0xCC MSB
 800231a:	23cc      	movs	r3, #204	; 0xcc
 800231c:	753b      	strb	r3, [r7, #20]
	buffer[1] = HK_SYNC;                     	// HK SYNC 0xCC LSB
 800231e:	23cc      	movs	r3, #204	; 0xcc
 8002320:	757b      	strb	r3, [r7, #21]
	buffer[2] = ((hk_seq & 0xFF00) >> 8);    	// HK SEQ # MSB
 8002322:	4b9b      	ldr	r3, [pc, #620]	; (8002590 <create_hk_packet+0x294>)
 8002324:	881b      	ldrh	r3, [r3, #0]
 8002326:	0a1b      	lsrs	r3, r3, #8
 8002328:	b29b      	uxth	r3, r3
 800232a:	b2db      	uxtb	r3, r3
 800232c:	75bb      	strb	r3, [r7, #22]
	buffer[3] = (hk_seq & 0xFF);             	// HK SEQ # LSB
 800232e:	4b98      	ldr	r3, [pc, #608]	; (8002590 <create_hk_packet+0x294>)
 8002330:	881b      	ldrh	r3, [r3, #0]
 8002332:	b2db      	uxtb	r3, r3
 8002334:	75fb      	strb	r3, [r7, #23]
	buffer[4] = ((rail_monitor_ptr[RAIL_vsense].data & 0xFF00) >> 8);		// HK vsense MSB
 8002336:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002338:	889b      	ldrh	r3, [r3, #4]
 800233a:	0a1b      	lsrs	r3, r3, #8
 800233c:	b29b      	uxth	r3, r3
 800233e:	b2db      	uxtb	r3, r3
 8002340:	763b      	strb	r3, [r7, #24]
	buffer[5] = (rail_monitor_ptr[RAIL_vsense].data & 0xFF);				// HK vsense LSB
 8002342:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002344:	889b      	ldrh	r3, [r3, #4]
 8002346:	b2db      	uxtb	r3, r3
 8002348:	767b      	strb	r3, [r7, #25]
	buffer[6] = ((rail_monitor_ptr[RAIL_vrefint].data & 0xFF00) >> 8);		// HK vrefint MSB
 800234a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800234c:	330a      	adds	r3, #10
 800234e:	889b      	ldrh	r3, [r3, #4]
 8002350:	0a1b      	lsrs	r3, r3, #8
 8002352:	b29b      	uxth	r3, r3
 8002354:	b2db      	uxtb	r3, r3
 8002356:	76bb      	strb	r3, [r7, #26]
	buffer[7] = (rail_monitor_ptr[RAIL_vrefint].data & 0xFF);				// HK vrefint LSB
 8002358:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800235a:	330a      	adds	r3, #10
 800235c:	889b      	ldrh	r3, [r3, #4]
 800235e:	b2db      	uxtb	r3, r3
 8002360:	76fb      	strb	r3, [r7, #27]
	buffer[8] = ((rail_monitor_ptr[RAIL_TEMP1].data & 0xFF00) >> 8);	// HK TEMP1 MSB
 8002362:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002364:	3314      	adds	r3, #20
 8002366:	889b      	ldrh	r3, [r3, #4]
 8002368:	0a1b      	lsrs	r3, r3, #8
 800236a:	b29b      	uxth	r3, r3
 800236c:	b2db      	uxtb	r3, r3
 800236e:	773b      	strb	r3, [r7, #28]
	buffer[9] = (rail_monitor_ptr[RAIL_TEMP1].data & 0xFF);				// HK TEMP1 LSB
 8002370:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002372:	3314      	adds	r3, #20
 8002374:	889b      	ldrh	r3, [r3, #4]
 8002376:	b2db      	uxtb	r3, r3
 8002378:	777b      	strb	r3, [r7, #29]
	buffer[10] = ((rail_monitor_ptr[RAIL_TEMP2].data & 0xFF00) >> 8);	// HK TEMP2 MSB
 800237a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800237c:	331e      	adds	r3, #30
 800237e:	889b      	ldrh	r3, [r3, #4]
 8002380:	0a1b      	lsrs	r3, r3, #8
 8002382:	b29b      	uxth	r3, r3
 8002384:	b2db      	uxtb	r3, r3
 8002386:	77bb      	strb	r3, [r7, #30]
	buffer[11] = (rail_monitor_ptr[RAIL_TEMP2].data & 0xFF);			// HK TEMP2 LSB
 8002388:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800238a:	331e      	adds	r3, #30
 800238c:	889b      	ldrh	r3, [r3, #4]
 800238e:	b2db      	uxtb	r3, r3
 8002390:	77fb      	strb	r3, [r7, #31]
	buffer[12] = ((rail_monitor_ptr[RAIL_TEMP3].data & 0xFF00) >> 8);	// HK TEMP3 MSB
 8002392:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002394:	3328      	adds	r3, #40	; 0x28
 8002396:	889b      	ldrh	r3, [r3, #4]
 8002398:	0a1b      	lsrs	r3, r3, #8
 800239a:	b29b      	uxth	r3, r3
 800239c:	b2db      	uxtb	r3, r3
 800239e:	f887 3020 	strb.w	r3, [r7, #32]
	buffer[13] = (rail_monitor_ptr[RAIL_TEMP3].data & 0xFF);			// HK TEMP3 LSB
 80023a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023a4:	3328      	adds	r3, #40	; 0x28
 80023a6:	889b      	ldrh	r3, [r3, #4]
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	buffer[14] = ((rail_monitor_ptr[RAIL_TEMP4].data & 0xFF00) >> 8);	// HK TEMP4 MSB
 80023ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023b0:	3332      	adds	r3, #50	; 0x32
 80023b2:	889b      	ldrh	r3, [r3, #4]
 80023b4:	0a1b      	lsrs	r3, r3, #8
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	buffer[15] = (rail_monitor_ptr[RAIL_TEMP4].data & 0xFF);			// HK TEMP4 LSB
 80023be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023c0:	3332      	adds	r3, #50	; 0x32
 80023c2:	889b      	ldrh	r3, [r3, #4]
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	buffer[16] = ((rail_monitor_ptr[RAIL_busvmon].data & 0xFF00) >> 8);	// HK BUSvmon MSB
 80023ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023cc:	333c      	adds	r3, #60	; 0x3c
 80023ce:	889b      	ldrh	r3, [r3, #4]
 80023d0:	0a1b      	lsrs	r3, r3, #8
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	buffer[17] = (rail_monitor_ptr[RAIL_busvmon].data & 0xFF);				// HK BUSvmon LSB
 80023da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023dc:	333c      	adds	r3, #60	; 0x3c
 80023de:	889b      	ldrh	r3, [r3, #4]
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	buffer[18] = ((rail_monitor_ptr[RAIL_busimon].data & 0xFF00) >> 8);	// HK BUSimon MSB
 80023e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023e8:	3346      	adds	r3, #70	; 0x46
 80023ea:	889b      	ldrh	r3, [r3, #4]
 80023ec:	0a1b      	lsrs	r3, r3, #8
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	buffer[19] = (rail_monitor_ptr[RAIL_busimon].data & 0xFF);				// HK BUSimon LSB
 80023f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023f8:	3346      	adds	r3, #70	; 0x46
 80023fa:	889b      	ldrh	r3, [r3, #4]
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	buffer[20] = ((rail_monitor_ptr[RAIL_2v5].data & 0xFF00) >> 8);		// HK 2v5mon MSB
 8002402:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002404:	3350      	adds	r3, #80	; 0x50
 8002406:	889b      	ldrh	r3, [r3, #4]
 8002408:	0a1b      	lsrs	r3, r3, #8
 800240a:	b29b      	uxth	r3, r3
 800240c:	b2db      	uxtb	r3, r3
 800240e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	buffer[21] = (rail_monitor_ptr[RAIL_2v5].data & 0xFF);					// HK 2v5mon LSB
 8002412:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002414:	3350      	adds	r3, #80	; 0x50
 8002416:	889b      	ldrh	r3, [r3, #4]
 8002418:	b2db      	uxtb	r3, r3
 800241a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	buffer[22] = ((rail_monitor_ptr[RAIL_3v3].data & 0xFF00) >> 8);		// HK 3v3mon MSB
 800241e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002420:	335a      	adds	r3, #90	; 0x5a
 8002422:	889b      	ldrh	r3, [r3, #4]
 8002424:	0a1b      	lsrs	r3, r3, #8
 8002426:	b29b      	uxth	r3, r3
 8002428:	b2db      	uxtb	r3, r3
 800242a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	buffer[23] = (rail_monitor_ptr[RAIL_3v3].data & 0xFF);					// HK 3v3mon LSB
 800242e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002430:	335a      	adds	r3, #90	; 0x5a
 8002432:	889b      	ldrh	r3, [r3, #4]
 8002434:	b2db      	uxtb	r3, r3
 8002436:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	buffer[24] = ((rail_monitor_ptr[RAIL_5v].data & 0xFF00) >> 8);			// HK 5vmon MSB
 800243a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800243c:	3364      	adds	r3, #100	; 0x64
 800243e:	889b      	ldrh	r3, [r3, #4]
 8002440:	0a1b      	lsrs	r3, r3, #8
 8002442:	b29b      	uxth	r3, r3
 8002444:	b2db      	uxtb	r3, r3
 8002446:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	buffer[25] = (rail_monitor_ptr[RAIL_5v].data & 0xFF);					// HK 5vmon LSB
 800244a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800244c:	3364      	adds	r3, #100	; 0x64
 800244e:	889b      	ldrh	r3, [r3, #4]
 8002450:	b2db      	uxtb	r3, r3
 8002452:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	buffer[26] = ((rail_monitor_ptr[RAIL_n3v3].data & 0xFF00) >> 8);		// HK n3v3mon MSB
 8002456:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002458:	336e      	adds	r3, #110	; 0x6e
 800245a:	889b      	ldrh	r3, [r3, #4]
 800245c:	0a1b      	lsrs	r3, r3, #8
 800245e:	b29b      	uxth	r3, r3
 8002460:	b2db      	uxtb	r3, r3
 8002462:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	buffer[27] = (rail_monitor_ptr[RAIL_n3v3].data & 0xFF);				// HK n3v3mon LSB
 8002466:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002468:	336e      	adds	r3, #110	; 0x6e
 800246a:	889b      	ldrh	r3, [r3, #4]
 800246c:	b2db      	uxtb	r3, r3
 800246e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	buffer[28] = ((rail_monitor_ptr[RAIL_n5v].data & 0xFF00) >> 8);		// HK n5vmon MSB
 8002472:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002474:	3378      	adds	r3, #120	; 0x78
 8002476:	889b      	ldrh	r3, [r3, #4]
 8002478:	0a1b      	lsrs	r3, r3, #8
 800247a:	b29b      	uxth	r3, r3
 800247c:	b2db      	uxtb	r3, r3
 800247e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	buffer[29] = (rail_monitor_ptr[RAIL_n5v].data & 0xFF);					// HK n5vmon LSB
 8002482:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002484:	3378      	adds	r3, #120	; 0x78
 8002486:	889b      	ldrh	r3, [r3, #4]
 8002488:	b2db      	uxtb	r3, r3
 800248a:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	buffer[30] = ((rail_monitor_ptr[RAIL_15v].data & 0xFF00) >> 8);		// HK 15vmon MSB
 800248e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002490:	3382      	adds	r3, #130	; 0x82
 8002492:	889b      	ldrh	r3, [r3, #4]
 8002494:	0a1b      	lsrs	r3, r3, #8
 8002496:	b29b      	uxth	r3, r3
 8002498:	b2db      	uxtb	r3, r3
 800249a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	buffer[31] = (rail_monitor_ptr[RAIL_15v].data & 0xFF);					// HK 15vmon LSB
 800249e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024a0:	3382      	adds	r3, #130	; 0x82
 80024a2:	889b      	ldrh	r3, [r3, #4]
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	buffer[32] = ((rail_monitor_ptr[RAIL_5vref].data & 0xFF00) >> 8);		// HK 5vrefmon MSB
 80024aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024ac:	338c      	adds	r3, #140	; 0x8c
 80024ae:	889b      	ldrh	r3, [r3, #4]
 80024b0:	0a1b      	lsrs	r3, r3, #8
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	buffer[33] = (rail_monitor_ptr[RAIL_5vref].data & 0xFF);				// HK 5vrefmon LSB
 80024ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024bc:	338c      	adds	r3, #140	; 0x8c
 80024be:	889b      	ldrh	r3, [r3, #4]
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	buffer[34] = ((rail_monitor_ptr[RAIL_n200v].data & 0xFF00) >> 8);		// HK n150vmon MSB
 80024c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024c8:	3396      	adds	r3, #150	; 0x96
 80024ca:	889b      	ldrh	r3, [r3, #4]
 80024cc:	0a1b      	lsrs	r3, r3, #8
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	buffer[35] = (rail_monitor_ptr[RAIL_n200v].data & 0xFF);				// HK n150vmon LSB
 80024d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024d8:	3396      	adds	r3, #150	; 0x96
 80024da:	889b      	ldrh	r3, [r3, #4]
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	buffer[36] = ((rail_monitor_ptr[RAIL_n800v].data & 0xFF00) >> 8);		// HK n800vmon MSB
 80024e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024e4:	33a0      	adds	r3, #160	; 0xa0
 80024e6:	889b      	ldrh	r3, [r3, #4]
 80024e8:	0a1b      	lsrs	r3, r3, #8
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	buffer[37] = (rail_monitor_ptr[RAIL_n800v].data & 0xFF);				// HK n800vmon LSB
 80024f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024f4:	33a0      	adds	r3, #160	; 0xa0
 80024f6:	889b      	ldrh	r3, [r3, #4]
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	buffer[38] = ((rail_monitor_ptr[RAIL_TMP1].data & 0xFF00) >> 8);  // TEMPURATURE 1 MSB
 80024fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002500:	33aa      	adds	r3, #170	; 0xaa
 8002502:	889b      	ldrh	r3, [r3, #4]
 8002504:	0a1b      	lsrs	r3, r3, #8
 8002506:	b29b      	uxth	r3, r3
 8002508:	b2db      	uxtb	r3, r3
 800250a:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	buffer[39] = (rail_monitor_ptr[RAIL_TMP1].data & 0xFF);           // TEMPURATURE 1 LSB
 800250e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002510:	33aa      	adds	r3, #170	; 0xaa
 8002512:	889b      	ldrh	r3, [r3, #4]
 8002514:	b2db      	uxtb	r3, r3
 8002516:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	buffer[40] = timestamp[0];
 800251a:	7a3b      	ldrb	r3, [r7, #8]
 800251c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	buffer[41] = timestamp[1];
 8002520:	7a7b      	ldrb	r3, [r7, #9]
 8002522:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	buffer[42] = timestamp[2];
 8002526:	7abb      	ldrb	r3, [r7, #10]
 8002528:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	buffer[43] = timestamp[3];
 800252c:	7afb      	ldrb	r3, [r7, #11]
 800252e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	buffer[44] = timestamp[4];
 8002532:	7b3b      	ldrb	r3, [r7, #12]
 8002534:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	buffer[45] = timestamp[5];
 8002538:	7b7b      	ldrb	r3, [r7, #13]
 800253a:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	buffer[46] = timestamp[6];
 800253e:	7bbb      	ldrb	r3, [r7, #14]
 8002540:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	buffer[47] = timestamp[7];
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	buffer[48] = timestamp[8];
 800254a:	7c3b      	ldrb	r3, [r7, #16]
 800254c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
	buffer[49] = timestamp[9];
 8002550:	7c7b      	ldrb	r3, [r7, #17]
 8002552:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	buffer[50] = uptime[0];
 8002556:	793b      	ldrb	r3, [r7, #4]
 8002558:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
	buffer[51] = uptime[1];
 800255c:	797b      	ldrb	r3, [r7, #5]
 800255e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	buffer[52] = uptime[2];
 8002562:	79bb      	ldrb	r3, [r7, #6]
 8002564:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	buffer[53] = uptime[3];
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49

	HAL_UART_Transmit(&huart1, buffer, HK_DATA_SIZE, 100);
 800256e:	f107 0114 	add.w	r1, r7, #20
 8002572:	2364      	movs	r3, #100	; 0x64
 8002574:	2236      	movs	r2, #54	; 0x36
 8002576:	4807      	ldr	r0, [pc, #28]	; (8002594 <create_hk_packet+0x298>)
 8002578:	f00d fd42 	bl	8010000 <HAL_UART_Transmit>

	hk_seq++;
 800257c:	4b04      	ldr	r3, [pc, #16]	; (8002590 <create_hk_packet+0x294>)
 800257e:	881b      	ldrh	r3, [r3, #0]
 8002580:	3301      	adds	r3, #1
 8002582:	b29a      	uxth	r2, r3
 8002584:	4b02      	ldr	r3, [pc, #8]	; (8002590 <create_hk_packet+0x294>)
 8002586:	801a      	strh	r2, [r3, #0]
}
 8002588:	bf00      	nop
 800258a:	3750      	adds	r7, #80	; 0x50
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	24001974 	.word	0x24001974
 8002594:	24001bc0 	.word	0x24001bc0

08002598 <reset_packet_sequence_numbers>:
	HAL_UART_Transmit(&huart1, buffer, JUNK_PACKET_SIZE, 100);
}



void reset_packet_sequence_numbers() {
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
	pmt_seq = 0;
 800259c:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <reset_packet_sequence_numbers+0x20>)
 800259e:	2200      	movs	r2, #0
 80025a0:	801a      	strh	r2, [r3, #0]
	erpa_seq = 0;
 80025a2:	4b06      	ldr	r3, [pc, #24]	; (80025bc <reset_packet_sequence_numbers+0x24>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	601a      	str	r2, [r3, #0]
	hk_seq = 0;
 80025a8:	4b05      	ldr	r3, [pc, #20]	; (80025c0 <reset_packet_sequence_numbers+0x28>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	801a      	strh	r2, [r3, #0]
}
 80025ae:	bf00      	nop
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	2400196e 	.word	0x2400196e
 80025bc:	24001970 	.word	0x24001970
 80025c0:	24001974 	.word	0x24001974

080025c4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b086      	sub	sp, #24
 80025c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80025ca:	1d3b      	adds	r3, r7, #4
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]
 80025d0:	605a      	str	r2, [r3, #4]
 80025d2:	609a      	str	r2, [r3, #8]
 80025d4:	60da      	str	r2, [r3, #12]
 80025d6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80025d8:	2300      	movs	r3, #0
 80025da:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80025dc:	4b26      	ldr	r3, [pc, #152]	; (8002678 <MX_RTC_Init+0xb4>)
 80025de:	4a27      	ldr	r2, [pc, #156]	; (800267c <MX_RTC_Init+0xb8>)
 80025e0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80025e2:	4b25      	ldr	r3, [pc, #148]	; (8002678 <MX_RTC_Init+0xb4>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 100-1;
 80025e8:	4b23      	ldr	r3, [pc, #140]	; (8002678 <MX_RTC_Init+0xb4>)
 80025ea:	2263      	movs	r2, #99	; 0x63
 80025ec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 10000-1;
 80025ee:	4b22      	ldr	r3, [pc, #136]	; (8002678 <MX_RTC_Init+0xb4>)
 80025f0:	f242 720f 	movw	r2, #9999	; 0x270f
 80025f4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80025f6:	4b20      	ldr	r3, [pc, #128]	; (8002678 <MX_RTC_Init+0xb4>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80025fc:	4b1e      	ldr	r3, [pc, #120]	; (8002678 <MX_RTC_Init+0xb4>)
 80025fe:	2200      	movs	r2, #0
 8002600:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002602:	4b1d      	ldr	r3, [pc, #116]	; (8002678 <MX_RTC_Init+0xb4>)
 8002604:	2200      	movs	r2, #0
 8002606:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002608:	4b1b      	ldr	r3, [pc, #108]	; (8002678 <MX_RTC_Init+0xb4>)
 800260a:	2200      	movs	r2, #0
 800260c:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800260e:	481a      	ldr	r0, [pc, #104]	; (8002678 <MX_RTC_Init+0xb4>)
 8002610:	f00b f92a 	bl	800d868 <HAL_RTC_Init>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 800261a:	f7ff fdc5 	bl	80021a8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800261e:	2300      	movs	r3, #0
 8002620:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002622:	2300      	movs	r3, #0
 8002624:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002626:	2300      	movs	r3, #0
 8002628:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800262a:	2300      	movs	r3, #0
 800262c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800262e:	2300      	movs	r3, #0
 8002630:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002632:	1d3b      	adds	r3, r7, #4
 8002634:	2201      	movs	r2, #1
 8002636:	4619      	mov	r1, r3
 8002638:	480f      	ldr	r0, [pc, #60]	; (8002678 <MX_RTC_Init+0xb4>)
 800263a:	f00b f997 	bl	800d96c <HAL_RTC_SetTime>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8002644:	f7ff fdb0 	bl	80021a8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002648:	2301      	movs	r3, #1
 800264a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800264c:	2301      	movs	r3, #1
 800264e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002650:	2301      	movs	r3, #1
 8002652:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002654:	2300      	movs	r3, #0
 8002656:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002658:	463b      	mov	r3, r7
 800265a:	2201      	movs	r2, #1
 800265c:	4619      	mov	r1, r3
 800265e:	4806      	ldr	r0, [pc, #24]	; (8002678 <MX_RTC_Init+0xb4>)
 8002660:	f00b fa7e 	bl	800db60 <HAL_RTC_SetDate>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <MX_RTC_Init+0xaa>
  {
    Error_Handler();
 800266a:	f7ff fd9d 	bl	80021a8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800266e:	bf00      	nop
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	24001978 	.word	0x24001978
 800267c:	58004000 	.word	0x58004000

08002680 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b0b2      	sub	sp, #200	; 0xc8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002688:	f107 0308 	add.w	r3, r7, #8
 800268c:	22c0      	movs	r2, #192	; 0xc0
 800268e:	2100      	movs	r1, #0
 8002690:	4618      	mov	r0, r3
 8002692:	f013 fcdb 	bl	801604c <memset>
  if(rtcHandle->Instance==RTC)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a10      	ldr	r2, [pc, #64]	; (80026dc <HAL_RTC_MspInit+0x5c>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d118      	bne.n	80026d2 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80026a0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80026a4:	f04f 0300 	mov.w	r3, #0
 80026a8:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV25;
 80026ac:	4b0c      	ldr	r3, [pc, #48]	; (80026e0 <HAL_RTC_MspInit+0x60>)
 80026ae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026b2:	f107 0308 	add.w	r3, r7, #8
 80026b6:	4618      	mov	r0, r3
 80026b8:	f008 fbd8 	bl	800ae6c <HAL_RCCEx_PeriphCLKConfig>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <HAL_RTC_MspInit+0x46>
    {
      Error_Handler();
 80026c2:	f7ff fd71 	bl	80021a8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80026c6:	4b07      	ldr	r3, [pc, #28]	; (80026e4 <HAL_RTC_MspInit+0x64>)
 80026c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ca:	4a06      	ldr	r2, [pc, #24]	; (80026e4 <HAL_RTC_MspInit+0x64>)
 80026cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026d0:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80026d2:	bf00      	nop
 80026d4:	37c8      	adds	r7, #200	; 0xc8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	58004000 	.word	0x58004000
 80026e0:	00019300 	.word	0x00019300
 80026e4:	58024400 	.word	0x58024400

080026e8 <init_adc_dma>:

ALIGN_32BYTES(static uint16_t ADC1_raw_data[ADC1_NUM_CHANNELS]);
ALIGN_32BYTES(static uint16_t ADC3_raw_data[ADC3_NUM_CHANNELS]);

// Public Functions
uint8_t init_adc_dma() {
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 80026ee:	2300      	movs	r3, #0
 80026f0:	71fb      	strb	r3, [r7, #7]

	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY,
 80026f2:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80026f6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80026fa:	4817      	ldr	r0, [pc, #92]	; (8002758 <init_adc_dma+0x70>)
 80026fc:	f002 feba 	bl	8005474 <HAL_ADCEx_Calibration_Start>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <init_adc_dma+0x22>
	ADC_SINGLE_ENDED) != HAL_OK) {
		Error_Handler();
 8002706:	f7ff fd4f 	bl	80021a8 <Error_Handler>
	}

	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_raw_data,
 800270a:	220b      	movs	r2, #11
 800270c:	4913      	ldr	r1, [pc, #76]	; (800275c <init_adc_dma+0x74>)
 800270e:	4812      	ldr	r0, [pc, #72]	; (8002758 <init_adc_dma+0x70>)
 8002710:	f001 ff8e 	bl	8004630 <HAL_ADC_Start_DMA>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <init_adc_dma+0x36>
	ADC1_NUM_CHANNELS) != HAL_OK) {
		Error_Handler();
 800271a:	f7ff fd45 	bl	80021a8 <Error_Handler>
	}

	if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET_LINEARITY,
 800271e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002722:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002726:	480e      	ldr	r0, [pc, #56]	; (8002760 <init_adc_dma+0x78>)
 8002728:	f002 fea4 	bl	8005474 <HAL_ADCEx_Calibration_Start>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <init_adc_dma+0x4e>
	ADC_SINGLE_ENDED) != HAL_OK) {
		Error_Handler();
 8002732:	f7ff fd39 	bl	80021a8 <Error_Handler>
	}

	if (HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC3_raw_data,
 8002736:	2204      	movs	r2, #4
 8002738:	490a      	ldr	r1, [pc, #40]	; (8002764 <init_adc_dma+0x7c>)
 800273a:	4809      	ldr	r0, [pc, #36]	; (8002760 <init_adc_dma+0x78>)
 800273c:	f001 ff78 	bl	8004630 <HAL_ADC_Start_DMA>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <init_adc_dma+0x62>
	ADC3_NUM_CHANNELS) != HAL_OK) {
		Error_Handler();
 8002746:	f7ff fd2f 	bl	80021a8 <Error_Handler>
	}
	status = 1;
 800274a:	2301      	movs	r3, #1
 800274c:	71fb      	strb	r3, [r7, #7]

	return status;
 800274e:	79fb      	ldrb	r3, [r7, #7]
}
 8002750:	4618      	mov	r0, r3
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	2400011c 	.word	0x2400011c
 800275c:	240019a0 	.word	0x240019a0
 8002760:	24000180 	.word	0x24000180
 8002764:	240019c0 	.word	0x240019c0

08002768 <sample_pmt_spi>:

void sample_pmt_spi(uint8_t *buffer) {
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
	uint8_t spi_raw_data[2];
	uint8_t spi_MSB;
	uint8_t spi_LSB;

	HAL_SPI_Receive(&hspi1, (uint8_t*) spi_raw_data, 1, 1);
 8002770:	f107 010c 	add.w	r1, r7, #12
 8002774:	2301      	movs	r3, #1
 8002776:	2201      	movs	r2, #1
 8002778:	480c      	ldr	r0, [pc, #48]	; (80027ac <sample_pmt_spi+0x44>)
 800277a:	f00b fcbb 	bl	800e0f4 <HAL_SPI_Receive>

	spi_LSB = ((spi_raw_data[0] & 0xFF00) >> 8);
 800277e:	2300      	movs	r3, #0
 8002780:	73fb      	strb	r3, [r7, #15]
	spi_MSB = (spi_raw_data[1] & 0xFF);
 8002782:	7b7b      	ldrb	r3, [r7, #13]
 8002784:	73bb      	strb	r3, [r7, #14]

	hspi1.Instance->CR1 |= 1 << 10;
 8002786:	4b09      	ldr	r3, [pc, #36]	; (80027ac <sample_pmt_spi+0x44>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	4b07      	ldr	r3, [pc, #28]	; (80027ac <sample_pmt_spi+0x44>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002794:	601a      	str	r2, [r3, #0]

	buffer[0] = spi_MSB;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	7bba      	ldrb	r2, [r7, #14]
 800279a:	701a      	strb	r2, [r3, #0]
	buffer[1] = spi_LSB;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	3301      	adds	r3, #1
 80027a0:	7bfa      	ldrb	r2, [r7, #15]
 80027a2:	701a      	strb	r2, [r3, #0]
}
 80027a4:	bf00      	nop
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	240019c8 	.word	0x240019c8

080027b0 <sample_erpa_spi>:

void sample_erpa_spi(uint8_t *buffer) {
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
	uint8_t spi_raw_data[2];
	uint8_t spi_MSB;
	uint8_t spi_LSB;

	HAL_SPI_Receive(&hspi2, (uint8_t*) spi_raw_data, 1, 100);
 80027b8:	f107 010c 	add.w	r1, r7, #12
 80027bc:	2364      	movs	r3, #100	; 0x64
 80027be:	2201      	movs	r2, #1
 80027c0:	480c      	ldr	r0, [pc, #48]	; (80027f4 <sample_erpa_spi+0x44>)
 80027c2:	f00b fc97 	bl	800e0f4 <HAL_SPI_Receive>

	spi_LSB = ((spi_raw_data[0] & 0xFF00) >> 8);
 80027c6:	2300      	movs	r3, #0
 80027c8:	73fb      	strb	r3, [r7, #15]
	spi_MSB = (spi_raw_data[1] & 0xFF);
 80027ca:	7b7b      	ldrb	r3, [r7, #13]
 80027cc:	73bb      	strb	r3, [r7, #14]

	hspi2.Instance->CR1 |= 1 << 10;
 80027ce:	4b09      	ldr	r3, [pc, #36]	; (80027f4 <sample_erpa_spi+0x44>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	4b07      	ldr	r3, [pc, #28]	; (80027f4 <sample_erpa_spi+0x44>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80027dc:	601a      	str	r2, [r3, #0]

	buffer[0] = spi_MSB;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	7bba      	ldrb	r2, [r7, #14]
 80027e2:	701a      	strb	r2, [r3, #0]
	buffer[1] = spi_LSB;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3301      	adds	r3, #1
 80027e8:	7bfa      	ldrb	r2, [r7, #15]
 80027ea:	701a      	strb	r2, [r3, #0]
}
 80027ec:	bf00      	nop
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	24001a50 	.word	0x24001a50

080027f8 <sample_erpa_adc>:

void sample_erpa_adc(uint16_t *buffer) {
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
	uint16_t PC4 = ADC1_raw_data[1];
 8002800:	4b05      	ldr	r3, [pc, #20]	; (8002818 <sample_erpa_adc+0x20>)
 8002802:	885b      	ldrh	r3, [r3, #2]
 8002804:	81fb      	strh	r3, [r7, #14]

	buffer[0] = PC4;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	89fa      	ldrh	r2, [r7, #14]
 800280a:	801a      	strh	r2, [r3, #0]
}
 800280c:	bf00      	nop
 800280e:	3714      	adds	r7, #20
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	240019a0 	.word	0x240019a0

0800281c <sample_hk_i2c>:

void sample_hk_i2c(int16_t *buffer) {
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
	int16_t output1 = poll_i2c_sensor(ADT7410_1);
 8002824:	2390      	movs	r3, #144	; 0x90
 8002826:	4618      	mov	r0, r3
 8002828:	f000 f8a2 	bl	8002970 <poll_i2c_sensor>
 800282c:	4603      	mov	r3, r0
 800282e:	81fb      	strh	r3, [r7, #14]
	int16_t output2 = poll_i2c_sensor(ADT7410_2);
 8002830:	2394      	movs	r3, #148	; 0x94
 8002832:	4618      	mov	r0, r3
 8002834:	f000 f89c 	bl	8002970 <poll_i2c_sensor>
 8002838:	4603      	mov	r3, r0
 800283a:	81bb      	strh	r3, [r7, #12]
	int16_t output3 = poll_i2c_sensor(ADT7410_3);
 800283c:	2392      	movs	r3, #146	; 0x92
 800283e:	4618      	mov	r0, r3
 8002840:	f000 f896 	bl	8002970 <poll_i2c_sensor>
 8002844:	4603      	mov	r3, r0
 8002846:	817b      	strh	r3, [r7, #10]
	int16_t output4 = poll_i2c_sensor(ADT7410_4);
 8002848:	2396      	movs	r3, #150	; 0x96
 800284a:	4618      	mov	r0, r3
 800284c:	f000 f890 	bl	8002970 <poll_i2c_sensor>
 8002850:	4603      	mov	r3, r0
 8002852:	813b      	strh	r3, [r7, #8]

	buffer[0] = output1;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	89fa      	ldrh	r2, [r7, #14]
 8002858:	801a      	strh	r2, [r3, #0]
	buffer[1] = output2;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	3302      	adds	r3, #2
 800285e:	89ba      	ldrh	r2, [r7, #12]
 8002860:	801a      	strh	r2, [r3, #0]
	buffer[2] = output3;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	3304      	adds	r3, #4
 8002866:	897a      	ldrh	r2, [r7, #10]
 8002868:	801a      	strh	r2, [r3, #0]
	buffer[3] = output4;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	3306      	adds	r3, #6
 800286e:	893a      	ldrh	r2, [r7, #8]
 8002870:	801a      	strh	r2, [r3, #0]
}
 8002872:	bf00      	nop
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
	...

0800287c <sample_hk_adc1>:

void sample_hk_adc1(uint16_t *buffer) {
 800287c:	b480      	push	{r7}
 800287e:	b089      	sub	sp, #36	; 0x24
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
	uint16_t PA1 = ADC1_raw_data[10];
 8002884:	4b25      	ldr	r3, [pc, #148]	; (800291c <sample_hk_adc1+0xa0>)
 8002886:	8a9b      	ldrh	r3, [r3, #20]
 8002888:	83fb      	strh	r3, [r7, #30]
	uint16_t PA2 = ADC1_raw_data[8];
 800288a:	4b24      	ldr	r3, [pc, #144]	; (800291c <sample_hk_adc1+0xa0>)
 800288c:	8a1b      	ldrh	r3, [r3, #16]
 800288e:	83bb      	strh	r3, [r7, #28]
	uint16_t PC0 = ADC1_raw_data[6];
 8002890:	4b22      	ldr	r3, [pc, #136]	; (800291c <sample_hk_adc1+0xa0>)
 8002892:	899b      	ldrh	r3, [r3, #12]
 8002894:	837b      	strh	r3, [r7, #26]
	uint16_t PA3 = ADC1_raw_data[9];
 8002896:	4b21      	ldr	r3, [pc, #132]	; (800291c <sample_hk_adc1+0xa0>)
 8002898:	8a5b      	ldrh	r3, [r3, #18]
 800289a:	833b      	strh	r3, [r7, #24]
	uint16_t PB1 = ADC1_raw_data[2];
 800289c:	4b1f      	ldr	r3, [pc, #124]	; (800291c <sample_hk_adc1+0xa0>)
 800289e:	889b      	ldrh	r3, [r3, #4]
 80028a0:	82fb      	strh	r3, [r7, #22]
	uint16_t PA7 = ADC1_raw_data[3];
 80028a2:	4b1e      	ldr	r3, [pc, #120]	; (800291c <sample_hk_adc1+0xa0>)
 80028a4:	88db      	ldrh	r3, [r3, #6]
 80028a6:	82bb      	strh	r3, [r7, #20]
	uint16_t PC1 = ADC1_raw_data[7];
 80028a8:	4b1c      	ldr	r3, [pc, #112]	; (800291c <sample_hk_adc1+0xa0>)
 80028aa:	89db      	ldrh	r3, [r3, #14]
 80028ac:	827b      	strh	r3, [r7, #18]
	uint16_t PC5 = ADC1_raw_data[4];
 80028ae:	4b1b      	ldr	r3, [pc, #108]	; (800291c <sample_hk_adc1+0xa0>)
 80028b0:	891b      	ldrh	r3, [r3, #8]
 80028b2:	823b      	strh	r3, [r7, #16]
	uint16_t PA6 = ADC1_raw_data[0];
 80028b4:	4b19      	ldr	r3, [pc, #100]	; (800291c <sample_hk_adc1+0xa0>)
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	81fb      	strh	r3, [r7, #14]
	uint16_t PB0 = ADC1_raw_data[5];
 80028ba:	4b18      	ldr	r3, [pc, #96]	; (800291c <sample_hk_adc1+0xa0>)
 80028bc:	895b      	ldrh	r3, [r3, #10]
 80028be:	81bb      	strh	r3, [r7, #12]

	buffer[0] = PA1;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	8bfa      	ldrh	r2, [r7, #30]
 80028c4:	801a      	strh	r2, [r3, #0]
	buffer[1] = PA2;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	3302      	adds	r3, #2
 80028ca:	8bba      	ldrh	r2, [r7, #28]
 80028cc:	801a      	strh	r2, [r3, #0]
	buffer[2] = PC0;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	3304      	adds	r3, #4
 80028d2:	8b7a      	ldrh	r2, [r7, #26]
 80028d4:	801a      	strh	r2, [r3, #0]
	buffer[3] = PA3;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	3306      	adds	r3, #6
 80028da:	8b3a      	ldrh	r2, [r7, #24]
 80028dc:	801a      	strh	r2, [r3, #0]
	buffer[4] = PB1;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	3308      	adds	r3, #8
 80028e2:	8afa      	ldrh	r2, [r7, #22]
 80028e4:	801a      	strh	r2, [r3, #0]
	buffer[5] = PA7;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	330a      	adds	r3, #10
 80028ea:	8aba      	ldrh	r2, [r7, #20]
 80028ec:	801a      	strh	r2, [r3, #0]
	buffer[6] = PC1;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	330c      	adds	r3, #12
 80028f2:	8a7a      	ldrh	r2, [r7, #18]
 80028f4:	801a      	strh	r2, [r3, #0]
	buffer[7] = PC5;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	330e      	adds	r3, #14
 80028fa:	8a3a      	ldrh	r2, [r7, #16]
 80028fc:	801a      	strh	r2, [r3, #0]
	buffer[8] = PA6;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	3310      	adds	r3, #16
 8002902:	89fa      	ldrh	r2, [r7, #14]
 8002904:	801a      	strh	r2, [r3, #0]
	buffer[9] = PB0;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	3312      	adds	r3, #18
 800290a:	89ba      	ldrh	r2, [r7, #12]
 800290c:	801a      	strh	r2, [r3, #0]
}
 800290e:	bf00      	nop
 8002910:	3724      	adds	r7, #36	; 0x24
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	240019a0 	.word	0x240019a0

08002920 <sample_hk_adc3>:

void sample_hk_adc3(uint16_t *buffer) {
 8002920:	b480      	push	{r7}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
	uint16_t vrefint = ADC3_raw_data[0];
 8002928:	4b10      	ldr	r3, [pc, #64]	; (800296c <sample_hk_adc3+0x4c>)
 800292a:	881b      	ldrh	r3, [r3, #0]
 800292c:	81fb      	strh	r3, [r7, #14]
	uint16_t vsense = ADC3_raw_data[1];
 800292e:	4b0f      	ldr	r3, [pc, #60]	; (800296c <sample_hk_adc3+0x4c>)
 8002930:	885b      	ldrh	r3, [r3, #2]
 8002932:	81bb      	strh	r3, [r7, #12]
	uint16_t PC2 = ADC3_raw_data[2];
 8002934:	4b0d      	ldr	r3, [pc, #52]	; (800296c <sample_hk_adc3+0x4c>)
 8002936:	889b      	ldrh	r3, [r3, #4]
 8002938:	817b      	strh	r3, [r7, #10]
	uint16_t PC3 = ADC3_raw_data[3];
 800293a:	4b0c      	ldr	r3, [pc, #48]	; (800296c <sample_hk_adc3+0x4c>)
 800293c:	88db      	ldrh	r3, [r3, #6]
 800293e:	813b      	strh	r3, [r7, #8]

	buffer[0] = vrefint;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	89fa      	ldrh	r2, [r7, #14]
 8002944:	801a      	strh	r2, [r3, #0]
	buffer[1] = vsense;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	3302      	adds	r3, #2
 800294a:	89ba      	ldrh	r2, [r7, #12]
 800294c:	801a      	strh	r2, [r3, #0]
	buffer[2] = PC2;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	3304      	adds	r3, #4
 8002952:	897a      	ldrh	r2, [r7, #10]
 8002954:	801a      	strh	r2, [r3, #0]
	buffer[3] = PC3;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	3306      	adds	r3, #6
 800295a:	893a      	ldrh	r2, [r7, #8]
 800295c:	801a      	strh	r2, [r3, #0]
}
 800295e:	bf00      	nop
 8002960:	3714      	adds	r7, #20
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	240019c0 	.word	0x240019c0

08002970 <poll_i2c_sensor>:

int16_t poll_i2c_sensor(const uint8_t TEMP_ADDR) {
 8002970:	b580      	push	{r7, lr}
 8002972:	b086      	sub	sp, #24
 8002974:	af02      	add	r7, sp, #8
 8002976:	4603      	mov	r3, r0
 8002978:	71fb      	strb	r3, [r7, #7]
	int16_t output;
	uint8_t buf[2];
	HAL_StatusTypeDef ret;
	buf[0] = REG_TEMP;
 800297a:	2300      	movs	r3, #0
 800297c:	723b      	strb	r3, [r7, #8]
	ret = HAL_I2C_Master_Transmit(&hi2c1, TEMP_ADDR, buf, 1, 1000);
 800297e:	79fb      	ldrb	r3, [r7, #7]
 8002980:	b299      	uxth	r1, r3
 8002982:	f107 0208 	add.w	r2, r7, #8
 8002986:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800298a:	9300      	str	r3, [sp, #0]
 800298c:	2301      	movs	r3, #1
 800298e:	4817      	ldr	r0, [pc, #92]	; (80029ec <poll_i2c_sensor+0x7c>)
 8002990:	f006 fc5e 	bl	8009250 <HAL_I2C_Master_Transmit>
 8002994:	4603      	mov	r3, r0
 8002996:	737b      	strb	r3, [r7, #13]
	if (ret != HAL_OK) {
 8002998:	7b7b      	ldrb	r3, [r7, #13]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d003      	beq.n	80029a6 <poll_i2c_sensor+0x36>
		printf("I2C TX Error\n");
 800299e:	4814      	ldr	r0, [pc, #80]	; (80029f0 <poll_i2c_sensor+0x80>)
 80029a0:	f013 fbca 	bl	8016138 <puts>
 80029a4:	e01c      	b.n	80029e0 <poll_i2c_sensor+0x70>
	} else {
		/* Read 2 bytes from the temperature register */
		ret = HAL_I2C_Master_Receive(&hi2c1, TEMP_ADDR, buf, 2, 1000);
 80029a6:	79fb      	ldrb	r3, [r7, #7]
 80029a8:	b299      	uxth	r1, r3
 80029aa:	f107 0208 	add.w	r2, r7, #8
 80029ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029b2:	9300      	str	r3, [sp, #0]
 80029b4:	2302      	movs	r3, #2
 80029b6:	480d      	ldr	r0, [pc, #52]	; (80029ec <poll_i2c_sensor+0x7c>)
 80029b8:	f006 fd62 	bl	8009480 <HAL_I2C_Master_Receive>
 80029bc:	4603      	mov	r3, r0
 80029be:	737b      	strb	r3, [r7, #13]
		if (ret != HAL_OK) {
 80029c0:	7b7b      	ldrb	r3, [r7, #13]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d003      	beq.n	80029ce <poll_i2c_sensor+0x5e>
			printf("I2C RX Error\n");
 80029c6:	480b      	ldr	r0, [pc, #44]	; (80029f4 <poll_i2c_sensor+0x84>)
 80029c8:	f013 fbb6 	bl	8016138 <puts>
 80029cc:	e008      	b.n	80029e0 <poll_i2c_sensor+0x70>
		} else {
			output = (int16_t) (buf[0] << 8);
 80029ce:	7a3b      	ldrb	r3, [r7, #8]
 80029d0:	021b      	lsls	r3, r3, #8
 80029d2:	81fb      	strh	r3, [r7, #14]
			output = (output | buf[1]) >> 3;
 80029d4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80029d8:	7a7a      	ldrb	r2, [r7, #9]
 80029da:	4313      	orrs	r3, r2
 80029dc:	10db      	asrs	r3, r3, #3
 80029de:	81fb      	strh	r3, [r7, #14]
		}
	}
	return output;
 80029e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3710      	adds	r7, #16
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	240018c0 	.word	0x240018c0
 80029f0:	08016ca0 	.word	0x08016ca0
 80029f4:	08016cb0 	.word	0x08016cb0

080029f8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80029fc:	4b28      	ldr	r3, [pc, #160]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 80029fe:	4a29      	ldr	r2, [pc, #164]	; (8002aa4 <MX_SPI1_Init+0xac>)
 8002a00:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a02:	4b27      	ldr	r3, [pc, #156]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a04:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002a08:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002a0a:	4b25      	ldr	r3, [pc, #148]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a0c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002a10:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8002a12:	4b23      	ldr	r3, [pc, #140]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a14:	220f      	movs	r2, #15
 8002a16:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a18:	4b21      	ldr	r3, [pc, #132]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a1e:	4b20      	ldr	r3, [pc, #128]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a24:	4b1e      	ldr	r3, [pc, #120]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a26:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002a2a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002a2c:	4b1c      	ldr	r3, [pc, #112]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a2e:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8002a32:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a34:	4b1a      	ldr	r3, [pc, #104]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a3a:	4b19      	ldr	r3, [pc, #100]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a40:	4b17      	ldr	r3, [pc, #92]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8002a46:	4b16      	ldr	r3, [pc, #88]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002a4c:	4b14      	ldr	r3, [pc, #80]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a4e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002a52:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002a54:	4b12      	ldr	r3, [pc, #72]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002a5a:	4b11      	ldr	r3, [pc, #68]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002a60:	4b0f      	ldr	r3, [pc, #60]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002a66:	4b0e      	ldr	r3, [pc, #56]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002a6c:	4b0c      	ldr	r3, [pc, #48]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002a72:	4b0b      	ldr	r3, [pc, #44]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002a78:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002a7e:	4b08      	ldr	r3, [pc, #32]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002a84:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a8a:	4805      	ldr	r0, [pc, #20]	; (8002aa0 <MX_SPI1_Init+0xa8>)
 8002a8c:	f00b fa0e 	bl	800deac <HAL_SPI_Init>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8002a96:	f7ff fb87 	bl	80021a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002a9a:	bf00      	nop
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	240019c8 	.word	0x240019c8
 8002aa4:	40013000 	.word	0x40013000

08002aa8 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002aac:	4b28      	ldr	r3, [pc, #160]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002aae:	4a29      	ldr	r2, [pc, #164]	; (8002b54 <MX_SPI2_Init+0xac>)
 8002ab0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002ab2:	4b27      	ldr	r3, [pc, #156]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002ab4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002ab8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002aba:	4b25      	ldr	r3, [pc, #148]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002abc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002ac0:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8002ac2:	4b23      	ldr	r3, [pc, #140]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002ac4:	220f      	movs	r2, #15
 8002ac6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ac8:	4b21      	ldr	r3, [pc, #132]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ace:	4b20      	ldr	r3, [pc, #128]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ad4:	4b1e      	ldr	r3, [pc, #120]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002ad6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002ada:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002adc:	4b1c      	ldr	r3, [pc, #112]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002ade:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8002ae2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ae4:	4b1a      	ldr	r3, [pc, #104]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002aea:	4b19      	ldr	r3, [pc, #100]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002af0:	4b17      	ldr	r3, [pc, #92]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8002af6:	4b16      	ldr	r3, [pc, #88]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002afc:	4b14      	ldr	r3, [pc, #80]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002afe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b02:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002b04:	4b12      	ldr	r3, [pc, #72]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002b0a:	4b11      	ldr	r3, [pc, #68]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002b10:	4b0f      	ldr	r3, [pc, #60]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002b16:	4b0e      	ldr	r3, [pc, #56]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002b1c:	4b0c      	ldr	r3, [pc, #48]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002b22:	4b0b      	ldr	r3, [pc, #44]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002b28:	4b09      	ldr	r3, [pc, #36]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002b2e:	4b08      	ldr	r3, [pc, #32]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002b34:	4b06      	ldr	r3, [pc, #24]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002b3a:	4805      	ldr	r0, [pc, #20]	; (8002b50 <MX_SPI2_Init+0xa8>)
 8002b3c:	f00b f9b6 	bl	800deac <HAL_SPI_Init>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8002b46:	f7ff fb2f 	bl	80021a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002b4a:	bf00      	nop
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	24001a50 	.word	0x24001a50
 8002b54:	40003800 	.word	0x40003800

08002b58 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b0bc      	sub	sp, #240	; 0xf0
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b60:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002b64:	2200      	movs	r2, #0
 8002b66:	601a      	str	r2, [r3, #0]
 8002b68:	605a      	str	r2, [r3, #4]
 8002b6a:	609a      	str	r2, [r3, #8]
 8002b6c:	60da      	str	r2, [r3, #12]
 8002b6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b70:	f107 0318 	add.w	r3, r7, #24
 8002b74:	22c0      	movs	r2, #192	; 0xc0
 8002b76:	2100      	movs	r1, #0
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f013 fa67 	bl	801604c <memset>
  if(spiHandle->Instance==SPI1)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a4c      	ldr	r2, [pc, #304]	; (8002cb4 <HAL_SPI_MspInit+0x15c>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d145      	bne.n	8002c14 <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8002b88:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b8c:	f04f 0300 	mov.w	r3, #0
 8002b90:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002b94:	2300      	movs	r3, #0
 8002b96:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b98:	f107 0318 	add.w	r3, r7, #24
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f008 f965 	bl	800ae6c <HAL_RCCEx_PeriphCLKConfig>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8002ba8:	f7ff fafe 	bl	80021a8 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bac:	4b42      	ldr	r3, [pc, #264]	; (8002cb8 <HAL_SPI_MspInit+0x160>)
 8002bae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002bb2:	4a41      	ldr	r2, [pc, #260]	; (8002cb8 <HAL_SPI_MspInit+0x160>)
 8002bb4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002bb8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002bbc:	4b3e      	ldr	r3, [pc, #248]	; (8002cb8 <HAL_SPI_MspInit+0x160>)
 8002bbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002bc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bc6:	617b      	str	r3, [r7, #20]
 8002bc8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bca:	4b3b      	ldr	r3, [pc, #236]	; (8002cb8 <HAL_SPI_MspInit+0x160>)
 8002bcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bd0:	4a39      	ldr	r2, [pc, #228]	; (8002cb8 <HAL_SPI_MspInit+0x160>)
 8002bd2:	f043 0302 	orr.w	r3, r3, #2
 8002bd6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002bda:	4b37      	ldr	r3, [pc, #220]	; (8002cb8 <HAL_SPI_MspInit+0x160>)
 8002bdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002be0:	f003 0302 	and.w	r3, r3, #2
 8002be4:	613b      	str	r3, [r7, #16]
 8002be6:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8002be8:	2318      	movs	r3, #24
 8002bea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bee:	2302      	movs	r3, #2
 8002bf0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c00:	2305      	movs	r3, #5
 8002c02:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c06:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	482b      	ldr	r0, [pc, #172]	; (8002cbc <HAL_SPI_MspInit+0x164>)
 8002c0e:	f006 f8a1 	bl	8008d54 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002c12:	e04a      	b.n	8002caa <HAL_SPI_MspInit+0x152>
  else if(spiHandle->Instance==SPI2)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a29      	ldr	r2, [pc, #164]	; (8002cc0 <HAL_SPI_MspInit+0x168>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d145      	bne.n	8002caa <HAL_SPI_MspInit+0x152>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002c1e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c22:	f04f 0300 	mov.w	r3, #0
 8002c26:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c2e:	f107 0318 	add.w	r3, r7, #24
 8002c32:	4618      	mov	r0, r3
 8002c34:	f008 f91a 	bl	800ae6c <HAL_RCCEx_PeriphCLKConfig>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <HAL_SPI_MspInit+0xea>
      Error_Handler();
 8002c3e:	f7ff fab3 	bl	80021a8 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002c42:	4b1d      	ldr	r3, [pc, #116]	; (8002cb8 <HAL_SPI_MspInit+0x160>)
 8002c44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002c48:	4a1b      	ldr	r2, [pc, #108]	; (8002cb8 <HAL_SPI_MspInit+0x160>)
 8002c4a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c4e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002c52:	4b19      	ldr	r3, [pc, #100]	; (8002cb8 <HAL_SPI_MspInit+0x160>)
 8002c54:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002c58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c5c:	60fb      	str	r3, [r7, #12]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c60:	4b15      	ldr	r3, [pc, #84]	; (8002cb8 <HAL_SPI_MspInit+0x160>)
 8002c62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c66:	4a14      	ldr	r2, [pc, #80]	; (8002cb8 <HAL_SPI_MspInit+0x160>)
 8002c68:	f043 0302 	orr.w	r3, r3, #2
 8002c6c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c70:	4b11      	ldr	r3, [pc, #68]	; (8002cb8 <HAL_SPI_MspInit+0x160>)
 8002c72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	60bb      	str	r3, [r7, #8]
 8002c7c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8002c7e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002c82:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c86:	2302      	movs	r3, #2
 8002c88:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c92:	2300      	movs	r3, #0
 8002c94:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c98:	2305      	movs	r3, #5
 8002c9a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c9e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	4805      	ldr	r0, [pc, #20]	; (8002cbc <HAL_SPI_MspInit+0x164>)
 8002ca6:	f006 f855 	bl	8008d54 <HAL_GPIO_Init>
}
 8002caa:	bf00      	nop
 8002cac:	37f0      	adds	r7, #240	; 0xf0
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40013000 	.word	0x40013000
 8002cb8:	58024400 	.word	0x58024400
 8002cbc:	58020400 	.word	0x58020400
 8002cc0:	40003800 	.word	0x40003800

08002cc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cca:	4b0c      	ldr	r3, [pc, #48]	; (8002cfc <HAL_MspInit+0x38>)
 8002ccc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002cd0:	4a0a      	ldr	r2, [pc, #40]	; (8002cfc <HAL_MspInit+0x38>)
 8002cd2:	f043 0302 	orr.w	r3, r3, #2
 8002cd6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002cda:	4b08      	ldr	r3, [pc, #32]	; (8002cfc <HAL_MspInit+0x38>)
 8002cdc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002ce0:	f003 0302 	and.w	r3, r3, #2
 8002ce4:	607b      	str	r3, [r7, #4]
 8002ce6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002ce8:	2200      	movs	r2, #0
 8002cea:	210f      	movs	r1, #15
 8002cec:	f06f 0001 	mvn.w	r0, #1
 8002cf0:	f002 fdba 	bl	8005868 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cf4:	bf00      	nop
 8002cf6:	3708      	adds	r7, #8
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	58024400 	.word	0x58024400

08002d00 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b090      	sub	sp, #64	; 0x40
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2b0f      	cmp	r3, #15
 8002d0c:	d827      	bhi.n	8002d5e <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8002d0e:	2200      	movs	r2, #0
 8002d10:	6879      	ldr	r1, [r7, #4]
 8002d12:	2036      	movs	r0, #54	; 0x36
 8002d14:	f002 fda8 	bl	8005868 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002d18:	2036      	movs	r0, #54	; 0x36
 8002d1a:	f002 fdbf 	bl	800589c <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8002d1e:	4a29      	ldr	r2, [pc, #164]	; (8002dc4 <HAL_InitTick+0xc4>)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002d24:	4b28      	ldr	r3, [pc, #160]	; (8002dc8 <HAL_InitTick+0xc8>)
 8002d26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d2a:	4a27      	ldr	r2, [pc, #156]	; (8002dc8 <HAL_InitTick+0xc8>)
 8002d2c:	f043 0310 	orr.w	r3, r3, #16
 8002d30:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002d34:	4b24      	ldr	r3, [pc, #144]	; (8002dc8 <HAL_InitTick+0xc8>)
 8002d36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d3a:	f003 0310 	and.w	r3, r3, #16
 8002d3e:	60fb      	str	r3, [r7, #12]
 8002d40:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002d42:	f107 0210 	add.w	r2, r7, #16
 8002d46:	f107 0314 	add.w	r3, r7, #20
 8002d4a:	4611      	mov	r1, r2
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f008 f84b 	bl	800ade8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d54:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d106      	bne.n	8002d6a <HAL_InitTick+0x6a>
 8002d5c:	e001      	b.n	8002d62 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e02b      	b.n	8002dba <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002d62:	f008 f815 	bl	800ad90 <HAL_RCC_GetPCLK1Freq>
 8002d66:	63f8      	str	r0, [r7, #60]	; 0x3c
 8002d68:	e004      	b.n	8002d74 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002d6a:	f008 f811 	bl	800ad90 <HAL_RCC_GetPCLK1Freq>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002d74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d76:	4a15      	ldr	r2, [pc, #84]	; (8002dcc <HAL_InitTick+0xcc>)
 8002d78:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7c:	0c9b      	lsrs	r3, r3, #18
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002d82:	4b13      	ldr	r3, [pc, #76]	; (8002dd0 <HAL_InitTick+0xd0>)
 8002d84:	4a13      	ldr	r2, [pc, #76]	; (8002dd4 <HAL_InitTick+0xd4>)
 8002d86:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002d88:	4b11      	ldr	r3, [pc, #68]	; (8002dd0 <HAL_InitTick+0xd0>)
 8002d8a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d8e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002d90:	4a0f      	ldr	r2, [pc, #60]	; (8002dd0 <HAL_InitTick+0xd0>)
 8002d92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d94:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002d96:	4b0e      	ldr	r3, [pc, #56]	; (8002dd0 <HAL_InitTick+0xd0>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d9c:	4b0c      	ldr	r3, [pc, #48]	; (8002dd0 <HAL_InitTick+0xd0>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002da2:	480b      	ldr	r0, [pc, #44]	; (8002dd0 <HAL_InitTick+0xd0>)
 8002da4:	f00b fcd3 	bl	800e74e <HAL_TIM_Base_Init>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d104      	bne.n	8002db8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002dae:	4808      	ldr	r0, [pc, #32]	; (8002dd0 <HAL_InitTick+0xd0>)
 8002db0:	f00b fd24 	bl	800e7fc <HAL_TIM_Base_Start_IT>
 8002db4:	4603      	mov	r3, r0
 8002db6:	e000      	b.n	8002dba <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3740      	adds	r7, #64	; 0x40
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	2400008c 	.word	0x2400008c
 8002dc8:	58024400 	.word	0x58024400
 8002dcc:	431bde83 	.word	0x431bde83
 8002dd0:	24001ad8 	.word	0x24001ad8
 8002dd4:	40001000 	.word	0x40001000

08002dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8002ddc:	e7fe      	b.n	8002ddc <NMI_Handler+0x4>

08002dde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dde:	b480      	push	{r7}
 8002de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002de2:	e7fe      	b.n	8002de2 <HardFault_Handler+0x4>

08002de4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002de8:	e7fe      	b.n	8002de8 <MemManage_Handler+0x4>

08002dea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dea:	b480      	push	{r7}
 8002dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dee:	e7fe      	b.n	8002dee <BusFault_Handler+0x4>

08002df0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002df4:	e7fe      	b.n	8002df4 <UsageFault_Handler+0x4>

08002df6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002df6:	b480      	push	{r7}
 8002df8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dfa:	bf00      	nop
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002e08:	4802      	ldr	r0, [pc, #8]	; (8002e14 <DMA1_Stream0_IRQHandler+0x10>)
 8002e0a:	f004 fc85 	bl	8007718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002e0e:	bf00      	nop
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	240001e4 	.word	0x240001e4

08002e18 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8002e1c:	4802      	ldr	r0, [pc, #8]	; (8002e28 <DMA1_Stream1_IRQHandler+0x10>)
 8002e1e:	f004 fc7b 	bl	8007718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002e22:	bf00      	nop
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	2400025c 	.word	0x2400025c

08002e2c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002e30:	4802      	ldr	r0, [pc, #8]	; (8002e3c <DMA1_Stream2_IRQHandler+0x10>)
 8002e32:	f004 fc71 	bl	8007718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002e36:	bf00      	nop
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	24001c54 	.word	0x24001c54

08002e40 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002e44:	4802      	ldr	r0, [pc, #8]	; (8002e50 <DMA1_Stream5_IRQHandler+0x10>)
 8002e46:	f004 fc67 	bl	8007718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002e4a:	bf00      	nop
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	240002e8 	.word	0x240002e8

08002e54 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002e58:	4802      	ldr	r0, [pc, #8]	; (8002e64 <TIM1_BRK_IRQHandler+0x10>)
 8002e5a:	f00b ffe6 	bl	800ee2a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8002e5e:	bf00      	nop
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	24001b28 	.word	0x24001b28

08002e68 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002e6c:	4802      	ldr	r0, [pc, #8]	; (8002e78 <TIM1_UP_IRQHandler+0x10>)
 8002e6e:	f00b ffdc 	bl	800ee2a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	24001b28 	.word	0x24001b28

08002e7c <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002e80:	4802      	ldr	r0, [pc, #8]	; (8002e8c <TIM1_TRG_COM_IRQHandler+0x10>)
 8002e82:	f00b ffd2 	bl	800ee2a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8002e86:	bf00      	nop
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	24001b28 	.word	0x24001b28

08002e90 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002e94:	4802      	ldr	r0, [pc, #8]	; (8002ea0 <TIM1_CC_IRQHandler+0x10>)
 8002e96:	f00b ffc8 	bl	800ee2a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002e9a:	bf00      	nop
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	24001b28 	.word	0x24001b28

08002ea4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ea8:	4802      	ldr	r0, [pc, #8]	; (8002eb4 <TIM2_IRQHandler+0x10>)
 8002eaa:	f00b ffbe 	bl	800ee2a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002eae:	bf00      	nop
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	24001b74 	.word	0x24001b74

08002eb8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002ebc:	4802      	ldr	r0, [pc, #8]	; (8002ec8 <USART1_IRQHandler+0x10>)
 8002ebe:	f00d faf7 	bl	80104b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002ec2:	bf00      	nop
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	24001bc0 	.word	0x24001bc0

08002ecc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac1.State != HAL_DAC_STATE_RESET) {
 8002ed0:	4b06      	ldr	r3, [pc, #24]	; (8002eec <TIM6_DAC_IRQHandler+0x20>)
 8002ed2:	791b      	ldrb	r3, [r3, #4]
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d002      	beq.n	8002ee0 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac1);
 8002eda:	4804      	ldr	r0, [pc, #16]	; (8002eec <TIM6_DAC_IRQHandler+0x20>)
 8002edc:	f002 fe73 	bl	8005bc6 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8002ee0:	4803      	ldr	r0, [pc, #12]	; (8002ef0 <TIM6_DAC_IRQHandler+0x24>)
 8002ee2:	f00b ffa2 	bl	800ee2a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002ee6:	bf00      	nop
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	240002d4 	.word	0x240002d4
 8002ef0:	24001ad8 	.word	0x24001ad8

08002ef4 <ITM_SendChar>:

// ITM Register Address
#define ITM_STIMULUS_PORT0 *((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN *((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch) {
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	4603      	mov	r3, r0
 8002efc:	71fb      	strb	r3, [r7, #7]
	DEMCR |= (1 << 24);
 8002efe:	4b0f      	ldr	r3, [pc, #60]	; (8002f3c <ITM_SendChar+0x48>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a0e      	ldr	r2, [pc, #56]	; (8002f3c <ITM_SendChar+0x48>)
 8002f04:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f08:	6013      	str	r3, [r2, #0]

	ITM_TRACE_EN |= (1 << 0);
 8002f0a:	4b0d      	ldr	r3, [pc, #52]	; (8002f40 <ITM_SendChar+0x4c>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a0c      	ldr	r2, [pc, #48]	; (8002f40 <ITM_SendChar+0x4c>)
 8002f10:	f043 0301 	orr.w	r3, r3, #1
 8002f14:	6013      	str	r3, [r2, #0]

	while (!(ITM_STIMULUS_PORT0 & 1))
 8002f16:	bf00      	nop
 8002f18:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d0f8      	beq.n	8002f18 <ITM_SendChar+0x24>
		;

	ITM_STIMULUS_PORT0 = ch;
 8002f26:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	6013      	str	r3, [r2, #0]
}
 8002f2e:	bf00      	nop
 8002f30:	370c      	adds	r7, #12
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	e000edfc 	.word	0xe000edfc
 8002f40:	e0000e00 	.word	0xe0000e00

08002f44 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002f50:	2300      	movs	r3, #0
 8002f52:	617b      	str	r3, [r7, #20]
 8002f54:	e00a      	b.n	8002f6c <_read+0x28>
		*ptr++ = __io_getchar();
 8002f56:	f3af 8000 	nop.w
 8002f5a:	4601      	mov	r1, r0
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	1c5a      	adds	r2, r3, #1
 8002f60:	60ba      	str	r2, [r7, #8]
 8002f62:	b2ca      	uxtb	r2, r1
 8002f64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	617b      	str	r3, [r7, #20]
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	dbf0      	blt.n	8002f56 <_read+0x12>
	}

	return len;
 8002f74:	687b      	ldr	r3, [r7, #4]
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3718      	adds	r7, #24
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b086      	sub	sp, #24
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	60f8      	str	r0, [r7, #12]
 8002f86:	60b9      	str	r1, [r7, #8]
 8002f88:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	e009      	b.n	8002fa4 <_write+0x26>
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	1c5a      	adds	r2, r3, #1
 8002f94:	60ba      	str	r2, [r7, #8]
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7ff ffab 	bl	8002ef4 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	617b      	str	r3, [r7, #20]
 8002fa4:	697a      	ldr	r2, [r7, #20]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	dbf1      	blt.n	8002f90 <_write+0x12>
	}
	return len;
 8002fac:	687b      	ldr	r3, [r7, #4]
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <_close>:

int _close(int file) {
 8002fb6:	b480      	push	{r7}
 8002fb8:	b083      	sub	sp, #12
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8002fbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr

08002fce <_fstat>:

int _fstat(int file, struct stat *st) {
 8002fce:	b480      	push	{r7}
 8002fd0:	b083      	sub	sp, #12
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
 8002fd6:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002fde:	605a      	str	r2, [r3, #4]
	return 0;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	370c      	adds	r7, #12
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr

08002fee <_isatty>:

int _isatty(int file) {
 8002fee:	b480      	push	{r7}
 8002ff0:	b083      	sub	sp, #12
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8002ff6:	2301      	movs	r3, #1
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	370c      	adds	r7, #12
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr

08003004 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8003004:	b480      	push	{r7}
 8003006:	b085      	sub	sp, #20
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3714      	adds	r7, #20
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
	...

08003020 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8003028:	4a14      	ldr	r2, [pc, #80]	; (800307c <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 800302a:	4b15      	ldr	r3, [pc, #84]	; (8003080 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8003034:	4b13      	ldr	r3, [pc, #76]	; (8003084 <_sbrk+0x64>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d102      	bne.n	8003042 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 800303c:	4b11      	ldr	r3, [pc, #68]	; (8003084 <_sbrk+0x64>)
 800303e:	4a12      	ldr	r2, [pc, #72]	; (8003088 <_sbrk+0x68>)
 8003040:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8003042:	4b10      	ldr	r3, [pc, #64]	; (8003084 <_sbrk+0x64>)
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4413      	add	r3, r2
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	429a      	cmp	r2, r3
 800304e:	d207      	bcs.n	8003060 <_sbrk+0x40>
		errno = ENOMEM;
 8003050:	f012 ffc4 	bl	8015fdc <__errno>
 8003054:	4603      	mov	r3, r0
 8003056:	220c      	movs	r2, #12
 8003058:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 800305a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800305e:	e009      	b.n	8003074 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8003060:	4b08      	ldr	r3, [pc, #32]	; (8003084 <_sbrk+0x64>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8003066:	4b07      	ldr	r3, [pc, #28]	; (8003084 <_sbrk+0x64>)
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4413      	add	r3, r2
 800306e:	4a05      	ldr	r2, [pc, #20]	; (8003084 <_sbrk+0x64>)
 8003070:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8003072:	68fb      	ldr	r3, [r7, #12]
}
 8003074:	4618      	mov	r0, r3
 8003076:	3718      	adds	r7, #24
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	24080000 	.word	0x24080000
 8003080:	00000400 	.word	0x00000400
 8003084:	24001b24 	.word	0x24001b24
 8003088:	240066e8 	.word	0x240066e8

0800308c <SystemInit>:
 *         Initialize the FPU setting and  vector table location
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << (10 * 2)) | (3UL << (11 * 2))); /* set CP10 and CP11 Full Access */
 8003090:	4b37      	ldr	r3, [pc, #220]	; (8003170 <SystemInit+0xe4>)
 8003092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003096:	4a36      	ldr	r2, [pc, #216]	; (8003170 <SystemInit+0xe4>)
 8003098:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800309c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/

	/* Increasing the CPU frequency */
	if (FLASH_LATENCY_DEFAULT > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 80030a0:	4b34      	ldr	r3, [pc, #208]	; (8003174 <SystemInit+0xe8>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 030f 	and.w	r3, r3, #15
 80030a8:	2b06      	cmp	r3, #6
 80030aa:	d807      	bhi.n	80030bc <SystemInit+0x30>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 80030ac:	4b31      	ldr	r3, [pc, #196]	; (8003174 <SystemInit+0xe8>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f023 030f 	bic.w	r3, r3, #15
 80030b4:	4a2f      	ldr	r2, [pc, #188]	; (8003174 <SystemInit+0xe8>)
 80030b6:	f043 0307 	orr.w	r3, r3, #7
 80030ba:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

	/* Set HSION bit */
	RCC->CR |= RCC_CR_HSION;
 80030bc:	4b2e      	ldr	r3, [pc, #184]	; (8003178 <SystemInit+0xec>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a2d      	ldr	r2, [pc, #180]	; (8003178 <SystemInit+0xec>)
 80030c2:	f043 0301 	orr.w	r3, r3, #1
 80030c6:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 80030c8:	4b2b      	ldr	r3, [pc, #172]	; (8003178 <SystemInit+0xec>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	611a      	str	r2, [r3, #16]

	/* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
	RCC->CR &= 0xEAF6ED7FU;
 80030ce:	4b2a      	ldr	r3, [pc, #168]	; (8003178 <SystemInit+0xec>)
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	4929      	ldr	r1, [pc, #164]	; (8003178 <SystemInit+0xec>)
 80030d4:	4b29      	ldr	r3, [pc, #164]	; (800317c <SystemInit+0xf0>)
 80030d6:	4013      	ands	r3, r2
 80030d8:	600b      	str	r3, [r1, #0]

	/* Decreasing the number of wait states because of lower CPU frequency */
	if (FLASH_LATENCY_DEFAULT < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 80030da:	4b26      	ldr	r3, [pc, #152]	; (8003174 <SystemInit+0xe8>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0308 	and.w	r3, r3, #8
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d007      	beq.n	80030f6 <SystemInit+0x6a>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 80030e6:	4b23      	ldr	r3, [pc, #140]	; (8003174 <SystemInit+0xe8>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f023 030f 	bic.w	r3, r3, #15
 80030ee:	4a21      	ldr	r2, [pc, #132]	; (8003174 <SystemInit+0xe8>)
 80030f0:	f043 0307 	orr.w	r3, r3, #7
 80030f4:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

#if defined(D3_SRAM_BASE)
	/* Reset D1CFGR register */
	RCC->D1CFGR = 0x00000000;
 80030f6:	4b20      	ldr	r3, [pc, #128]	; (8003178 <SystemInit+0xec>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	619a      	str	r2, [r3, #24]

	/* Reset D2CFGR register */
	RCC->D2CFGR = 0x00000000;
 80030fc:	4b1e      	ldr	r3, [pc, #120]	; (8003178 <SystemInit+0xec>)
 80030fe:	2200      	movs	r2, #0
 8003100:	61da      	str	r2, [r3, #28]

	/* Reset D3CFGR register */
	RCC->D3CFGR = 0x00000000;
 8003102:	4b1d      	ldr	r3, [pc, #116]	; (8003178 <SystemInit+0xec>)
 8003104:	2200      	movs	r2, #0
 8003106:	621a      	str	r2, [r3, #32]

	/* Reset SRDCFGR register */
	RCC->SRDCFGR = 0x00000000;
#endif
	/* Reset PLLCKSELR register */
	RCC->PLLCKSELR = 0x02020200;
 8003108:	4b1b      	ldr	r3, [pc, #108]	; (8003178 <SystemInit+0xec>)
 800310a:	4a1d      	ldr	r2, [pc, #116]	; (8003180 <SystemInit+0xf4>)
 800310c:	629a      	str	r2, [r3, #40]	; 0x28

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x01FF0000;
 800310e:	4b1a      	ldr	r3, [pc, #104]	; (8003178 <SystemInit+0xec>)
 8003110:	4a1c      	ldr	r2, [pc, #112]	; (8003184 <SystemInit+0xf8>)
 8003112:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Reset PLL1DIVR register */
	RCC->PLL1DIVR = 0x01010280;
 8003114:	4b18      	ldr	r3, [pc, #96]	; (8003178 <SystemInit+0xec>)
 8003116:	4a1c      	ldr	r2, [pc, #112]	; (8003188 <SystemInit+0xfc>)
 8003118:	631a      	str	r2, [r3, #48]	; 0x30
	/* Reset PLL1FRACR register */
	RCC->PLL1FRACR = 0x00000000;
 800311a:	4b17      	ldr	r3, [pc, #92]	; (8003178 <SystemInit+0xec>)
 800311c:	2200      	movs	r2, #0
 800311e:	635a      	str	r2, [r3, #52]	; 0x34

	/* Reset PLL2DIVR register */
	RCC->PLL2DIVR = 0x01010280;
 8003120:	4b15      	ldr	r3, [pc, #84]	; (8003178 <SystemInit+0xec>)
 8003122:	4a19      	ldr	r2, [pc, #100]	; (8003188 <SystemInit+0xfc>)
 8003124:	639a      	str	r2, [r3, #56]	; 0x38

	/* Reset PLL2FRACR register */

	RCC->PLL2FRACR = 0x00000000;
 8003126:	4b14      	ldr	r3, [pc, #80]	; (8003178 <SystemInit+0xec>)
 8003128:	2200      	movs	r2, #0
 800312a:	63da      	str	r2, [r3, #60]	; 0x3c
	/* Reset PLL3DIVR register */
	RCC->PLL3DIVR = 0x01010280;
 800312c:	4b12      	ldr	r3, [pc, #72]	; (8003178 <SystemInit+0xec>)
 800312e:	4a16      	ldr	r2, [pc, #88]	; (8003188 <SystemInit+0xfc>)
 8003130:	641a      	str	r2, [r3, #64]	; 0x40

	/* Reset PLL3FRACR register */
	RCC->PLL3FRACR = 0x00000000;
 8003132:	4b11      	ldr	r3, [pc, #68]	; (8003178 <SystemInit+0xec>)
 8003134:	2200      	movs	r2, #0
 8003136:	645a      	str	r2, [r3, #68]	; 0x44

	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 8003138:	4b0f      	ldr	r3, [pc, #60]	; (8003178 <SystemInit+0xec>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a0e      	ldr	r2, [pc, #56]	; (8003178 <SystemInit+0xec>)
 800313e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003142:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIER = 0x00000000;
 8003144:	4b0c      	ldr	r3, [pc, #48]	; (8003178 <SystemInit+0xec>)
 8003146:	2200      	movs	r2, #0
 8003148:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
	/* dual core CM7 or single core line */
	if ((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U) {
 800314a:	4b10      	ldr	r3, [pc, #64]	; (800318c <SystemInit+0x100>)
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	4b10      	ldr	r3, [pc, #64]	; (8003190 <SystemInit+0x104>)
 8003150:	4013      	ands	r3, r2
 8003152:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003156:	d202      	bcs.n	800315e <SystemInit+0xd2>
		/* if stm32h7 revY*/
		/* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
		*((__IO uint32_t*) 0x51008108) = 0x000000001U;
 8003158:	4b0e      	ldr	r3, [pc, #56]	; (8003194 <SystemInit+0x108>)
 800315a:	2201      	movs	r2, #1
 800315c:	601a      	str	r2, [r3, #0]
	/*
	 * Disable the FMC bank1 (enabled after reset).
	 * This, prevents CPU speculation access on this bank which blocks the use of FMC during
	 * 24us. During this time the others FMC master (such as LTDC) cannot use it!
	 */
	FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800315e:	4b0e      	ldr	r3, [pc, #56]	; (8003198 <SystemInit+0x10c>)
 8003160:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8003164:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003166:	bf00      	nop
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr
 8003170:	e000ed00 	.word	0xe000ed00
 8003174:	52002000 	.word	0x52002000
 8003178:	58024400 	.word	0x58024400
 800317c:	eaf6ed7f 	.word	0xeaf6ed7f
 8003180:	02020200 	.word	0x02020200
 8003184:	01ff0000 	.word	0x01ff0000
 8003188:	01010280 	.word	0x01010280
 800318c:	5c001000 	.word	0x5c001000
 8003190:	ffff0000 	.word	0xffff0000
 8003194:	51008108 	.word	0x51008108
 8003198:	52004000 	.word	0x52004000

0800319c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b09a      	sub	sp, #104	; 0x68
 80031a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031a2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80031a6:	2200      	movs	r2, #0
 80031a8:	601a      	str	r2, [r3, #0]
 80031aa:	605a      	str	r2, [r3, #4]
 80031ac:	609a      	str	r2, [r3, #8]
 80031ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031b0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80031b4:	2200      	movs	r2, #0
 80031b6:	601a      	str	r2, [r3, #0]
 80031b8:	605a      	str	r2, [r3, #4]
 80031ba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031bc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80031c0:	2200      	movs	r2, #0
 80031c2:	601a      	str	r2, [r3, #0]
 80031c4:	605a      	str	r2, [r3, #4]
 80031c6:	609a      	str	r2, [r3, #8]
 80031c8:	60da      	str	r2, [r3, #12]
 80031ca:	611a      	str	r2, [r3, #16]
 80031cc:	615a      	str	r2, [r3, #20]
 80031ce:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80031d0:	1d3b      	adds	r3, r7, #4
 80031d2:	222c      	movs	r2, #44	; 0x2c
 80031d4:	2100      	movs	r1, #0
 80031d6:	4618      	mov	r0, r3
 80031d8:	f012 ff38 	bl	801604c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80031dc:	4b44      	ldr	r3, [pc, #272]	; (80032f0 <MX_TIM1_Init+0x154>)
 80031de:	4a45      	ldr	r2, [pc, #276]	; (80032f4 <MX_TIM1_Init+0x158>)
 80031e0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 75-1;
 80031e2:	4b43      	ldr	r3, [pc, #268]	; (80032f0 <MX_TIM1_Init+0x154>)
 80031e4:	224a      	movs	r2, #74	; 0x4a
 80031e6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031e8:	4b41      	ldr	r3, [pc, #260]	; (80032f0 <MX_TIM1_Init+0x154>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62500-1;
 80031ee:	4b40      	ldr	r3, [pc, #256]	; (80032f0 <MX_TIM1_Init+0x154>)
 80031f0:	f24f 4223 	movw	r2, #62499	; 0xf423
 80031f4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031f6:	4b3e      	ldr	r3, [pc, #248]	; (80032f0 <MX_TIM1_Init+0x154>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80031fc:	4b3c      	ldr	r3, [pc, #240]	; (80032f0 <MX_TIM1_Init+0x154>)
 80031fe:	2200      	movs	r2, #0
 8003200:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003202:	4b3b      	ldr	r3, [pc, #236]	; (80032f0 <MX_TIM1_Init+0x154>)
 8003204:	2200      	movs	r2, #0
 8003206:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003208:	4839      	ldr	r0, [pc, #228]	; (80032f0 <MX_TIM1_Init+0x154>)
 800320a:	f00b faa0 	bl	800e74e <HAL_TIM_Base_Init>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d001      	beq.n	8003218 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8003214:	f7fe ffc8 	bl	80021a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003218:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800321c:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800321e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003222:	4619      	mov	r1, r3
 8003224:	4832      	ldr	r0, [pc, #200]	; (80032f0 <MX_TIM1_Init+0x154>)
 8003226:	f00c f81b 	bl	800f260 <HAL_TIM_ConfigClockSource>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8003230:	f7fe ffba 	bl	80021a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003234:	482e      	ldr	r0, [pc, #184]	; (80032f0 <MX_TIM1_Init+0x154>)
 8003236:	f00b fd97 	bl	800ed68 <HAL_TIM_PWM_Init>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8003240:	f7fe ffb2 	bl	80021a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003244:	2300      	movs	r3, #0
 8003246:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003248:	2300      	movs	r3, #0
 800324a:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800324c:	2300      	movs	r3, #0
 800324e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003250:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003254:	4619      	mov	r1, r3
 8003256:	4826      	ldr	r0, [pc, #152]	; (80032f0 <MX_TIM1_Init+0x154>)
 8003258:	f00c fd58 	bl	800fd0c <HAL_TIMEx_MasterConfigSynchronization>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8003262:	f7fe ffa1 	bl	80021a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003266:	2360      	movs	r3, #96	; 0x60
 8003268:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 480-1;
 800326a:	f240 13df 	movw	r3, #479	; 0x1df
 800326e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003270:	2300      	movs	r3, #0
 8003272:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003274:	2300      	movs	r3, #0
 8003276:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003278:	2300      	movs	r3, #0
 800327a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800327c:	2300      	movs	r3, #0
 800327e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003280:	2300      	movs	r3, #0
 8003282:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003284:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003288:	2200      	movs	r2, #0
 800328a:	4619      	mov	r1, r3
 800328c:	4818      	ldr	r0, [pc, #96]	; (80032f0 <MX_TIM1_Init+0x154>)
 800328e:	f00b fed3 	bl	800f038 <HAL_TIM_PWM_ConfigChannel>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8003298:	f7fe ff86 	bl	80021a8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800329c:	2300      	movs	r3, #0
 800329e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80032a4:	2300      	movs	r3, #0
 80032a6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80032a8:	2300      	movs	r3, #0
 80032aa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80032b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80032b4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80032b6:	2300      	movs	r3, #0
 80032b8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80032ba:	2300      	movs	r3, #0
 80032bc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80032be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032c2:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80032c4:	2300      	movs	r3, #0
 80032c6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80032c8:	2300      	movs	r3, #0
 80032ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80032cc:	1d3b      	adds	r3, r7, #4
 80032ce:	4619      	mov	r1, r3
 80032d0:	4807      	ldr	r0, [pc, #28]	; (80032f0 <MX_TIM1_Init+0x154>)
 80032d2:	f00c fda9 	bl	800fe28 <HAL_TIMEx_ConfigBreakDeadTime>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d001      	beq.n	80032e0 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80032dc:	f7fe ff64 	bl	80021a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80032e0:	4803      	ldr	r0, [pc, #12]	; (80032f0 <MX_TIM1_Init+0x154>)
 80032e2:	f000 f8dd 	bl	80034a0 <HAL_TIM_MspPostInit>

}
 80032e6:	bf00      	nop
 80032e8:	3768      	adds	r7, #104	; 0x68
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	24001b28 	.word	0x24001b28
 80032f4:	40010000 	.word	0x40010000

080032f8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b08e      	sub	sp, #56	; 0x38
 80032fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	605a      	str	r2, [r3, #4]
 8003308:	609a      	str	r2, [r3, #8]
 800330a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800330c:	f107 031c 	add.w	r3, r7, #28
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	605a      	str	r2, [r3, #4]
 8003316:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003318:	463b      	mov	r3, r7
 800331a:	2200      	movs	r2, #0
 800331c:	601a      	str	r2, [r3, #0]
 800331e:	605a      	str	r2, [r3, #4]
 8003320:	609a      	str	r2, [r3, #8]
 8003322:	60da      	str	r2, [r3, #12]
 8003324:	611a      	str	r2, [r3, #16]
 8003326:	615a      	str	r2, [r3, #20]
 8003328:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800332a:	4b2d      	ldr	r3, [pc, #180]	; (80033e0 <MX_TIM2_Init+0xe8>)
 800332c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003330:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 75-1;
 8003332:	4b2b      	ldr	r3, [pc, #172]	; (80033e0 <MX_TIM2_Init+0xe8>)
 8003334:	224a      	movs	r2, #74	; 0x4a
 8003336:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003338:	4b29      	ldr	r3, [pc, #164]	; (80033e0 <MX_TIM2_Init+0xe8>)
 800333a:	2200      	movs	r2, #0
 800333c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3125-1;
 800333e:	4b28      	ldr	r3, [pc, #160]	; (80033e0 <MX_TIM2_Init+0xe8>)
 8003340:	f640 4234 	movw	r2, #3124	; 0xc34
 8003344:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003346:	4b26      	ldr	r3, [pc, #152]	; (80033e0 <MX_TIM2_Init+0xe8>)
 8003348:	2200      	movs	r2, #0
 800334a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800334c:	4b24      	ldr	r3, [pc, #144]	; (80033e0 <MX_TIM2_Init+0xe8>)
 800334e:	2280      	movs	r2, #128	; 0x80
 8003350:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003352:	4823      	ldr	r0, [pc, #140]	; (80033e0 <MX_TIM2_Init+0xe8>)
 8003354:	f00b f9fb 	bl	800e74e <HAL_TIM_Base_Init>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800335e:	f7fe ff23 	bl	80021a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003362:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003366:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003368:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800336c:	4619      	mov	r1, r3
 800336e:	481c      	ldr	r0, [pc, #112]	; (80033e0 <MX_TIM2_Init+0xe8>)
 8003370:	f00b ff76 	bl	800f260 <HAL_TIM_ConfigClockSource>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800337a:	f7fe ff15 	bl	80021a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800337e:	4818      	ldr	r0, [pc, #96]	; (80033e0 <MX_TIM2_Init+0xe8>)
 8003380:	f00b fcf2 	bl	800ed68 <HAL_TIM_PWM_Init>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800338a:	f7fe ff0d 	bl	80021a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800338e:	2320      	movs	r3, #32
 8003390:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003392:	2300      	movs	r3, #0
 8003394:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003396:	f107 031c 	add.w	r3, r7, #28
 800339a:	4619      	mov	r1, r3
 800339c:	4810      	ldr	r0, [pc, #64]	; (80033e0 <MX_TIM2_Init+0xe8>)
 800339e:	f00c fcb5 	bl	800fd0c <HAL_TIMEx_MasterConfigSynchronization>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d001      	beq.n	80033ac <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80033a8:	f7fe fefe 	bl	80021a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033ac:	2360      	movs	r3, #96	; 0x60
 80033ae:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80033b0:	2300      	movs	r3, #0
 80033b2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033b4:	2300      	movs	r3, #0
 80033b6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033b8:	2300      	movs	r3, #0
 80033ba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80033bc:	463b      	mov	r3, r7
 80033be:	220c      	movs	r2, #12
 80033c0:	4619      	mov	r1, r3
 80033c2:	4807      	ldr	r0, [pc, #28]	; (80033e0 <MX_TIM2_Init+0xe8>)
 80033c4:	f00b fe38 	bl	800f038 <HAL_TIM_PWM_ConfigChannel>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80033ce:	f7fe feeb 	bl	80021a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80033d2:	4803      	ldr	r0, [pc, #12]	; (80033e0 <MX_TIM2_Init+0xe8>)
 80033d4:	f000 f864 	bl	80034a0 <HAL_TIM_MspPostInit>

}
 80033d8:	bf00      	nop
 80033da:	3738      	adds	r7, #56	; 0x38
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	24001b74 	.word	0x24001b74

080033e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a29      	ldr	r2, [pc, #164]	; (8003498 <HAL_TIM_Base_MspInit+0xb4>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d12f      	bne.n	8003456 <HAL_TIM_Base_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80033f6:	4b29      	ldr	r3, [pc, #164]	; (800349c <HAL_TIM_Base_MspInit+0xb8>)
 80033f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80033fc:	4a27      	ldr	r2, [pc, #156]	; (800349c <HAL_TIM_Base_MspInit+0xb8>)
 80033fe:	f043 0301 	orr.w	r3, r3, #1
 8003402:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003406:	4b25      	ldr	r3, [pc, #148]	; (800349c <HAL_TIM_Base_MspInit+0xb8>)
 8003408:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	60fb      	str	r3, [r7, #12]
 8003412:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 5, 0);
 8003414:	2200      	movs	r2, #0
 8003416:	2105      	movs	r1, #5
 8003418:	2018      	movs	r0, #24
 800341a:	f002 fa25 	bl	8005868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 800341e:	2018      	movs	r0, #24
 8003420:	f002 fa3c 	bl	800589c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 8003424:	2200      	movs	r2, #0
 8003426:	2105      	movs	r1, #5
 8003428:	2019      	movs	r0, #25
 800342a:	f002 fa1d 	bl	8005868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800342e:	2019      	movs	r0, #25
 8003430:	f002 fa34 	bl	800589c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 5, 0);
 8003434:	2200      	movs	r2, #0
 8003436:	2105      	movs	r1, #5
 8003438:	201a      	movs	r0, #26
 800343a:	f002 fa15 	bl	8005868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 800343e:	201a      	movs	r0, #26
 8003440:	f002 fa2c 	bl	800589c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8003444:	2200      	movs	r2, #0
 8003446:	2105      	movs	r1, #5
 8003448:	201b      	movs	r0, #27
 800344a:	f002 fa0d 	bl	8005868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800344e:	201b      	movs	r0, #27
 8003450:	f002 fa24 	bl	800589c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003454:	e01b      	b.n	800348e <HAL_TIM_Base_MspInit+0xaa>
  else if(tim_baseHandle->Instance==TIM2)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800345e:	d116      	bne.n	800348e <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003460:	4b0e      	ldr	r3, [pc, #56]	; (800349c <HAL_TIM_Base_MspInit+0xb8>)
 8003462:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003466:	4a0d      	ldr	r2, [pc, #52]	; (800349c <HAL_TIM_Base_MspInit+0xb8>)
 8003468:	f043 0301 	orr.w	r3, r3, #1
 800346c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003470:	4b0a      	ldr	r3, [pc, #40]	; (800349c <HAL_TIM_Base_MspInit+0xb8>)
 8003472:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003476:	f003 0301 	and.w	r3, r3, #1
 800347a:	60bb      	str	r3, [r7, #8]
 800347c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800347e:	2200      	movs	r2, #0
 8003480:	2105      	movs	r1, #5
 8003482:	201c      	movs	r0, #28
 8003484:	f002 f9f0 	bl	8005868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003488:	201c      	movs	r0, #28
 800348a:	f002 fa07 	bl	800589c <HAL_NVIC_EnableIRQ>
}
 800348e:	bf00      	nop
 8003490:	3710      	adds	r7, #16
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	40010000 	.word	0x40010000
 800349c:	58024400 	.word	0x58024400

080034a0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b08a      	sub	sp, #40	; 0x28
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034a8:	f107 0314 	add.w	r3, r7, #20
 80034ac:	2200      	movs	r2, #0
 80034ae:	601a      	str	r2, [r3, #0]
 80034b0:	605a      	str	r2, [r3, #4]
 80034b2:	609a      	str	r2, [r3, #8]
 80034b4:	60da      	str	r2, [r3, #12]
 80034b6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a26      	ldr	r2, [pc, #152]	; (8003558 <HAL_TIM_MspPostInit+0xb8>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d120      	bne.n	8003504 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034c2:	4b26      	ldr	r3, [pc, #152]	; (800355c <HAL_TIM_MspPostInit+0xbc>)
 80034c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034c8:	4a24      	ldr	r2, [pc, #144]	; (800355c <HAL_TIM_MspPostInit+0xbc>)
 80034ca:	f043 0301 	orr.w	r3, r3, #1
 80034ce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80034d2:	4b22      	ldr	r3, [pc, #136]	; (800355c <HAL_TIM_MspPostInit+0xbc>)
 80034d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034d8:	f003 0301 	and.w	r3, r3, #1
 80034dc:	613b      	str	r3, [r7, #16]
 80034de:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80034e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034e6:	2302      	movs	r3, #2
 80034e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ea:	2300      	movs	r3, #0
 80034ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034ee:	2300      	movs	r3, #0
 80034f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80034f2:	2301      	movs	r3, #1
 80034f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034f6:	f107 0314 	add.w	r3, r7, #20
 80034fa:	4619      	mov	r1, r3
 80034fc:	4818      	ldr	r0, [pc, #96]	; (8003560 <HAL_TIM_MspPostInit+0xc0>)
 80034fe:	f005 fc29 	bl	8008d54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003502:	e024      	b.n	800354e <HAL_TIM_MspPostInit+0xae>
  else if(timHandle->Instance==TIM2)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800350c:	d11f      	bne.n	800354e <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800350e:	4b13      	ldr	r3, [pc, #76]	; (800355c <HAL_TIM_MspPostInit+0xbc>)
 8003510:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003514:	4a11      	ldr	r2, [pc, #68]	; (800355c <HAL_TIM_MspPostInit+0xbc>)
 8003516:	f043 0302 	orr.w	r3, r3, #2
 800351a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800351e:	4b0f      	ldr	r3, [pc, #60]	; (800355c <HAL_TIM_MspPostInit+0xbc>)
 8003520:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003524:	f003 0302 	and.w	r3, r3, #2
 8003528:	60fb      	str	r3, [r7, #12]
 800352a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800352c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003530:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003532:	2302      	movs	r3, #2
 8003534:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003536:	2300      	movs	r3, #0
 8003538:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800353a:	2300      	movs	r3, #0
 800353c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800353e:	2301      	movs	r3, #1
 8003540:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003542:	f107 0314 	add.w	r3, r7, #20
 8003546:	4619      	mov	r1, r3
 8003548:	4806      	ldr	r0, [pc, #24]	; (8003564 <HAL_TIM_MspPostInit+0xc4>)
 800354a:	f005 fc03 	bl	8008d54 <HAL_GPIO_Init>
}
 800354e:	bf00      	nop
 8003550:	3728      	adds	r7, #40	; 0x28
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	40010000 	.word	0x40010000
 800355c:	58024400 	.word	0x58024400
 8003560:	58020000 	.word	0x58020000
 8003564:	58020400 	.word	0x58020400

08003568 <get_uptime>:
 *      Author: 3ucubed
 */

#include "time_tagging.h"

void get_uptime(uint8_t *buffer) {
 8003568:	b480      	push	{r7}
 800356a:	b087      	sub	sp, #28
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
	uint32_t uptime = 0;
 8003570:	2300      	movs	r3, #0
 8003572:	617b      	str	r3, [r7, #20]
	uint32_t ms = uptime_millis;
 8003574:	4b21      	ldr	r3, [pc, #132]	; (80035fc <get_uptime+0x94>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	613b      	str	r3, [r7, #16]
	uint32_t st = SysTick->VAL;
 800357a:	4b21      	ldr	r3, [pc, #132]	; (8003600 <get_uptime+0x98>)
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	60fb      	str	r3, [r7, #12]

	// Did uptime_millis rollover while reading SysTick->VAL?
	if (ms != uptime_millis) {
 8003580:	4b1e      	ldr	r3, [pc, #120]	; (80035fc <get_uptime+0x94>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	693a      	ldr	r2, [r7, #16]
 8003586:	429a      	cmp	r2, r3
 8003588:	d005      	beq.n	8003596 <get_uptime+0x2e>
		ms = uptime_millis;
 800358a:	4b1c      	ldr	r3, [pc, #112]	; (80035fc <get_uptime+0x94>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	613b      	str	r3, [r7, #16]
		st = SysTick->VAL;
 8003590:	4b1b      	ldr	r3, [pc, #108]	; (8003600 <get_uptime+0x98>)
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	60fb      	str	r3, [r7, #12]
	}
	uptime = ms * 1000 - st / ((SysTick->LOAD + 1) / 1000);
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800359c:	fb03 f202 	mul.w	r2, r3, r2
 80035a0:	4b17      	ldr	r3, [pc, #92]	; (8003600 <get_uptime+0x98>)
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	3301      	adds	r3, #1
 80035a6:	4917      	ldr	r1, [pc, #92]	; (8003604 <get_uptime+0x9c>)
 80035a8:	fba1 1303 	umull	r1, r3, r1, r3
 80035ac:	099b      	lsrs	r3, r3, #6
 80035ae:	68f9      	ldr	r1, [r7, #12]
 80035b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	617b      	str	r3, [r7, #20]

	if (ms == 0){
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <get_uptime+0x5a>
		uptime = 0;
 80035be:	2300      	movs	r3, #0
 80035c0:	617b      	str	r3, [r7, #20]
	}

	buffer[0] = ((uptime >> 24) & 0xFF);
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	0e1b      	lsrs	r3, r3, #24
 80035c6:	b2da      	uxtb	r2, r3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((uptime >> 16) & 0xFF);
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	0c1a      	lsrs	r2, r3, #16
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	3301      	adds	r3, #1
 80035d4:	b2d2      	uxtb	r2, r2
 80035d6:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((uptime >> 8) & 0xFF);
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	0a1a      	lsrs	r2, r3, #8
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3302      	adds	r3, #2
 80035e0:	b2d2      	uxtb	r2, r2
 80035e2:	701a      	strb	r2, [r3, #0]
	buffer[3] = uptime & 0xFF;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3303      	adds	r3, #3
 80035e8:	697a      	ldr	r2, [r7, #20]
 80035ea:	b2d2      	uxtb	r2, r2
 80035ec:	701a      	strb	r2, [r3, #0]
}
 80035ee:	bf00      	nop
 80035f0:	371c      	adds	r7, #28
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	24001964 	.word	0x24001964
 8003600:	e000e010 	.word	0xe000e010
 8003604:	10624dd3 	.word	0x10624dd3

08003608 <get_timestamp>:

void get_timestamp(uint8_t *buffer) {
 8003608:	b580      	push	{r7, lr}
 800360a:	b08a      	sub	sp, #40	; 0x28
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef current_time;
	RTC_DateTypeDef current_date;

	HAL_RTC_GetTime(&hrtc, &current_time, RTC_FORMAT_BIN);
 8003610:	f107 0310 	add.w	r3, r7, #16
 8003614:	2200      	movs	r2, #0
 8003616:	4619      	mov	r1, r3
 8003618:	4821      	ldr	r0, [pc, #132]	; (80036a0 <get_timestamp+0x98>)
 800361a:	f00a fa45 	bl	800daa8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &current_date, RTC_FORMAT_BIN);
 800361e:	f107 030c 	add.w	r3, r7, #12
 8003622:	2200      	movs	r2, #0
 8003624:	4619      	mov	r1, r3
 8003626:	481e      	ldr	r0, [pc, #120]	; (80036a0 <get_timestamp+0x98>)
 8003628:	f00a fb22 	bl	800dc70 <HAL_RTC_GetDate>
	uint32_t milliseconds = 1000000 - (current_time.SubSeconds * 100);
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	2264      	movs	r2, #100	; 0x64
 8003630:	fb03 f202 	mul.w	r2, r3, r2
 8003634:	4b1b      	ldr	r3, [pc, #108]	; (80036a4 <get_timestamp+0x9c>)
 8003636:	1a9b      	subs	r3, r3, r2
 8003638:	627b      	str	r3, [r7, #36]	; 0x24

	buffer[0] = current_date.Year;				// 0-99
 800363a:	7bfa      	ldrb	r2, [r7, #15]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	701a      	strb	r2, [r3, #0]
	buffer[1] = current_date.Month;				// 1-12
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	3301      	adds	r3, #1
 8003644:	7b7a      	ldrb	r2, [r7, #13]
 8003646:	701a      	strb	r2, [r3, #0]
	buffer[2] = current_date.Date;				// 1-31
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	3302      	adds	r3, #2
 800364c:	7bba      	ldrb	r2, [r7, #14]
 800364e:	701a      	strb	r2, [r3, #0]
	buffer[3] = current_time.Hours;				// 0-23
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	3303      	adds	r3, #3
 8003654:	7c3a      	ldrb	r2, [r7, #16]
 8003656:	701a      	strb	r2, [r3, #0]
	buffer[4] = current_time.Minutes;			// 0-59
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	3304      	adds	r3, #4
 800365c:	7c7a      	ldrb	r2, [r7, #17]
 800365e:	701a      	strb	r2, [r3, #0]
	buffer[5] = current_time.Seconds;			// 0-59
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	3305      	adds	r3, #5
 8003664:	7cba      	ldrb	r2, [r7, #18]
 8003666:	701a      	strb	r2, [r3, #0]
	buffer[6] = ((milliseconds >> 24) & 0xFF);
 8003668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366a:	0e1a      	lsrs	r2, r3, #24
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	3306      	adds	r3, #6
 8003670:	b2d2      	uxtb	r2, r2
 8003672:	701a      	strb	r2, [r3, #0]
	buffer[7] = ((milliseconds >> 16) & 0xFF);
 8003674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003676:	0c1a      	lsrs	r2, r3, #16
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	3307      	adds	r3, #7
 800367c:	b2d2      	uxtb	r2, r2
 800367e:	701a      	strb	r2, [r3, #0]
	buffer[8] = ((milliseconds >> 8) & 0xFF);
 8003680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003682:	0a1a      	lsrs	r2, r3, #8
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	3308      	adds	r3, #8
 8003688:	b2d2      	uxtb	r2, r2
 800368a:	701a      	strb	r2, [r3, #0]
	buffer[9] = milliseconds & 0xFF;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	3309      	adds	r3, #9
 8003690:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003692:	b2d2      	uxtb	r2, r2
 8003694:	701a      	strb	r2, [r3, #0]
}
 8003696:	bf00      	nop
 8003698:	3728      	adds	r7, #40	; 0x28
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	24001978 	.word	0x24001978
 80036a4:	000f4240 	.word	0x000f4240

080036a8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80036ac:	4b30      	ldr	r3, [pc, #192]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 80036ae:	4a31      	ldr	r2, [pc, #196]	; (8003774 <MX_USART1_UART_Init+0xcc>)
 80036b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 460800;
 80036b2:	4b2f      	ldr	r3, [pc, #188]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 80036b4:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 80036b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80036ba:	4b2d      	ldr	r3, [pc, #180]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 80036bc:	2200      	movs	r2, #0
 80036be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80036c0:	4b2b      	ldr	r3, [pc, #172]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80036c6:	4b2a      	ldr	r3, [pc, #168]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80036cc:	4b28      	ldr	r3, [pc, #160]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 80036ce:	220c      	movs	r2, #12
 80036d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036d2:	4b27      	ldr	r3, [pc, #156]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80036d8:	4b25      	ldr	r3, [pc, #148]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 80036da:	2200      	movs	r2, #0
 80036dc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036de:	4b24      	ldr	r3, [pc, #144]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80036e4:	4b22      	ldr	r3, [pc, #136]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036ea:	4b21      	ldr	r3, [pc, #132]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80036f0:	481f      	ldr	r0, [pc, #124]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 80036f2:	f00c fc35 	bl	800ff60 <HAL_UART_Init>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d001      	beq.n	8003700 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80036fc:	f7fe fd54 	bl	80021a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003700:	2100      	movs	r1, #0
 8003702:	481b      	ldr	r0, [pc, #108]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 8003704:	f00f f97b 	bl	80129fe <HAL_UARTEx_SetTxFifoThreshold>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800370e:	f7fe fd4b 	bl	80021a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003712:	2100      	movs	r1, #0
 8003714:	4816      	ldr	r0, [pc, #88]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 8003716:	f00f f9b0 	bl	8012a7a <HAL_UARTEx_SetRxFifoThreshold>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d001      	beq.n	8003724 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003720:	f7fe fd42 	bl	80021a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003724:	4812      	ldr	r0, [pc, #72]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 8003726:	f00f f931 	bl	801298c <HAL_UARTEx_DisableFifoMode>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d001      	beq.n	8003734 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003730:	f7fe fd3a 	bl	80021a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
	/* Set the RXFIFO threshold */
	HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_4);
 8003734:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003738:	480d      	ldr	r0, [pc, #52]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 800373a:	f00f f99e 	bl	8012a7a <HAL_UARTEx_SetRxFifoThreshold>

	/* Enable the FIFO mode */
	HAL_UARTEx_EnableFifoMode(&huart1);
 800373e:	480c      	ldr	r0, [pc, #48]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 8003740:	f00f f8e9 	bl	8012916 <HAL_UARTEx_EnableFifoMode>

	/* Enable MCU wakeup by UART */
	HAL_UARTEx_EnableStopMode(&huart1);
 8003744:	480a      	ldr	r0, [pc, #40]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 8003746:	f00f f8b3 	bl	80128b0 <HAL_UARTEx_EnableStopMode>

	/* Enable the UART RX FIFO threshold interrupt */
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_RXFT);
 800374a:	4b09      	ldr	r3, [pc, #36]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	689a      	ldr	r2, [r3, #8]
 8003750:	4b07      	ldr	r3, [pc, #28]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003758:	609a      	str	r2, [r3, #8]

	/* Enable the UART wakeup from stop mode interrupt */
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 800375a:	4b05      	ldr	r3, [pc, #20]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	689a      	ldr	r2, [r3, #8]
 8003760:	4b03      	ldr	r3, [pc, #12]	; (8003770 <MX_USART1_UART_Init+0xc8>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003768:	609a      	str	r2, [r3, #8]

  /* USER CODE END USART1_Init 2 */

}
 800376a:	bf00      	nop
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	24001bc0 	.word	0x24001bc0
 8003774:	40011000 	.word	0x40011000

08003778 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b0ba      	sub	sp, #232	; 0xe8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003780:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003784:	2200      	movs	r2, #0
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	605a      	str	r2, [r3, #4]
 800378a:	609a      	str	r2, [r3, #8]
 800378c:	60da      	str	r2, [r3, #12]
 800378e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003790:	f107 0310 	add.w	r3, r7, #16
 8003794:	22c0      	movs	r2, #192	; 0xc0
 8003796:	2100      	movs	r1, #0
 8003798:	4618      	mov	r0, r3
 800379a:	f012 fc57 	bl	801604c <memset>
  if(uartHandle->Instance==USART1)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a41      	ldr	r2, [pc, #260]	; (80038a8 <HAL_UART_MspInit+0x130>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d17b      	bne.n	80038a0 <HAL_UART_MspInit+0x128>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80037a8:	f04f 0201 	mov.w	r2, #1
 80037ac:	f04f 0300 	mov.w	r3, #0
 80037b0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 80037b4:	2318      	movs	r3, #24
 80037b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80037ba:	f107 0310 	add.w	r3, r7, #16
 80037be:	4618      	mov	r0, r3
 80037c0:	f007 fb54 	bl	800ae6c <HAL_RCCEx_PeriphCLKConfig>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d001      	beq.n	80037ce <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80037ca:	f7fe fced 	bl	80021a8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80037ce:	4b37      	ldr	r3, [pc, #220]	; (80038ac <HAL_UART_MspInit+0x134>)
 80037d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80037d4:	4a35      	ldr	r2, [pc, #212]	; (80038ac <HAL_UART_MspInit+0x134>)
 80037d6:	f043 0310 	orr.w	r3, r3, #16
 80037da:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80037de:	4b33      	ldr	r3, [pc, #204]	; (80038ac <HAL_UART_MspInit+0x134>)
 80037e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80037e4:	f003 0310 	and.w	r3, r3, #16
 80037e8:	60fb      	str	r3, [r7, #12]
 80037ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ec:	4b2f      	ldr	r3, [pc, #188]	; (80038ac <HAL_UART_MspInit+0x134>)
 80037ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80037f2:	4a2e      	ldr	r2, [pc, #184]	; (80038ac <HAL_UART_MspInit+0x134>)
 80037f4:	f043 0301 	orr.w	r3, r3, #1
 80037f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80037fc:	4b2b      	ldr	r3, [pc, #172]	; (80038ac <HAL_UART_MspInit+0x134>)
 80037fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	60bb      	str	r3, [r7, #8]
 8003808:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800380a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800380e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003812:	2302      	movs	r3, #2
 8003814:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003818:	2300      	movs	r3, #0
 800381a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800381e:	2300      	movs	r3, #0
 8003820:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003824:	2307      	movs	r3, #7
 8003826:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800382a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800382e:	4619      	mov	r1, r3
 8003830:	481f      	ldr	r0, [pc, #124]	; (80038b0 <HAL_UART_MspInit+0x138>)
 8003832:	f005 fa8f 	bl	8008d54 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Stream2;
 8003836:	4b1f      	ldr	r3, [pc, #124]	; (80038b4 <HAL_UART_MspInit+0x13c>)
 8003838:	4a1f      	ldr	r2, [pc, #124]	; (80038b8 <HAL_UART_MspInit+0x140>)
 800383a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800383c:	4b1d      	ldr	r3, [pc, #116]	; (80038b4 <HAL_UART_MspInit+0x13c>)
 800383e:	222a      	movs	r2, #42	; 0x2a
 8003840:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003842:	4b1c      	ldr	r3, [pc, #112]	; (80038b4 <HAL_UART_MspInit+0x13c>)
 8003844:	2240      	movs	r2, #64	; 0x40
 8003846:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003848:	4b1a      	ldr	r3, [pc, #104]	; (80038b4 <HAL_UART_MspInit+0x13c>)
 800384a:	2200      	movs	r2, #0
 800384c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800384e:	4b19      	ldr	r3, [pc, #100]	; (80038b4 <HAL_UART_MspInit+0x13c>)
 8003850:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003854:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003856:	4b17      	ldr	r3, [pc, #92]	; (80038b4 <HAL_UART_MspInit+0x13c>)
 8003858:	2200      	movs	r2, #0
 800385a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800385c:	4b15      	ldr	r3, [pc, #84]	; (80038b4 <HAL_UART_MspInit+0x13c>)
 800385e:	2200      	movs	r2, #0
 8003860:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003862:	4b14      	ldr	r3, [pc, #80]	; (80038b4 <HAL_UART_MspInit+0x13c>)
 8003864:	2200      	movs	r2, #0
 8003866:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003868:	4b12      	ldr	r3, [pc, #72]	; (80038b4 <HAL_UART_MspInit+0x13c>)
 800386a:	2200      	movs	r2, #0
 800386c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800386e:	4b11      	ldr	r3, [pc, #68]	; (80038b4 <HAL_UART_MspInit+0x13c>)
 8003870:	2200      	movs	r2, #0
 8003872:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003874:	480f      	ldr	r0, [pc, #60]	; (80038b4 <HAL_UART_MspInit+0x13c>)
 8003876:	f002 fc25 	bl	80060c4 <HAL_DMA_Init>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d001      	beq.n	8003884 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8003880:	f7fe fc92 	bl	80021a8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a0b      	ldr	r2, [pc, #44]	; (80038b4 <HAL_UART_MspInit+0x13c>)
 8003888:	67da      	str	r2, [r3, #124]	; 0x7c
 800388a:	4a0a      	ldr	r2, [pc, #40]	; (80038b4 <HAL_UART_MspInit+0x13c>)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003890:	2200      	movs	r2, #0
 8003892:	2105      	movs	r1, #5
 8003894:	2025      	movs	r0, #37	; 0x25
 8003896:	f001 ffe7 	bl	8005868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800389a:	2025      	movs	r0, #37	; 0x25
 800389c:	f001 fffe 	bl	800589c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80038a0:	bf00      	nop
 80038a2:	37e8      	adds	r7, #232	; 0xe8
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	40011000 	.word	0x40011000
 80038ac:	58024400 	.word	0x58024400
 80038b0:	58020000 	.word	0x58020000
 80038b4:	24001c54 	.word	0x24001c54
 80038b8:	40020040 	.word	0x40020040

080038bc <voltage_monitor_init>:

#include "voltage_monitor.h"

VOLTAGE_RAIL rail_monitor[NUM_VOLTAGE_RAILS];

uint8_t voltage_monitor_init() {
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 80038c2:	2300      	movs	r3, #0
 80038c4:	71fb      	strb	r3, [r7, #7]

	rail_monitor[RAIL_vsense].name = RAIL_vsense;
 80038c6:	4bc2      	ldr	r3, [pc, #776]	; (8003bd0 <voltage_monitor_init+0x314>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	701a      	strb	r2, [r3, #0]
	rail_monitor[RAIL_vsense].error_count = 0;
 80038cc:	4bc0      	ldr	r3, [pc, #768]	; (8003bd0 <voltage_monitor_init+0x314>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	705a      	strb	r2, [r3, #1]
	rail_monitor[RAIL_vsense].is_enabled = 1;
 80038d2:	4bbf      	ldr	r3, [pc, #764]	; (8003bd0 <voltage_monitor_init+0x314>)
 80038d4:	2201      	movs	r2, #1
 80038d6:	709a      	strb	r2, [r3, #2]
	rail_monitor[RAIL_vsense].data = 0;
 80038d8:	4bbd      	ldr	r3, [pc, #756]	; (8003bd0 <voltage_monitor_init+0x314>)
 80038da:	2200      	movs	r2, #0
 80038dc:	809a      	strh	r2, [r3, #4]
	rail_monitor[RAIL_vsense].max_voltage = 10000; // TODO: Get actual range from Sanj
 80038de:	4bbc      	ldr	r3, [pc, #752]	; (8003bd0 <voltage_monitor_init+0x314>)
 80038e0:	f242 7210 	movw	r2, #10000	; 0x2710
 80038e4:	80da      	strh	r2, [r3, #6]
	rail_monitor[RAIL_vsense].min_voltage = 0;
 80038e6:	4bba      	ldr	r3, [pc, #744]	; (8003bd0 <voltage_monitor_init+0x314>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	811a      	strh	r2, [r3, #8]

	rail_monitor[RAIL_vrefint].name = RAIL_vrefint;
 80038ec:	4bb8      	ldr	r3, [pc, #736]	; (8003bd0 <voltage_monitor_init+0x314>)
 80038ee:	2201      	movs	r2, #1
 80038f0:	729a      	strb	r2, [r3, #10]
	rail_monitor[RAIL_vrefint].error_count = 0;
 80038f2:	4bb7      	ldr	r3, [pc, #732]	; (8003bd0 <voltage_monitor_init+0x314>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	72da      	strb	r2, [r3, #11]
	rail_monitor[RAIL_vrefint].is_enabled = 1;
 80038f8:	4bb5      	ldr	r3, [pc, #724]	; (8003bd0 <voltage_monitor_init+0x314>)
 80038fa:	2201      	movs	r2, #1
 80038fc:	731a      	strb	r2, [r3, #12]
	rail_monitor[RAIL_vrefint].data = 0;
 80038fe:	4bb4      	ldr	r3, [pc, #720]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003900:	2200      	movs	r2, #0
 8003902:	81da      	strh	r2, [r3, #14]
	rail_monitor[RAIL_vrefint].max_voltage = 10000; // TODO: Get actual range from Sanj
 8003904:	4bb2      	ldr	r3, [pc, #712]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003906:	f242 7210 	movw	r2, #10000	; 0x2710
 800390a:	821a      	strh	r2, [r3, #16]
	rail_monitor[RAIL_vrefint].min_voltage = 0;
 800390c:	4bb0      	ldr	r3, [pc, #704]	; (8003bd0 <voltage_monitor_init+0x314>)
 800390e:	2200      	movs	r2, #0
 8003910:	825a      	strh	r2, [r3, #18]

	rail_monitor[RAIL_TEMP1].name = RAIL_TEMP1;
 8003912:	4baf      	ldr	r3, [pc, #700]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003914:	2202      	movs	r2, #2
 8003916:	751a      	strb	r2, [r3, #20]
	rail_monitor[RAIL_TEMP1].error_count = 0;
 8003918:	4bad      	ldr	r3, [pc, #692]	; (8003bd0 <voltage_monitor_init+0x314>)
 800391a:	2200      	movs	r2, #0
 800391c:	755a      	strb	r2, [r3, #21]
	rail_monitor[RAIL_TEMP1].is_enabled = 1;
 800391e:	4bac      	ldr	r3, [pc, #688]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003920:	2201      	movs	r2, #1
 8003922:	759a      	strb	r2, [r3, #22]
	rail_monitor[RAIL_TEMP1].data = 0;
 8003924:	4baa      	ldr	r3, [pc, #680]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003926:	2200      	movs	r2, #0
 8003928:	831a      	strh	r2, [r3, #24]
	rail_monitor[RAIL_TEMP1].max_voltage = 10000; // TODO: Get actual range from Sanj
 800392a:	4ba9      	ldr	r3, [pc, #676]	; (8003bd0 <voltage_monitor_init+0x314>)
 800392c:	f242 7210 	movw	r2, #10000	; 0x2710
 8003930:	835a      	strh	r2, [r3, #26]
	rail_monitor[RAIL_TEMP1].min_voltage = 0;
 8003932:	4ba7      	ldr	r3, [pc, #668]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003934:	2200      	movs	r2, #0
 8003936:	839a      	strh	r2, [r3, #28]

	rail_monitor[RAIL_TEMP2].name = RAIL_TEMP2;
 8003938:	4ba5      	ldr	r3, [pc, #660]	; (8003bd0 <voltage_monitor_init+0x314>)
 800393a:	2203      	movs	r2, #3
 800393c:	779a      	strb	r2, [r3, #30]
	rail_monitor[RAIL_TEMP2].error_count = 0;
 800393e:	4ba4      	ldr	r3, [pc, #656]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003940:	2200      	movs	r2, #0
 8003942:	77da      	strb	r2, [r3, #31]
	rail_monitor[RAIL_TEMP2].is_enabled = 1;
 8003944:	4ba2      	ldr	r3, [pc, #648]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003946:	2201      	movs	r2, #1
 8003948:	f883 2020 	strb.w	r2, [r3, #32]
	rail_monitor[RAIL_TEMP2].data = 0;
 800394c:	4ba0      	ldr	r3, [pc, #640]	; (8003bd0 <voltage_monitor_init+0x314>)
 800394e:	2200      	movs	r2, #0
 8003950:	845a      	strh	r2, [r3, #34]	; 0x22
	rail_monitor[RAIL_TEMP2].max_voltage = 10000; // TODO: Get actual range from Sanj
 8003952:	4b9f      	ldr	r3, [pc, #636]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003954:	f242 7210 	movw	r2, #10000	; 0x2710
 8003958:	849a      	strh	r2, [r3, #36]	; 0x24
	rail_monitor[RAIL_TEMP2].min_voltage = 0;
 800395a:	4b9d      	ldr	r3, [pc, #628]	; (8003bd0 <voltage_monitor_init+0x314>)
 800395c:	2200      	movs	r2, #0
 800395e:	84da      	strh	r2, [r3, #38]	; 0x26

	rail_monitor[RAIL_TEMP3].name = RAIL_TEMP3;
 8003960:	4b9b      	ldr	r3, [pc, #620]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003962:	2204      	movs	r2, #4
 8003964:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	rail_monitor[RAIL_TEMP3].error_count = 0;
 8003968:	4b99      	ldr	r3, [pc, #612]	; (8003bd0 <voltage_monitor_init+0x314>)
 800396a:	2200      	movs	r2, #0
 800396c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	rail_monitor[RAIL_TEMP3].is_enabled = 1;
 8003970:	4b97      	ldr	r3, [pc, #604]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003972:	2201      	movs	r2, #1
 8003974:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	rail_monitor[RAIL_TEMP3].data = 0;
 8003978:	4b95      	ldr	r3, [pc, #596]	; (8003bd0 <voltage_monitor_init+0x314>)
 800397a:	2200      	movs	r2, #0
 800397c:	859a      	strh	r2, [r3, #44]	; 0x2c
	rail_monitor[RAIL_TEMP3].max_voltage = 10000; // TODO: Get actual range from Sanj
 800397e:	4b94      	ldr	r3, [pc, #592]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003980:	f242 7210 	movw	r2, #10000	; 0x2710
 8003984:	85da      	strh	r2, [r3, #46]	; 0x2e
	rail_monitor[RAIL_TEMP3].min_voltage = 0;
 8003986:	4b92      	ldr	r3, [pc, #584]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003988:	2200      	movs	r2, #0
 800398a:	861a      	strh	r2, [r3, #48]	; 0x30

	rail_monitor[RAIL_TEMP4].name = RAIL_TEMP4;
 800398c:	4b90      	ldr	r3, [pc, #576]	; (8003bd0 <voltage_monitor_init+0x314>)
 800398e:	2205      	movs	r2, #5
 8003990:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	rail_monitor[RAIL_TEMP4].error_count = 0;
 8003994:	4b8e      	ldr	r3, [pc, #568]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003996:	2200      	movs	r2, #0
 8003998:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	rail_monitor[RAIL_TEMP4].is_enabled = 1;
 800399c:	4b8c      	ldr	r3, [pc, #560]	; (8003bd0 <voltage_monitor_init+0x314>)
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	rail_monitor[RAIL_TEMP4].data = 0;
 80039a4:	4b8a      	ldr	r3, [pc, #552]	; (8003bd0 <voltage_monitor_init+0x314>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	86da      	strh	r2, [r3, #54]	; 0x36
	rail_monitor[RAIL_TEMP4].max_voltage = 10000; // TODO: Get actual range from Sanj
 80039aa:	4b89      	ldr	r3, [pc, #548]	; (8003bd0 <voltage_monitor_init+0x314>)
 80039ac:	f242 7210 	movw	r2, #10000	; 0x2710
 80039b0:	871a      	strh	r2, [r3, #56]	; 0x38
	rail_monitor[RAIL_TEMP4].min_voltage = 0;
 80039b2:	4b87      	ldr	r3, [pc, #540]	; (8003bd0 <voltage_monitor_init+0x314>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	875a      	strh	r2, [r3, #58]	; 0x3a

	rail_monitor[RAIL_busvmon].name = RAIL_busvmon;
 80039b8:	4b85      	ldr	r3, [pc, #532]	; (8003bd0 <voltage_monitor_init+0x314>)
 80039ba:	2206      	movs	r2, #6
 80039bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	rail_monitor[RAIL_busvmon].error_count = 0;
 80039c0:	4b83      	ldr	r3, [pc, #524]	; (8003bd0 <voltage_monitor_init+0x314>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	rail_monitor[RAIL_busvmon].is_enabled = 1;
 80039c8:	4b81      	ldr	r3, [pc, #516]	; (8003bd0 <voltage_monitor_init+0x314>)
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	rail_monitor[RAIL_busvmon].data = 0;
 80039d0:	4b7f      	ldr	r3, [pc, #508]	; (8003bd0 <voltage_monitor_init+0x314>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	rail_monitor[RAIL_busvmon].max_voltage = 10000; // TODO: Get actual range from Sanj
 80039d8:	4b7d      	ldr	r3, [pc, #500]	; (8003bd0 <voltage_monitor_init+0x314>)
 80039da:	f242 7210 	movw	r2, #10000	; 0x2710
 80039de:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	rail_monitor[RAIL_busvmon].min_voltage = 0;
 80039e2:	4b7b      	ldr	r3, [pc, #492]	; (8003bd0 <voltage_monitor_init+0x314>)
 80039e4:	2200      	movs	r2, #0
 80039e6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

	rail_monitor[RAIL_busimon].name = RAIL_busimon;
 80039ea:	4b79      	ldr	r3, [pc, #484]	; (8003bd0 <voltage_monitor_init+0x314>)
 80039ec:	2207      	movs	r2, #7
 80039ee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	rail_monitor[RAIL_busimon].error_count = 0;
 80039f2:	4b77      	ldr	r3, [pc, #476]	; (8003bd0 <voltage_monitor_init+0x314>)
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	rail_monitor[RAIL_busimon].is_enabled = 1;
 80039fa:	4b75      	ldr	r3, [pc, #468]	; (8003bd0 <voltage_monitor_init+0x314>)
 80039fc:	2201      	movs	r2, #1
 80039fe:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	rail_monitor[RAIL_busimon].data = 0;
 8003a02:	4b73      	ldr	r3, [pc, #460]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
	rail_monitor[RAIL_busimon].max_voltage = 10000; // TODO: Get actual range from Sanj
 8003a0a:	4b71      	ldr	r3, [pc, #452]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a0c:	f242 7210 	movw	r2, #10000	; 0x2710
 8003a10:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	rail_monitor[RAIL_busimon].min_voltage = 0;
 8003a14:	4b6e      	ldr	r3, [pc, #440]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a16:	2200      	movs	r2, #0
 8003a18:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

	rail_monitor[RAIL_2v5].name = RAIL_2v5;
 8003a1c:	4b6c      	ldr	r3, [pc, #432]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a1e:	2208      	movs	r2, #8
 8003a20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	rail_monitor[RAIL_2v5].error_count = 0;
 8003a24:	4b6a      	ldr	r3, [pc, #424]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	rail_monitor[RAIL_2v5].is_enabled = 0;
 8003a2c:	4b68      	ldr	r3, [pc, #416]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	rail_monitor[RAIL_2v5].data = 0;
 8003a34:	4b66      	ldr	r3, [pc, #408]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	rail_monitor[RAIL_2v5].max_voltage = 3257;
 8003a3c:	4b64      	ldr	r3, [pc, #400]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a3e:	f640 42b9 	movw	r2, #3257	; 0xcb9
 8003a42:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
	rail_monitor[RAIL_2v5].min_voltage = 2947;
 8003a46:	4b62      	ldr	r3, [pc, #392]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a48:	f640 3283 	movw	r2, #2947	; 0xb83
 8003a4c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58


	rail_monitor[RAIL_3v3].name = RAIL_3v3;
 8003a50:	4b5f      	ldr	r3, [pc, #380]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a52:	2209      	movs	r2, #9
 8003a54:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	rail_monitor[RAIL_3v3].error_count = 0;
 8003a58:	4b5d      	ldr	r3, [pc, #372]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
	rail_monitor[RAIL_3v3].is_enabled = 0;
 8003a60:	4b5b      	ldr	r3, [pc, #364]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	rail_monitor[RAIL_3v3].data = 0;
 8003a68:	4b59      	ldr	r3, [pc, #356]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	rail_monitor[RAIL_3v3].max_voltage = 3909;
 8003a70:	4b57      	ldr	r3, [pc, #348]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a72:	f640 7245 	movw	r2, #3909	; 0xf45
 8003a76:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	//rail_monitor[RAIL_3v3].min_voltage = 3537;
	rail_monitor[RAIL_3v3].min_voltage = 0;
 8003a7a:	4b55      	ldr	r3, [pc, #340]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62


	rail_monitor[RAIL_5v].name = RAIL_5v;
 8003a82:	4b53      	ldr	r3, [pc, #332]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a84:	220a      	movs	r2, #10
 8003a86:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	rail_monitor[RAIL_5v].error_count = 0;
 8003a8a:	4b51      	ldr	r3, [pc, #324]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
	rail_monitor[RAIL_5v].is_enabled = 0;
 8003a92:	4b4f      	ldr	r3, [pc, #316]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
	rail_monitor[RAIL_5v].data = 0;
 8003a9a:	4b4d      	ldr	r3, [pc, #308]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
	rail_monitor[RAIL_5v].max_voltage = 3909;
 8003aa2:	4b4b      	ldr	r3, [pc, #300]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003aa4:	f640 7245 	movw	r2, #3909	; 0xf45
 8003aa8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
	rail_monitor[RAIL_5v].min_voltage = 3537;
 8003aac:	4b48      	ldr	r3, [pc, #288]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003aae:	f640 52d1 	movw	r2, #3537	; 0xdd1
 8003ab2:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c

	rail_monitor[RAIL_n3v3].name = RAIL_n3v3;
 8003ab6:	4b46      	ldr	r3, [pc, #280]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003ab8:	220b      	movs	r2, #11
 8003aba:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
	rail_monitor[RAIL_n3v3].error_count = 0;
 8003abe:	4b44      	ldr	r3, [pc, #272]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
	rail_monitor[RAIL_n3v3].is_enabled = 0;
 8003ac6:	4b42      	ldr	r3, [pc, #264]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	rail_monitor[RAIL_n3v3].data = 0;
 8003ace:	4b40      	ldr	r3, [pc, #256]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
	rail_monitor[RAIL_n3v3].max_voltage = 4091;
 8003ad6:	4b3e      	ldr	r3, [pc, #248]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003ad8:	f640 72fb 	movw	r2, #4091	; 0xffb
 8003adc:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
	rail_monitor[RAIL_n3v3].min_voltage = 3702;
 8003ae0:	4b3b      	ldr	r3, [pc, #236]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003ae2:	f640 6276 	movw	r2, #3702	; 0xe76
 8003ae6:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76

	rail_monitor[RAIL_n5v].name = RAIL_n5v;
 8003aea:	4b39      	ldr	r3, [pc, #228]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003aec:	220c      	movs	r2, #12
 8003aee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
	rail_monitor[RAIL_n5v].error_count = 0;
 8003af2:	4b37      	ldr	r3, [pc, #220]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
	rail_monitor[RAIL_n5v].is_enabled = 0;
 8003afa:	4b35      	ldr	r3, [pc, #212]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
	rail_monitor[RAIL_n5v].data = 0;
 8003b02:	4b33      	ldr	r3, [pc, #204]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
	rail_monitor[RAIL_n5v].max_voltage = 4000;
 8003b0a:	4b31      	ldr	r3, [pc, #196]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b0c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8003b10:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
	//rail_monitor[RAIL_n5v].min_voltage = 3619;
	rail_monitor[RAIL_n5v].min_voltage = 0;
 8003b14:	4b2e      	ldr	r3, [pc, #184]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80

	rail_monitor[RAIL_15v].name = RAIL_15v;
 8003b1c:	4b2c      	ldr	r3, [pc, #176]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b1e:	220d      	movs	r2, #13
 8003b20:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
	rail_monitor[RAIL_15v].error_count = 0;
 8003b24:	4b2a      	ldr	r3, [pc, #168]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
	rail_monitor[RAIL_15v].is_enabled = 0;
 8003b2c:	4b28      	ldr	r3, [pc, #160]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	rail_monitor[RAIL_15v].data = 0;
 8003b34:	4b26      	ldr	r3, [pc, #152]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
	rail_monitor[RAIL_15v].max_voltage = 3896;
 8003b3c:	4b24      	ldr	r3, [pc, #144]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b3e:	f640 7238 	movw	r2, #3896	; 0xf38
 8003b42:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
	rail_monitor[RAIL_15v].min_voltage = 3525;
 8003b46:	4b22      	ldr	r3, [pc, #136]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b48:	f640 52c5 	movw	r2, #3525	; 0xdc5
 8003b4c:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a

	rail_monitor[RAIL_5vref].name = RAIL_5vref;
 8003b50:	4b1f      	ldr	r3, [pc, #124]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b52:	220e      	movs	r2, #14
 8003b54:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	rail_monitor[RAIL_5vref].error_count = 0;
 8003b58:	4b1d      	ldr	r3, [pc, #116]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
	rail_monitor[RAIL_5vref].is_enabled = 0;
 8003b60:	4b1b      	ldr	r3, [pc, #108]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
	rail_monitor[RAIL_5vref].data = 0;
 8003b68:	4b19      	ldr	r3, [pc, #100]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
	rail_monitor[RAIL_5vref].max_voltage = 3909;
 8003b70:	4b17      	ldr	r3, [pc, #92]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b72:	f640 7245 	movw	r2, #3909	; 0xf45
 8003b76:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
	rail_monitor[RAIL_5vref].min_voltage = 3537;
 8003b7a:	4b15      	ldr	r3, [pc, #84]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b7c:	f640 52d1 	movw	r2, #3537	; 0xdd1
 8003b80:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94

	rail_monitor[RAIL_n200v].name = RAIL_n200v;
 8003b84:	4b12      	ldr	r3, [pc, #72]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b86:	220f      	movs	r2, #15
 8003b88:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
	rail_monitor[RAIL_n200v].error_count = 0;
 8003b8c:	4b10      	ldr	r3, [pc, #64]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
	rail_monitor[RAIL_n200v].is_enabled = 0;
 8003b94:	4b0e      	ldr	r3, [pc, #56]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
	rail_monitor[RAIL_n200v].data = 0;
 8003b9c:	4b0c      	ldr	r3, [pc, #48]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
	rail_monitor[RAIL_n200v].max_voltage = 4196;
 8003ba4:	4b0a      	ldr	r3, [pc, #40]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003ba6:	f241 0264 	movw	r2, #4196	; 0x1064
 8003baa:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
	//rail_monitor[RAIL_n200v].min_voltage = 3796;
	rail_monitor[RAIL_n200v].min_voltage = 0;		// TODO: Currently set to 0, kept triggering because it has been reading ~3351
 8003bae:	4b08      	ldr	r3, [pc, #32]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e


	rail_monitor[RAIL_n800v].name = RAIL_n800v;
 8003bb6:	4b06      	ldr	r3, [pc, #24]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003bb8:	2210      	movs	r2, #16
 8003bba:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	rail_monitor[RAIL_n800v].error_count = 0;
 8003bbe:	4b04      	ldr	r3, [pc, #16]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
	rail_monitor[RAIL_n800v].is_enabled = 0;
 8003bc6:	4b02      	ldr	r3, [pc, #8]	; (8003bd0 <voltage_monitor_init+0x314>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 8003bce:	e001      	b.n	8003bd4 <voltage_monitor_init+0x318>
 8003bd0:	24001ccc 	.word	0x24001ccc
	rail_monitor[RAIL_n800v].data = 0;
 8003bd4:	4b17      	ldr	r3, [pc, #92]	; (8003c34 <voltage_monitor_init+0x378>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
	rail_monitor[RAIL_n800v].max_voltage = 3336;
 8003bdc:	4b15      	ldr	r3, [pc, #84]	; (8003c34 <voltage_monitor_init+0x378>)
 8003bde:	f640 5208 	movw	r2, #3336	; 0xd08
 8003be2:	f8a3 20a6 	strh.w	r2, [r3, #166]	; 0xa6
	rail_monitor[RAIL_n800v].min_voltage = 3018;
 8003be6:	4b13      	ldr	r3, [pc, #76]	; (8003c34 <voltage_monitor_init+0x378>)
 8003be8:	f640 32ca 	movw	r2, #3018	; 0xbca
 8003bec:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8

	rail_monitor[RAIL_TMP1].name = RAIL_TMP1;
 8003bf0:	4b10      	ldr	r3, [pc, #64]	; (8003c34 <voltage_monitor_init+0x378>)
 8003bf2:	2211      	movs	r2, #17
 8003bf4:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
	rail_monitor[RAIL_TMP1].error_count = 0;
 8003bf8:	4b0e      	ldr	r3, [pc, #56]	; (8003c34 <voltage_monitor_init+0x378>)
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
	rail_monitor[RAIL_TMP1].is_enabled = 1;
 8003c00:	4b0c      	ldr	r3, [pc, #48]	; (8003c34 <voltage_monitor_init+0x378>)
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
	rail_monitor[RAIL_TMP1].data = 0;
 8003c08:	4b0a      	ldr	r3, [pc, #40]	; (8003c34 <voltage_monitor_init+0x378>)
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae
	rail_monitor[RAIL_TMP1].max_voltage = 10000; // TODO: Get actual range from Sanj
 8003c10:	4b08      	ldr	r3, [pc, #32]	; (8003c34 <voltage_monitor_init+0x378>)
 8003c12:	f242 7210 	movw	r2, #10000	; 0x2710
 8003c16:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
	rail_monitor[RAIL_TMP1].min_voltage = 0;
 8003c1a:	4b06      	ldr	r3, [pc, #24]	; (8003c34 <voltage_monitor_init+0x378>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2

	status = 1;
 8003c22:	2301      	movs	r3, #1
 8003c24:	71fb      	strb	r3, [r7, #7]

	return status;
 8003c26:	79fb      	ldrb	r3, [r7, #7]
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr
 8003c34:	24001ccc 	.word	0x24001ccc

08003c38 <set_rail_monitor_enable>:


uint8_t set_rail_monitor_enable(VOLTAGE_RAIL_NAME rail_name, uint8_t enable_value) {
 8003c38:	b480      	push	{r7}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	4603      	mov	r3, r0
 8003c40:	460a      	mov	r2, r1
 8003c42:	71fb      	strb	r3, [r7, #7]
 8003c44:	4613      	mov	r3, r2
 8003c46:	71bb      	strb	r3, [r7, #6]
	uint8_t status = 0;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	73fb      	strb	r3, [r7, #15]
	rail_monitor[rail_name].is_enabled = enable_value;
 8003c4c:	79fa      	ldrb	r2, [r7, #7]
 8003c4e:	4909      	ldr	r1, [pc, #36]	; (8003c74 <set_rail_monitor_enable+0x3c>)
 8003c50:	4613      	mov	r3, r2
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	4413      	add	r3, r2
 8003c56:	005b      	lsls	r3, r3, #1
 8003c58:	440b      	add	r3, r1
 8003c5a:	3302      	adds	r3, #2
 8003c5c:	79ba      	ldrb	r2, [r7, #6]
 8003c5e:	701a      	strb	r2, [r3, #0]
	status = 1;
 8003c60:	2301      	movs	r3, #1
 8003c62:	73fb      	strb	r3, [r7, #15]

	return status;
 8003c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3714      	adds	r7, #20
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	24001ccc 	.word	0x24001ccc

08003c78 <get_rail_monitor>:

VOLTAGE_RAIL* get_rail_monitor() {
 8003c78:	b480      	push	{r7}
 8003c7a:	af00      	add	r7, sp, #0
	return rail_monitor;
 8003c7c:	4b02      	ldr	r3, [pc, #8]	; (8003c88 <get_rail_monitor+0x10>)
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr
 8003c88:	24001ccc 	.word	0x24001ccc

08003c8c <set_rail_monitor>:

uint8_t set_rail_monitor() {
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b08a      	sub	sp, #40	; 0x28
 8003c90:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 8003c92:	2300      	movs	r3, #0
 8003c94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t hk_adc1[10];
	uint16_t hk_adc3[4];
	int16_t hk_i2c[4];

	sample_hk_i2c(hk_i2c);
 8003c98:	463b      	mov	r3, r7
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7fe fdbe 	bl	800281c <sample_hk_i2c>
	sample_hk_adc1(hk_adc1);
 8003ca0:	f107 0310 	add.w	r3, r7, #16
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f7fe fde9 	bl	800287c <sample_hk_adc1>
	sample_hk_adc3(hk_adc3);
 8003caa:	f107 0308 	add.w	r3, r7, #8
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7fe fe36 	bl	8002920 <sample_hk_adc3>
 8003cb4:	897a      	ldrh	r2, [r7, #10]

	memcpy(&rail_monitor[RAIL_vsense].data, &hk_adc3[1], sizeof(uint16_t));
 8003cb6:	4b25      	ldr	r3, [pc, #148]	; (8003d4c <set_rail_monitor+0xc0>)
 8003cb8:	809a      	strh	r2, [r3, #4]
 8003cba:	893a      	ldrh	r2, [r7, #8]
	memcpy(&rail_monitor[RAIL_vrefint].data, &hk_adc3[0], sizeof(uint16_t));
 8003cbc:	4b23      	ldr	r3, [pc, #140]	; (8003d4c <set_rail_monitor+0xc0>)
 8003cbe:	81da      	strh	r2, [r3, #14]
 8003cc0:	883a      	ldrh	r2, [r7, #0]
	memcpy(&rail_monitor[RAIL_TEMP1].data, &hk_i2c[0], sizeof(uint16_t));
 8003cc2:	4b22      	ldr	r3, [pc, #136]	; (8003d4c <set_rail_monitor+0xc0>)
 8003cc4:	831a      	strh	r2, [r3, #24]
 8003cc6:	887a      	ldrh	r2, [r7, #2]
	memcpy(&rail_monitor[RAIL_TEMP2].data, &hk_i2c[1], sizeof(uint16_t));
 8003cc8:	4b20      	ldr	r3, [pc, #128]	; (8003d4c <set_rail_monitor+0xc0>)
 8003cca:	845a      	strh	r2, [r3, #34]	; 0x22
 8003ccc:	88ba      	ldrh	r2, [r7, #4]
	memcpy(&rail_monitor[RAIL_TEMP3].data, &hk_i2c[2], sizeof(uint16_t));
 8003cce:	4b1f      	ldr	r3, [pc, #124]	; (8003d4c <set_rail_monitor+0xc0>)
 8003cd0:	859a      	strh	r2, [r3, #44]	; 0x2c
 8003cd2:	88fa      	ldrh	r2, [r7, #6]
	memcpy(&rail_monitor[RAIL_TEMP4].data, &hk_i2c[3], sizeof(uint16_t));
 8003cd4:	4b1d      	ldr	r3, [pc, #116]	; (8003d4c <set_rail_monitor+0xc0>)
 8003cd6:	86da      	strh	r2, [r3, #54]	; 0x36
 8003cd8:	8a3a      	ldrh	r2, [r7, #16]
	memcpy(&rail_monitor[RAIL_busvmon].data, &hk_adc1[0], sizeof(uint16_t));
 8003cda:	4b1c      	ldr	r3, [pc, #112]	; (8003d4c <set_rail_monitor+0xc0>)
 8003cdc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 8003ce0:	8a7a      	ldrh	r2, [r7, #18]
	memcpy(&rail_monitor[RAIL_busimon].data, &hk_adc1[1], sizeof(uint16_t));
 8003ce2:	4b1a      	ldr	r3, [pc, #104]	; (8003d4c <set_rail_monitor+0xc0>)
 8003ce4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 8003ce8:	8aba      	ldrh	r2, [r7, #20]
	memcpy(&rail_monitor[RAIL_2v5].data, &hk_adc1[2], sizeof(uint16_t));
 8003cea:	4b18      	ldr	r3, [pc, #96]	; (8003d4c <set_rail_monitor+0xc0>)
 8003cec:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8003cf0:	89fa      	ldrh	r2, [r7, #14]
	memcpy(&rail_monitor[RAIL_3v3].data, &hk_adc3[3], sizeof(uint16_t));
 8003cf2:	4b16      	ldr	r3, [pc, #88]	; (8003d4c <set_rail_monitor+0xc0>)
 8003cf4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 8003cf8:	8bba      	ldrh	r2, [r7, #28]
	memcpy(&rail_monitor[RAIL_5v].data, &hk_adc1[6], sizeof(uint16_t));
 8003cfa:	4b14      	ldr	r3, [pc, #80]	; (8003d4c <set_rail_monitor+0xc0>)
 8003cfc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8003d00:	8afa      	ldrh	r2, [r7, #22]
	memcpy(&rail_monitor[RAIL_n3v3].data, &hk_adc1[3], sizeof(uint16_t));
 8003d02:	4b12      	ldr	r3, [pc, #72]	; (8003d4c <set_rail_monitor+0xc0>)
 8003d04:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 8003d08:	89ba      	ldrh	r2, [r7, #12]
	memcpy(&rail_monitor[RAIL_n5v].data, &hk_adc3[2], sizeof(uint16_t));
 8003d0a:	4b10      	ldr	r3, [pc, #64]	; (8003d4c <set_rail_monitor+0xc0>)
 8003d0c:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 8003d10:	8bfa      	ldrh	r2, [r7, #30]
	memcpy(&rail_monitor[RAIL_15v].data, &hk_adc1[7], sizeof(uint16_t));
 8003d12:	4b0e      	ldr	r3, [pc, #56]	; (8003d4c <set_rail_monitor+0xc0>)
 8003d14:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
 8003d18:	8c3a      	ldrh	r2, [r7, #32]
	memcpy(&rail_monitor[RAIL_5vref].data, &hk_adc1[8], sizeof(uint16_t));
 8003d1a:	4b0c      	ldr	r3, [pc, #48]	; (8003d4c <set_rail_monitor+0xc0>)
 8003d1c:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
 8003d20:	8b3a      	ldrh	r2, [r7, #24]
	memcpy(&rail_monitor[RAIL_n200v].data, &hk_adc1[4], sizeof(uint16_t));
 8003d22:	4b0a      	ldr	r3, [pc, #40]	; (8003d4c <set_rail_monitor+0xc0>)
 8003d24:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
 8003d28:	8b7a      	ldrh	r2, [r7, #26]
	memcpy(&rail_monitor[RAIL_n800v].data, &hk_adc1[5], sizeof(uint16_t));
 8003d2a:	4b08      	ldr	r3, [pc, #32]	; (8003d4c <set_rail_monitor+0xc0>)
 8003d2c:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
 8003d30:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
	memcpy(&rail_monitor[RAIL_TMP1].data, &hk_adc1[9], sizeof(uint16_t));
 8003d32:	4b06      	ldr	r3, [pc, #24]	; (8003d4c <set_rail_monitor+0xc0>)
 8003d34:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae

	status = 1;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	return status;
 8003d3e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3728      	adds	r7, #40	; 0x28
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	24001ccc 	.word	0x24001ccc

08003d50 <in_range>:


uint8_t in_range(uint16_t raw, int min, int max) {
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	4603      	mov	r3, r0
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]
 8003d5c:	81fb      	strh	r3, [r7, #14]
	if (raw <= max && raw >= min) {
 8003d5e:	89fb      	ldrh	r3, [r7, #14]
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	429a      	cmp	r2, r3
 8003d64:	db05      	blt.n	8003d72 <in_range+0x22>
 8003d66:	89fb      	ldrh	r3, [r7, #14]
 8003d68:	68ba      	ldr	r2, [r7, #8]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	dc01      	bgt.n	8003d72 <in_range+0x22>
		return 1;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e000      	b.n	8003d74 <in_range+0x24>
	}
	return 0;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3714      	adds	r7, #20
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003d80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003db8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003d84:	f7ff f982 	bl	800308c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003d88:	480c      	ldr	r0, [pc, #48]	; (8003dbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003d8a:	490d      	ldr	r1, [pc, #52]	; (8003dc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003d8c:	4a0d      	ldr	r2, [pc, #52]	; (8003dc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003d90:	e002      	b.n	8003d98 <LoopCopyDataInit>

08003d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d96:	3304      	adds	r3, #4

08003d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003d9c:	d3f9      	bcc.n	8003d92 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003d9e:	4a0a      	ldr	r2, [pc, #40]	; (8003dc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003da0:	4c0a      	ldr	r4, [pc, #40]	; (8003dcc <LoopFillZerobss+0x22>)
  movs r3, #0
 8003da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003da4:	e001      	b.n	8003daa <LoopFillZerobss>

08003da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003da8:	3204      	adds	r2, #4

08003daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003dac:	d3fb      	bcc.n	8003da6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003dae:	f012 f91b 	bl	8015fe8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003db2:	f7fe f823 	bl	8001dfc <main>
  bx  lr
 8003db6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003db8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8003dbc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003dc0:	240000fc 	.word	0x240000fc
  ldr r2, =_sidata
 8003dc4:	08016f18 	.word	0x08016f18
  ldr r2, =_sbss
 8003dc8:	24000100 	.word	0x24000100
  ldr r4, =_ebss
 8003dcc:	240066e4 	.word	0x240066e4

08003dd0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003dd0:	e7fe      	b.n	8003dd0 <ADC3_IRQHandler>
	...

08003dd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003dda:	2003      	movs	r0, #3
 8003ddc:	f001 fd39 	bl	8005852 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003de0:	f006 fe2c 	bl	800aa3c <HAL_RCC_GetSysClockFreq>
 8003de4:	4602      	mov	r2, r0
 8003de6:	4b15      	ldr	r3, [pc, #84]	; (8003e3c <HAL_Init+0x68>)
 8003de8:	699b      	ldr	r3, [r3, #24]
 8003dea:	0a1b      	lsrs	r3, r3, #8
 8003dec:	f003 030f 	and.w	r3, r3, #15
 8003df0:	4913      	ldr	r1, [pc, #76]	; (8003e40 <HAL_Init+0x6c>)
 8003df2:	5ccb      	ldrb	r3, [r1, r3]
 8003df4:	f003 031f 	and.w	r3, r3, #31
 8003df8:	fa22 f303 	lsr.w	r3, r2, r3
 8003dfc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003dfe:	4b0f      	ldr	r3, [pc, #60]	; (8003e3c <HAL_Init+0x68>)
 8003e00:	699b      	ldr	r3, [r3, #24]
 8003e02:	f003 030f 	and.w	r3, r3, #15
 8003e06:	4a0e      	ldr	r2, [pc, #56]	; (8003e40 <HAL_Init+0x6c>)
 8003e08:	5cd3      	ldrb	r3, [r2, r3]
 8003e0a:	f003 031f 	and.w	r3, r3, #31
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	fa22 f303 	lsr.w	r3, r2, r3
 8003e14:	4a0b      	ldr	r2, [pc, #44]	; (8003e44 <HAL_Init+0x70>)
 8003e16:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003e18:	4a0b      	ldr	r2, [pc, #44]	; (8003e48 <HAL_Init+0x74>)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003e1e:	2005      	movs	r0, #5
 8003e20:	f7fe ff6e 	bl	8002d00 <HAL_InitTick>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d001      	beq.n	8003e2e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e002      	b.n	8003e34 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003e2e:	f7fe ff49 	bl	8002cc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e32:	2300      	movs	r3, #0
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3708      	adds	r7, #8
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	58024400 	.word	0x58024400
 8003e40:	08016e64 	.word	0x08016e64
 8003e44:	24000088 	.word	0x24000088
 8003e48:	24000084 	.word	0x24000084

08003e4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003e50:	4b06      	ldr	r3, [pc, #24]	; (8003e6c <HAL_IncTick+0x20>)
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	461a      	mov	r2, r3
 8003e56:	4b06      	ldr	r3, [pc, #24]	; (8003e70 <HAL_IncTick+0x24>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	4a04      	ldr	r2, [pc, #16]	; (8003e70 <HAL_IncTick+0x24>)
 8003e5e:	6013      	str	r3, [r2, #0]
}
 8003e60:	bf00      	nop
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	24000090 	.word	0x24000090
 8003e70:	24001d80 	.word	0x24001d80

08003e74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e74:	b480      	push	{r7}
 8003e76:	af00      	add	r7, sp, #0
  return uwTick;
 8003e78:	4b03      	ldr	r3, [pc, #12]	; (8003e88 <HAL_GetTick+0x14>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	24001d80 	.word	0x24001d80

08003e8c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003e90:	4b03      	ldr	r3, [pc, #12]	; (8003ea0 <HAL_GetREVID+0x14>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	0c1b      	lsrs	r3, r3, #16
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr
 8003ea0:	5c001000 	.word	0x5c001000

08003ea4 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8003eae:	4b07      	ldr	r3, [pc, #28]	; (8003ecc <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003eb0:	685a      	ldr	r2, [r3, #4]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	43db      	mvns	r3, r3
 8003eb6:	401a      	ands	r2, r3
 8003eb8:	4904      	ldr	r1, [pc, #16]	; (8003ecc <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	604b      	str	r3, [r1, #4]
}
 8003ec0:	bf00      	nop
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr
 8003ecc:	58000400 	.word	0x58000400

08003ed0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	431a      	orrs	r2, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	609a      	str	r2, [r3, #8]
}
 8003eea:	bf00      	nop
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr

08003ef6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b083      	sub	sp, #12
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
 8003efe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	609a      	str	r2, [r3, #8]
}
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b087      	sub	sp, #28
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
 8003f44:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	3360      	adds	r3, #96	; 0x60
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	4413      	add	r3, r2
 8003f52:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	430b      	orrs	r3, r1
 8003f66:	431a      	orrs	r2, r3
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003f6c:	bf00      	nop
 8003f6e:	371c      	adds	r7, #28
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b085      	sub	sp, #20
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	60b9      	str	r1, [r7, #8]
 8003f82:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	691b      	ldr	r3, [r3, #16]
 8003f88:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	f003 031f 	and.w	r3, r3, #31
 8003f92:	6879      	ldr	r1, [r7, #4]
 8003f94:	fa01 f303 	lsl.w	r3, r1, r3
 8003f98:	431a      	orrs	r2, r3
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	611a      	str	r2, [r3, #16]
}
 8003f9e:	bf00      	nop
 8003fa0:	3714      	adds	r7, #20
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr

08003faa <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003faa:	b480      	push	{r7}
 8003fac:	b087      	sub	sp, #28
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	60f8      	str	r0, [r7, #12]
 8003fb2:	60b9      	str	r1, [r7, #8]
 8003fb4:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	3360      	adds	r3, #96	; 0x60
 8003fba:	461a      	mov	r2, r3
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	4413      	add	r3, r2
 8003fc2:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	601a      	str	r2, [r3, #0]
  }
}
 8003fd4:	bf00      	nop
 8003fd6:	371c      	adds	r7, #28
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d101      	bne.n	8003ff8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e000      	b.n	8003ffa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	370c      	adds	r7, #12
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr

08004006 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004006:	b480      	push	{r7}
 8004008:	b087      	sub	sp, #28
 800400a:	af00      	add	r7, sp, #0
 800400c:	60f8      	str	r0, [r7, #12]
 800400e:	60b9      	str	r1, [r7, #8]
 8004010:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	3330      	adds	r3, #48	; 0x30
 8004016:	461a      	mov	r2, r3
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	0a1b      	lsrs	r3, r3, #8
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	f003 030c 	and.w	r3, r3, #12
 8004022:	4413      	add	r3, r2
 8004024:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	f003 031f 	and.w	r3, r3, #31
 8004030:	211f      	movs	r1, #31
 8004032:	fa01 f303 	lsl.w	r3, r1, r3
 8004036:	43db      	mvns	r3, r3
 8004038:	401a      	ands	r2, r3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	0e9b      	lsrs	r3, r3, #26
 800403e:	f003 011f 	and.w	r1, r3, #31
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	f003 031f 	and.w	r3, r3, #31
 8004048:	fa01 f303 	lsl.w	r3, r1, r3
 800404c:	431a      	orrs	r2, r3
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004052:	bf00      	nop
 8004054:	371c      	adds	r7, #28
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr

0800405e <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 800405e:	b480      	push	{r7}
 8004060:	b083      	sub	sp, #12
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
 8004066:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	f023 0203 	bic.w	r2, r3, #3
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	431a      	orrs	r2, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	60da      	str	r2, [r3, #12]
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004084:	b480      	push	{r7}
 8004086:	b087      	sub	sp, #28
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	3314      	adds	r3, #20
 8004094:	461a      	mov	r2, r3
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	0e5b      	lsrs	r3, r3, #25
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	f003 0304 	and.w	r3, r3, #4
 80040a0:	4413      	add	r3, r2
 80040a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	0d1b      	lsrs	r3, r3, #20
 80040ac:	f003 031f 	and.w	r3, r3, #31
 80040b0:	2107      	movs	r1, #7
 80040b2:	fa01 f303 	lsl.w	r3, r1, r3
 80040b6:	43db      	mvns	r3, r3
 80040b8:	401a      	ands	r2, r3
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	0d1b      	lsrs	r3, r3, #20
 80040be:	f003 031f 	and.w	r3, r3, #31
 80040c2:	6879      	ldr	r1, [r7, #4]
 80040c4:	fa01 f303 	lsl.w	r3, r1, r3
 80040c8:	431a      	orrs	r2, r3
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80040ce:	bf00      	nop
 80040d0:	371c      	adds	r7, #28
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
	...

080040dc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040f4:	43db      	mvns	r3, r3
 80040f6:	401a      	ands	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f003 0318 	and.w	r3, r3, #24
 80040fe:	4908      	ldr	r1, [pc, #32]	; (8004120 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004100:	40d9      	lsrs	r1, r3
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	400b      	ands	r3, r1
 8004106:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800410a:	431a      	orrs	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8004112:	bf00      	nop
 8004114:	3714      	adds	r7, #20
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	000fffff 	.word	0x000fffff

08004124 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f003 031f 	and.w	r3, r3, #31
}
 8004134:	4618      	mov	r0, r3
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	689a      	ldr	r2, [r3, #8]
 800414c:	4b04      	ldr	r3, [pc, #16]	; (8004160 <LL_ADC_DisableDeepPowerDown+0x20>)
 800414e:	4013      	ands	r3, r2
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	6093      	str	r3, [r2, #8]
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr
 8004160:	5fffffc0 	.word	0x5fffffc0

08004164 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004174:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004178:	d101      	bne.n	800417e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800417a:	2301      	movs	r3, #1
 800417c:	e000      	b.n	8004180 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800417e:	2300      	movs	r3, #0
}
 8004180:	4618      	mov	r0, r3
 8004182:	370c      	adds	r7, #12
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	689a      	ldr	r2, [r3, #8]
 8004198:	4b05      	ldr	r3, [pc, #20]	; (80041b0 <LL_ADC_EnableInternalRegulator+0x24>)
 800419a:	4013      	ands	r3, r2
 800419c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80041a4:	bf00      	nop
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr
 80041b0:	6fffffc0 	.word	0x6fffffc0

080041b4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80041c8:	d101      	bne.n	80041ce <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80041ca:	2301      	movs	r3, #1
 80041cc:	e000      	b.n	80041d0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	370c      	adds	r7, #12
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr

080041dc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	689a      	ldr	r2, [r3, #8]
 80041e8:	4b05      	ldr	r3, [pc, #20]	; (8004200 <LL_ADC_Enable+0x24>)
 80041ea:	4013      	ands	r3, r2
 80041ec:	f043 0201 	orr.w	r2, r3, #1
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80041f4:	bf00      	nop
 80041f6:	370c      	adds	r7, #12
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr
 8004200:	7fffffc0 	.word	0x7fffffc0

08004204 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689a      	ldr	r2, [r3, #8]
 8004210:	4b05      	ldr	r3, [pc, #20]	; (8004228 <LL_ADC_Disable+0x24>)
 8004212:	4013      	ands	r3, r2
 8004214:	f043 0202 	orr.w	r2, r3, #2
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800421c:	bf00      	nop
 800421e:	370c      	adds	r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr
 8004228:	7fffffc0 	.word	0x7fffffc0

0800422c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	f003 0301 	and.w	r3, r3, #1
 800423c:	2b01      	cmp	r3, #1
 800423e:	d101      	bne.n	8004244 <LL_ADC_IsEnabled+0x18>
 8004240:	2301      	movs	r3, #1
 8004242:	e000      	b.n	8004246 <LL_ADC_IsEnabled+0x1a>
 8004244:	2300      	movs	r3, #0
}
 8004246:	4618      	mov	r0, r3
 8004248:	370c      	adds	r7, #12
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr

08004252 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8004252:	b480      	push	{r7}
 8004254:	b083      	sub	sp, #12
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b02      	cmp	r3, #2
 8004264:	d101      	bne.n	800426a <LL_ADC_IsDisableOngoing+0x18>
 8004266:	2301      	movs	r3, #1
 8004268:	e000      	b.n	800426c <LL_ADC_IsDisableOngoing+0x1a>
 800426a:	2300      	movs	r3, #0
}
 800426c:	4618      	mov	r0, r3
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689a      	ldr	r2, [r3, #8]
 8004284:	4b05      	ldr	r3, [pc, #20]	; (800429c <LL_ADC_REG_StartConversion+0x24>)
 8004286:	4013      	ands	r3, r2
 8004288:	f043 0204 	orr.w	r2, r3, #4
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004290:	bf00      	nop
 8004292:	370c      	adds	r7, #12
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr
 800429c:	7fffffc0 	.word	0x7fffffc0

080042a0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f003 0304 	and.w	r3, r3, #4
 80042b0:	2b04      	cmp	r3, #4
 80042b2:	d101      	bne.n	80042b8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80042b4:	2301      	movs	r3, #1
 80042b6:	e000      	b.n	80042ba <LL_ADC_REG_IsConversionOngoing+0x1a>
 80042b8:	2300      	movs	r3, #0
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	370c      	adds	r7, #12
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr

080042c6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80042c6:	b480      	push	{r7}
 80042c8:	b083      	sub	sp, #12
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f003 0308 	and.w	r3, r3, #8
 80042d6:	2b08      	cmp	r3, #8
 80042d8:	d101      	bne.n	80042de <LL_ADC_INJ_IsConversionOngoing+0x18>
 80042da:	2301      	movs	r3, #1
 80042dc:	e000      	b.n	80042e0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80042de:	2300      	movs	r3, #0
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80042ec:	b590      	push	{r4, r7, lr}
 80042ee:	b089      	sub	sp, #36	; 0x24
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042f4:	2300      	movs	r3, #0
 80042f6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80042f8:	2300      	movs	r3, #0
 80042fa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d101      	bne.n	8004306 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e18f      	b.n	8004626 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004310:	2b00      	cmp	r3, #0
 8004312:	d109      	bne.n	8004328 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f7fc fb19 	bl	800094c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4618      	mov	r0, r3
 800432e:	f7ff ff19 	bl	8004164 <LL_ADC_IsDeepPowerDownEnabled>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d004      	beq.n	8004342 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4618      	mov	r0, r3
 800433e:	f7ff feff 	bl	8004140 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4618      	mov	r0, r3
 8004348:	f7ff ff34 	bl	80041b4 <LL_ADC_IsInternalRegulatorEnabled>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d114      	bne.n	800437c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4618      	mov	r0, r3
 8004358:	f7ff ff18 	bl	800418c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800435c:	4b87      	ldr	r3, [pc, #540]	; (800457c <HAL_ADC_Init+0x290>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	099b      	lsrs	r3, r3, #6
 8004362:	4a87      	ldr	r2, [pc, #540]	; (8004580 <HAL_ADC_Init+0x294>)
 8004364:	fba2 2303 	umull	r2, r3, r2, r3
 8004368:	099b      	lsrs	r3, r3, #6
 800436a:	3301      	adds	r3, #1
 800436c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800436e:	e002      	b.n	8004376 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	3b01      	subs	r3, #1
 8004374:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1f9      	bne.n	8004370 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4618      	mov	r0, r3
 8004382:	f7ff ff17 	bl	80041b4 <LL_ADC_IsInternalRegulatorEnabled>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10d      	bne.n	80043a8 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004390:	f043 0210 	orr.w	r2, r3, #16
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800439c:	f043 0201 	orr.w	r2, r3, #1
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4618      	mov	r0, r3
 80043ae:	f7ff ff77 	bl	80042a0 <LL_ADC_REG_IsConversionOngoing>
 80043b2:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b8:	f003 0310 	and.w	r3, r3, #16
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f040 8129 	bne.w	8004614 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	f040 8125 	bne.w	8004614 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ce:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80043d2:	f043 0202 	orr.w	r2, r3, #2
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4618      	mov	r0, r3
 80043e0:	f7ff ff24 	bl	800422c <LL_ADC_IsEnabled>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d136      	bne.n	8004458 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a65      	ldr	r2, [pc, #404]	; (8004584 <HAL_ADC_Init+0x298>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d004      	beq.n	80043fe <HAL_ADC_Init+0x112>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a63      	ldr	r2, [pc, #396]	; (8004588 <HAL_ADC_Init+0x29c>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d10e      	bne.n	800441c <HAL_ADC_Init+0x130>
 80043fe:	4861      	ldr	r0, [pc, #388]	; (8004584 <HAL_ADC_Init+0x298>)
 8004400:	f7ff ff14 	bl	800422c <LL_ADC_IsEnabled>
 8004404:	4604      	mov	r4, r0
 8004406:	4860      	ldr	r0, [pc, #384]	; (8004588 <HAL_ADC_Init+0x29c>)
 8004408:	f7ff ff10 	bl	800422c <LL_ADC_IsEnabled>
 800440c:	4603      	mov	r3, r0
 800440e:	4323      	orrs	r3, r4
 8004410:	2b00      	cmp	r3, #0
 8004412:	bf0c      	ite	eq
 8004414:	2301      	moveq	r3, #1
 8004416:	2300      	movne	r3, #0
 8004418:	b2db      	uxtb	r3, r3
 800441a:	e008      	b.n	800442e <HAL_ADC_Init+0x142>
 800441c:	485b      	ldr	r0, [pc, #364]	; (800458c <HAL_ADC_Init+0x2a0>)
 800441e:	f7ff ff05 	bl	800422c <LL_ADC_IsEnabled>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	bf0c      	ite	eq
 8004428:	2301      	moveq	r3, #1
 800442a:	2300      	movne	r3, #0
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	d012      	beq.n	8004458 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a53      	ldr	r2, [pc, #332]	; (8004584 <HAL_ADC_Init+0x298>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d004      	beq.n	8004446 <HAL_ADC_Init+0x15a>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a51      	ldr	r2, [pc, #324]	; (8004588 <HAL_ADC_Init+0x29c>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d101      	bne.n	800444a <HAL_ADC_Init+0x15e>
 8004446:	4a52      	ldr	r2, [pc, #328]	; (8004590 <HAL_ADC_Init+0x2a4>)
 8004448:	e000      	b.n	800444c <HAL_ADC_Init+0x160>
 800444a:	4a52      	ldr	r2, [pc, #328]	; (8004594 <HAL_ADC_Init+0x2a8>)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	4619      	mov	r1, r3
 8004452:	4610      	mov	r0, r2
 8004454:	f7ff fd3c 	bl	8003ed0 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004458:	f7ff fd18 	bl	8003e8c <HAL_GetREVID>
 800445c:	4603      	mov	r3, r0
 800445e:	f241 0203 	movw	r2, #4099	; 0x1003
 8004462:	4293      	cmp	r3, r2
 8004464:	d914      	bls.n	8004490 <HAL_ADC_Init+0x1a4>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	2b10      	cmp	r3, #16
 800446c:	d110      	bne.n	8004490 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	7d5b      	ldrb	r3, [r3, #21]
 8004472:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004478:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800447e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	7f1b      	ldrb	r3, [r3, #28]
 8004484:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8004486:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004488:	f043 030c 	orr.w	r3, r3, #12
 800448c:	61bb      	str	r3, [r7, #24]
 800448e:	e00d      	b.n	80044ac <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	7d5b      	ldrb	r3, [r3, #21]
 8004494:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800449a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80044a0:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	7f1b      	ldrb	r3, [r3, #28]
 80044a6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80044a8:	4313      	orrs	r3, r2
 80044aa:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	7f1b      	ldrb	r3, [r3, #28]
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d106      	bne.n	80044c2 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a1b      	ldr	r3, [r3, #32]
 80044b8:	3b01      	subs	r3, #1
 80044ba:	045b      	lsls	r3, r3, #17
 80044bc:	69ba      	ldr	r2, [r7, #24]
 80044be:	4313      	orrs	r3, r2
 80044c0:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d009      	beq.n	80044de <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ce:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d6:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80044d8:	69ba      	ldr	r2, [r7, #24]
 80044da:	4313      	orrs	r3, r2
 80044dc:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	68da      	ldr	r2, [r3, #12]
 80044e4:	4b2c      	ldr	r3, [pc, #176]	; (8004598 <HAL_ADC_Init+0x2ac>)
 80044e6:	4013      	ands	r3, r2
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	6812      	ldr	r2, [r2, #0]
 80044ec:	69b9      	ldr	r1, [r7, #24]
 80044ee:	430b      	orrs	r3, r1
 80044f0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7ff fed2 	bl	80042a0 <LL_ADC_REG_IsConversionOngoing>
 80044fc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4618      	mov	r0, r3
 8004504:	f7ff fedf 	bl	80042c6 <LL_ADC_INJ_IsConversionOngoing>
 8004508:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d15f      	bne.n	80045d0 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d15c      	bne.n	80045d0 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	7d1b      	ldrb	r3, [r3, #20]
 800451a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8004520:	4313      	orrs	r3, r2
 8004522:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68da      	ldr	r2, [r3, #12]
 800452a:	4b1c      	ldr	r3, [pc, #112]	; (800459c <HAL_ADC_Init+0x2b0>)
 800452c:	4013      	ands	r3, r2
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	6812      	ldr	r2, [r2, #0]
 8004532:	69b9      	ldr	r1, [r7, #24]
 8004534:	430b      	orrs	r3, r1
 8004536:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800453e:	2b01      	cmp	r3, #1
 8004540:	d130      	bne.n	80045a4 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004546:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	691a      	ldr	r2, [r3, #16]
 800454e:	4b14      	ldr	r3, [pc, #80]	; (80045a0 <HAL_ADC_Init+0x2b4>)
 8004550:	4013      	ands	r3, r2
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004556:	3a01      	subs	r2, #1
 8004558:	0411      	lsls	r1, r2, #16
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800455e:	4311      	orrs	r1, r2
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004564:	4311      	orrs	r1, r2
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800456a:	430a      	orrs	r2, r1
 800456c:	431a      	orrs	r2, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f042 0201 	orr.w	r2, r2, #1
 8004576:	611a      	str	r2, [r3, #16]
 8004578:	e01c      	b.n	80045b4 <HAL_ADC_Init+0x2c8>
 800457a:	bf00      	nop
 800457c:	24000084 	.word	0x24000084
 8004580:	053e2d63 	.word	0x053e2d63
 8004584:	40022000 	.word	0x40022000
 8004588:	40022100 	.word	0x40022100
 800458c:	58026000 	.word	0x58026000
 8004590:	40022300 	.word	0x40022300
 8004594:	58026300 	.word	0x58026300
 8004598:	fff0c003 	.word	0xfff0c003
 800459c:	ffffbffc 	.word	0xffffbffc
 80045a0:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	691a      	ldr	r2, [r3, #16]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f022 0201 	bic.w	r2, r2, #1
 80045b2:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	430a      	orrs	r2, r1
 80045c8:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f000 fdec 	bl	80051a8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d10c      	bne.n	80045f2 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045de:	f023 010f 	bic.w	r1, r3, #15
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	1e5a      	subs	r2, r3, #1
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	430a      	orrs	r2, r1
 80045ee:	631a      	str	r2, [r3, #48]	; 0x30
 80045f0:	e007      	b.n	8004602 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 020f 	bic.w	r2, r2, #15
 8004600:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004606:	f023 0303 	bic.w	r3, r3, #3
 800460a:	f043 0201 	orr.w	r2, r3, #1
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	655a      	str	r2, [r3, #84]	; 0x54
 8004612:	e007      	b.n	8004624 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004618:	f043 0210 	orr.w	r2, r3, #16
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004624:	7ffb      	ldrb	r3, [r7, #31]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3724      	adds	r7, #36	; 0x24
 800462a:	46bd      	mov	sp, r7
 800462c:	bd90      	pop	{r4, r7, pc}
 800462e:	bf00      	nop

08004630 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b086      	sub	sp, #24
 8004634:	af00      	add	r7, sp, #0
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	60b9      	str	r1, [r7, #8]
 800463a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a55      	ldr	r2, [pc, #340]	; (8004798 <HAL_ADC_Start_DMA+0x168>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d004      	beq.n	8004650 <HAL_ADC_Start_DMA+0x20>
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a54      	ldr	r2, [pc, #336]	; (800479c <HAL_ADC_Start_DMA+0x16c>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d101      	bne.n	8004654 <HAL_ADC_Start_DMA+0x24>
 8004650:	4b53      	ldr	r3, [pc, #332]	; (80047a0 <HAL_ADC_Start_DMA+0x170>)
 8004652:	e000      	b.n	8004656 <HAL_ADC_Start_DMA+0x26>
 8004654:	4b53      	ldr	r3, [pc, #332]	; (80047a4 <HAL_ADC_Start_DMA+0x174>)
 8004656:	4618      	mov	r0, r3
 8004658:	f7ff fd64 	bl	8004124 <LL_ADC_GetMultimode>
 800465c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4618      	mov	r0, r3
 8004664:	f7ff fe1c 	bl	80042a0 <LL_ADC_REG_IsConversionOngoing>
 8004668:	4603      	mov	r3, r0
 800466a:	2b00      	cmp	r3, #0
 800466c:	f040 808c 	bne.w	8004788 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004676:	2b01      	cmp	r3, #1
 8004678:	d101      	bne.n	800467e <HAL_ADC_Start_DMA+0x4e>
 800467a:	2302      	movs	r3, #2
 800467c:	e087      	b.n	800478e <HAL_ADC_Start_DMA+0x15e>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d005      	beq.n	8004698 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	2b05      	cmp	r3, #5
 8004690:	d002      	beq.n	8004698 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	2b09      	cmp	r3, #9
 8004696:	d170      	bne.n	800477a <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f000 fc07 	bl	8004eac <ADC_Enable>
 800469e:	4603      	mov	r3, r0
 80046a0:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80046a2:	7dfb      	ldrb	r3, [r7, #23]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d163      	bne.n	8004770 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80046ac:	4b3e      	ldr	r3, [pc, #248]	; (80047a8 <HAL_ADC_Start_DMA+0x178>)
 80046ae:	4013      	ands	r3, r2
 80046b0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a37      	ldr	r2, [pc, #220]	; (800479c <HAL_ADC_Start_DMA+0x16c>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d002      	beq.n	80046c8 <HAL_ADC_Start_DMA+0x98>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	e000      	b.n	80046ca <HAL_ADC_Start_DMA+0x9a>
 80046c8:	4b33      	ldr	r3, [pc, #204]	; (8004798 <HAL_ADC_Start_DMA+0x168>)
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	6812      	ldr	r2, [r2, #0]
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d002      	beq.n	80046d8 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d105      	bne.n	80046e4 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046dc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d006      	beq.n	80046fe <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046f4:	f023 0206 	bic.w	r2, r3, #6
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	659a      	str	r2, [r3, #88]	; 0x58
 80046fc:	e002      	b.n	8004704 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2200      	movs	r2, #0
 8004702:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004708:	4a28      	ldr	r2, [pc, #160]	; (80047ac <HAL_ADC_Start_DMA+0x17c>)
 800470a:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004710:	4a27      	ldr	r2, [pc, #156]	; (80047b0 <HAL_ADC_Start_DMA+0x180>)
 8004712:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004718:	4a26      	ldr	r2, [pc, #152]	; (80047b4 <HAL_ADC_Start_DMA+0x184>)
 800471a:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	221c      	movs	r2, #28
 8004722:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	685a      	ldr	r2, [r3, #4]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f042 0210 	orr.w	r2, r2, #16
 800473a:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004744:	4619      	mov	r1, r3
 8004746:	4610      	mov	r0, r2
 8004748:	f7ff fc89 	bl	800405e <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	3340      	adds	r3, #64	; 0x40
 8004756:	4619      	mov	r1, r3
 8004758:	68ba      	ldr	r2, [r7, #8]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f002 f80e 	bl	800677c <HAL_DMA_Start_IT>
 8004760:	4603      	mov	r3, r0
 8004762:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4618      	mov	r0, r3
 800476a:	f7ff fd85 	bl	8004278 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800476e:	e00d      	b.n	800478c <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8004778:	e008      	b.n	800478c <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004786:	e001      	b.n	800478c <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004788:	2302      	movs	r3, #2
 800478a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800478c:	7dfb      	ldrb	r3, [r7, #23]
}
 800478e:	4618      	mov	r0, r3
 8004790:	3718      	adds	r7, #24
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	40022000 	.word	0x40022000
 800479c:	40022100 	.word	0x40022100
 80047a0:	40022300 	.word	0x40022300
 80047a4:	58026300 	.word	0x58026300
 80047a8:	fffff0fe 	.word	0xfffff0fe
 80047ac:	0800507f 	.word	0x0800507f
 80047b0:	08005157 	.word	0x08005157
 80047b4:	08005173 	.word	0x08005173

080047b8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80047c0:	bf00      	nop
 80047c2:	370c      	adds	r7, #12
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80047d4:	bf00      	nop
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80047e8:	bf00      	nop
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80047f4:	b590      	push	{r4, r7, lr}
 80047f6:	b0a1      	sub	sp, #132	; 0x84
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047fe:	2300      	movs	r3, #0
 8004800:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004804:	2300      	movs	r3, #0
 8004806:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	4a65      	ldr	r2, [pc, #404]	; (80049a4 <HAL_ADC_ConfigChannel+0x1b0>)
 800480e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004816:	2b01      	cmp	r3, #1
 8004818:	d101      	bne.n	800481e <HAL_ADC_ConfigChannel+0x2a>
 800481a:	2302      	movs	r3, #2
 800481c:	e32e      	b.n	8004e7c <HAL_ADC_ConfigChannel+0x688>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2201      	movs	r2, #1
 8004822:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4618      	mov	r0, r3
 800482c:	f7ff fd38 	bl	80042a0 <LL_ADC_REG_IsConversionOngoing>
 8004830:	4603      	mov	r3, r0
 8004832:	2b00      	cmp	r3, #0
 8004834:	f040 8313 	bne.w	8004e5e <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2b00      	cmp	r3, #0
 800483e:	db2c      	blt.n	800489a <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004848:	2b00      	cmp	r3, #0
 800484a:	d108      	bne.n	800485e <HAL_ADC_ConfigChannel+0x6a>
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	0e9b      	lsrs	r3, r3, #26
 8004852:	f003 031f 	and.w	r3, r3, #31
 8004856:	2201      	movs	r2, #1
 8004858:	fa02 f303 	lsl.w	r3, r2, r3
 800485c:	e016      	b.n	800488c <HAL_ADC_ConfigChannel+0x98>
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004864:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004866:	fa93 f3a3 	rbit	r3, r3
 800486a:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800486c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800486e:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004870:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004872:	2b00      	cmp	r3, #0
 8004874:	d101      	bne.n	800487a <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 8004876:	2320      	movs	r3, #32
 8004878:	e003      	b.n	8004882 <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 800487a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800487c:	fab3 f383 	clz	r3, r3
 8004880:	b2db      	uxtb	r3, r3
 8004882:	f003 031f 	and.w	r3, r3, #31
 8004886:	2201      	movs	r2, #1
 8004888:	fa02 f303 	lsl.w	r3, r2, r3
 800488c:	687a      	ldr	r2, [r7, #4]
 800488e:	6812      	ldr	r2, [r2, #0]
 8004890:	69d1      	ldr	r1, [r2, #28]
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	6812      	ldr	r2, [r2, #0]
 8004896:	430b      	orrs	r3, r1
 8004898:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6818      	ldr	r0, [r3, #0]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	6859      	ldr	r1, [r3, #4]
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	461a      	mov	r2, r3
 80048a8:	f7ff fbad 	bl	8004006 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4618      	mov	r0, r3
 80048b2:	f7ff fcf5 	bl	80042a0 <LL_ADC_REG_IsConversionOngoing>
 80048b6:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4618      	mov	r0, r3
 80048be:	f7ff fd02 	bl	80042c6 <LL_ADC_INJ_IsConversionOngoing>
 80048c2:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80048c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	f040 80b8 	bne.w	8004a3c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80048cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	f040 80b4 	bne.w	8004a3c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6818      	ldr	r0, [r3, #0]
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	6819      	ldr	r1, [r3, #0]
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	461a      	mov	r2, r3
 80048e2:	f7ff fbcf 	bl	8004084 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80048e6:	4b30      	ldr	r3, [pc, #192]	; (80049a8 <HAL_ADC_ConfigChannel+0x1b4>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80048ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80048f2:	d10b      	bne.n	800490c <HAL_ADC_ConfigChannel+0x118>
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	695a      	ldr	r2, [r3, #20]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	089b      	lsrs	r3, r3, #2
 8004900:	f003 0307 	and.w	r3, r3, #7
 8004904:	005b      	lsls	r3, r3, #1
 8004906:	fa02 f303 	lsl.w	r3, r2, r3
 800490a:	e01d      	b.n	8004948 <HAL_ADC_ConfigChannel+0x154>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	f003 0310 	and.w	r3, r3, #16
 8004916:	2b00      	cmp	r3, #0
 8004918:	d10b      	bne.n	8004932 <HAL_ADC_ConfigChannel+0x13e>
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	695a      	ldr	r2, [r3, #20]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	089b      	lsrs	r3, r3, #2
 8004926:	f003 0307 	and.w	r3, r3, #7
 800492a:	005b      	lsls	r3, r3, #1
 800492c:	fa02 f303 	lsl.w	r3, r2, r3
 8004930:	e00a      	b.n	8004948 <HAL_ADC_ConfigChannel+0x154>
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	695a      	ldr	r2, [r3, #20]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	089b      	lsrs	r3, r3, #2
 800493e:	f003 0304 	and.w	r3, r3, #4
 8004942:	005b      	lsls	r3, r3, #1
 8004944:	fa02 f303 	lsl.w	r3, r2, r3
 8004948:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	2b04      	cmp	r3, #4
 8004950:	d02c      	beq.n	80049ac <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6818      	ldr	r0, [r3, #0]
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	6919      	ldr	r1, [r3, #16]
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004960:	f7ff faea 	bl	8003f38 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6818      	ldr	r0, [r3, #0]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	6919      	ldr	r1, [r3, #16]
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	7e5b      	ldrb	r3, [r3, #25]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d102      	bne.n	800497a <HAL_ADC_ConfigChannel+0x186>
 8004974:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004978:	e000      	b.n	800497c <HAL_ADC_ConfigChannel+0x188>
 800497a:	2300      	movs	r3, #0
 800497c:	461a      	mov	r2, r3
 800497e:	f7ff fb14 	bl	8003faa <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6818      	ldr	r0, [r3, #0]
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	6919      	ldr	r1, [r3, #16]
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	7e1b      	ldrb	r3, [r3, #24]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d102      	bne.n	8004998 <HAL_ADC_ConfigChannel+0x1a4>
 8004992:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004996:	e000      	b.n	800499a <HAL_ADC_ConfigChannel+0x1a6>
 8004998:	2300      	movs	r3, #0
 800499a:	461a      	mov	r2, r3
 800499c:	f7ff faec 	bl	8003f78 <LL_ADC_SetDataRightShift>
 80049a0:	e04c      	b.n	8004a3c <HAL_ADC_ConfigChannel+0x248>
 80049a2:	bf00      	nop
 80049a4:	47ff0000 	.word	0x47ff0000
 80049a8:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	069b      	lsls	r3, r3, #26
 80049bc:	429a      	cmp	r2, r3
 80049be:	d107      	bne.n	80049d0 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80049ce:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80049d6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	069b      	lsls	r3, r3, #26
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d107      	bne.n	80049f4 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80049f2:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049fa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	069b      	lsls	r3, r3, #26
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d107      	bne.n	8004a18 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004a16:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	069b      	lsls	r3, r3, #26
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d107      	bne.n	8004a3c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004a3a:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4618      	mov	r0, r3
 8004a42:	f7ff fbf3 	bl	800422c <LL_ADC_IsEnabled>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f040 8211 	bne.w	8004e70 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6818      	ldr	r0, [r3, #0]
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	6819      	ldr	r1, [r3, #0]
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	f7ff fb3e 	bl	80040dc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	4aa1      	ldr	r2, [pc, #644]	; (8004cec <HAL_ADC_ConfigChannel+0x4f8>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	f040 812e 	bne.w	8004cc8 <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d10b      	bne.n	8004a94 <HAL_ADC_ConfigChannel+0x2a0>
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	0e9b      	lsrs	r3, r3, #26
 8004a82:	3301      	adds	r3, #1
 8004a84:	f003 031f 	and.w	r3, r3, #31
 8004a88:	2b09      	cmp	r3, #9
 8004a8a:	bf94      	ite	ls
 8004a8c:	2301      	movls	r3, #1
 8004a8e:	2300      	movhi	r3, #0
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	e019      	b.n	8004ac8 <HAL_ADC_ConfigChannel+0x2d4>
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a9c:	fa93 f3a3 	rbit	r3, r3
 8004aa0:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004aa2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004aa4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8004aa6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d101      	bne.n	8004ab0 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 8004aac:	2320      	movs	r3, #32
 8004aae:	e003      	b.n	8004ab8 <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 8004ab0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ab2:	fab3 f383 	clz	r3, r3
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	3301      	adds	r3, #1
 8004aba:	f003 031f 	and.w	r3, r3, #31
 8004abe:	2b09      	cmp	r3, #9
 8004ac0:	bf94      	ite	ls
 8004ac2:	2301      	movls	r3, #1
 8004ac4:	2300      	movhi	r3, #0
 8004ac6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d079      	beq.n	8004bc0 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d107      	bne.n	8004ae8 <HAL_ADC_ConfigChannel+0x2f4>
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	0e9b      	lsrs	r3, r3, #26
 8004ade:	3301      	adds	r3, #1
 8004ae0:	069b      	lsls	r3, r3, #26
 8004ae2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004ae6:	e015      	b.n	8004b14 <HAL_ADC_ConfigChannel+0x320>
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004af0:	fa93 f3a3 	rbit	r3, r3
 8004af4:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8004af6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004af8:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8004afa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d101      	bne.n	8004b04 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 8004b00:	2320      	movs	r3, #32
 8004b02:	e003      	b.n	8004b0c <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 8004b04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b06:	fab3 f383 	clz	r3, r3
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	3301      	adds	r3, #1
 8004b0e:	069b      	lsls	r3, r3, #26
 8004b10:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d109      	bne.n	8004b34 <HAL_ADC_ConfigChannel+0x340>
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	0e9b      	lsrs	r3, r3, #26
 8004b26:	3301      	adds	r3, #1
 8004b28:	f003 031f 	and.w	r3, r3, #31
 8004b2c:	2101      	movs	r1, #1
 8004b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b32:	e017      	b.n	8004b64 <HAL_ADC_ConfigChannel+0x370>
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b3c:	fa93 f3a3 	rbit	r3, r3
 8004b40:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004b42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b44:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8004b46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d101      	bne.n	8004b50 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 8004b4c:	2320      	movs	r3, #32
 8004b4e:	e003      	b.n	8004b58 <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 8004b50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b52:	fab3 f383 	clz	r3, r3
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	3301      	adds	r3, #1
 8004b5a:	f003 031f 	and.w	r3, r3, #31
 8004b5e:	2101      	movs	r1, #1
 8004b60:	fa01 f303 	lsl.w	r3, r1, r3
 8004b64:	ea42 0103 	orr.w	r1, r2, r3
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d10a      	bne.n	8004b8a <HAL_ADC_ConfigChannel+0x396>
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	0e9b      	lsrs	r3, r3, #26
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	f003 021f 	and.w	r2, r3, #31
 8004b80:	4613      	mov	r3, r2
 8004b82:	005b      	lsls	r3, r3, #1
 8004b84:	4413      	add	r3, r2
 8004b86:	051b      	lsls	r3, r3, #20
 8004b88:	e018      	b.n	8004bbc <HAL_ADC_ConfigChannel+0x3c8>
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b92:	fa93 f3a3 	rbit	r3, r3
 8004b96:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b9a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d101      	bne.n	8004ba6 <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 8004ba2:	2320      	movs	r3, #32
 8004ba4:	e003      	b.n	8004bae <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 8004ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba8:	fab3 f383 	clz	r3, r3
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	3301      	adds	r3, #1
 8004bb0:	f003 021f 	and.w	r2, r3, #31
 8004bb4:	4613      	mov	r3, r2
 8004bb6:	005b      	lsls	r3, r3, #1
 8004bb8:	4413      	add	r3, r2
 8004bba:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004bbc:	430b      	orrs	r3, r1
 8004bbe:	e07e      	b.n	8004cbe <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d107      	bne.n	8004bdc <HAL_ADC_ConfigChannel+0x3e8>
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	0e9b      	lsrs	r3, r3, #26
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	069b      	lsls	r3, r3, #26
 8004bd6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004bda:	e015      	b.n	8004c08 <HAL_ADC_ConfigChannel+0x414>
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004be4:	fa93 f3a3 	rbit	r3, r3
 8004be8:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bec:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004bee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d101      	bne.n	8004bf8 <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 8004bf4:	2320      	movs	r3, #32
 8004bf6:	e003      	b.n	8004c00 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 8004bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bfa:	fab3 f383 	clz	r3, r3
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	3301      	adds	r3, #1
 8004c02:	069b      	lsls	r3, r3, #26
 8004c04:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d109      	bne.n	8004c28 <HAL_ADC_ConfigChannel+0x434>
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	0e9b      	lsrs	r3, r3, #26
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	f003 031f 	and.w	r3, r3, #31
 8004c20:	2101      	movs	r1, #1
 8004c22:	fa01 f303 	lsl.w	r3, r1, r3
 8004c26:	e017      	b.n	8004c58 <HAL_ADC_ConfigChannel+0x464>
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	fa93 f3a3 	rbit	r3, r3
 8004c34:	61bb      	str	r3, [r7, #24]
  return result;
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004c3a:	6a3b      	ldr	r3, [r7, #32]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d101      	bne.n	8004c44 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 8004c40:	2320      	movs	r3, #32
 8004c42:	e003      	b.n	8004c4c <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 8004c44:	6a3b      	ldr	r3, [r7, #32]
 8004c46:	fab3 f383 	clz	r3, r3
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	f003 031f 	and.w	r3, r3, #31
 8004c52:	2101      	movs	r1, #1
 8004c54:	fa01 f303 	lsl.w	r3, r1, r3
 8004c58:	ea42 0103 	orr.w	r1, r2, r3
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d10d      	bne.n	8004c84 <HAL_ADC_ConfigChannel+0x490>
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	0e9b      	lsrs	r3, r3, #26
 8004c6e:	3301      	adds	r3, #1
 8004c70:	f003 021f 	and.w	r2, r3, #31
 8004c74:	4613      	mov	r3, r2
 8004c76:	005b      	lsls	r3, r3, #1
 8004c78:	4413      	add	r3, r2
 8004c7a:	3b1e      	subs	r3, #30
 8004c7c:	051b      	lsls	r3, r3, #20
 8004c7e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004c82:	e01b      	b.n	8004cbc <HAL_ADC_ConfigChannel+0x4c8>
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	fa93 f3a3 	rbit	r3, r3
 8004c90:	60fb      	str	r3, [r7, #12]
  return result;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d101      	bne.n	8004ca0 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 8004c9c:	2320      	movs	r3, #32
 8004c9e:	e003      	b.n	8004ca8 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	fab3 f383 	clz	r3, r3
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	3301      	adds	r3, #1
 8004caa:	f003 021f 	and.w	r2, r3, #31
 8004cae:	4613      	mov	r3, r2
 8004cb0:	005b      	lsls	r3, r3, #1
 8004cb2:	4413      	add	r3, r2
 8004cb4:	3b1e      	subs	r3, #30
 8004cb6:	051b      	lsls	r3, r3, #20
 8004cb8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cbc:	430b      	orrs	r3, r1
 8004cbe:	683a      	ldr	r2, [r7, #0]
 8004cc0:	6892      	ldr	r2, [r2, #8]
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	f7ff f9de 	bl	8004084 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f280 80cf 	bge.w	8004e70 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a06      	ldr	r2, [pc, #24]	; (8004cf0 <HAL_ADC_ConfigChannel+0x4fc>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d004      	beq.n	8004ce6 <HAL_ADC_ConfigChannel+0x4f2>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a04      	ldr	r2, [pc, #16]	; (8004cf4 <HAL_ADC_ConfigChannel+0x500>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d10a      	bne.n	8004cfc <HAL_ADC_ConfigChannel+0x508>
 8004ce6:	4b04      	ldr	r3, [pc, #16]	; (8004cf8 <HAL_ADC_ConfigChannel+0x504>)
 8004ce8:	e009      	b.n	8004cfe <HAL_ADC_ConfigChannel+0x50a>
 8004cea:	bf00      	nop
 8004cec:	47ff0000 	.word	0x47ff0000
 8004cf0:	40022000 	.word	0x40022000
 8004cf4:	40022100 	.word	0x40022100
 8004cf8:	40022300 	.word	0x40022300
 8004cfc:	4b61      	ldr	r3, [pc, #388]	; (8004e84 <HAL_ADC_ConfigChannel+0x690>)
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7ff f90c 	bl	8003f1c <LL_ADC_GetCommonPathInternalCh>
 8004d04:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a5f      	ldr	r2, [pc, #380]	; (8004e88 <HAL_ADC_ConfigChannel+0x694>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d004      	beq.n	8004d1a <HAL_ADC_ConfigChannel+0x526>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a5d      	ldr	r2, [pc, #372]	; (8004e8c <HAL_ADC_ConfigChannel+0x698>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d10e      	bne.n	8004d38 <HAL_ADC_ConfigChannel+0x544>
 8004d1a:	485b      	ldr	r0, [pc, #364]	; (8004e88 <HAL_ADC_ConfigChannel+0x694>)
 8004d1c:	f7ff fa86 	bl	800422c <LL_ADC_IsEnabled>
 8004d20:	4604      	mov	r4, r0
 8004d22:	485a      	ldr	r0, [pc, #360]	; (8004e8c <HAL_ADC_ConfigChannel+0x698>)
 8004d24:	f7ff fa82 	bl	800422c <LL_ADC_IsEnabled>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	4323      	orrs	r3, r4
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	bf0c      	ite	eq
 8004d30:	2301      	moveq	r3, #1
 8004d32:	2300      	movne	r3, #0
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	e008      	b.n	8004d4a <HAL_ADC_ConfigChannel+0x556>
 8004d38:	4855      	ldr	r0, [pc, #340]	; (8004e90 <HAL_ADC_ConfigChannel+0x69c>)
 8004d3a:	f7ff fa77 	bl	800422c <LL_ADC_IsEnabled>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	bf0c      	ite	eq
 8004d44:	2301      	moveq	r3, #1
 8004d46:	2300      	movne	r3, #0
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d07d      	beq.n	8004e4a <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a50      	ldr	r2, [pc, #320]	; (8004e94 <HAL_ADC_ConfigChannel+0x6a0>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d130      	bne.n	8004dba <HAL_ADC_ConfigChannel+0x5c6>
 8004d58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d5a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d12b      	bne.n	8004dba <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a4a      	ldr	r2, [pc, #296]	; (8004e90 <HAL_ADC_ConfigChannel+0x69c>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	f040 8081 	bne.w	8004e70 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a45      	ldr	r2, [pc, #276]	; (8004e88 <HAL_ADC_ConfigChannel+0x694>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d004      	beq.n	8004d82 <HAL_ADC_ConfigChannel+0x58e>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a43      	ldr	r2, [pc, #268]	; (8004e8c <HAL_ADC_ConfigChannel+0x698>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d101      	bne.n	8004d86 <HAL_ADC_ConfigChannel+0x592>
 8004d82:	4a45      	ldr	r2, [pc, #276]	; (8004e98 <HAL_ADC_ConfigChannel+0x6a4>)
 8004d84:	e000      	b.n	8004d88 <HAL_ADC_ConfigChannel+0x594>
 8004d86:	4a3f      	ldr	r2, [pc, #252]	; (8004e84 <HAL_ADC_ConfigChannel+0x690>)
 8004d88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d8a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004d8e:	4619      	mov	r1, r3
 8004d90:	4610      	mov	r0, r2
 8004d92:	f7ff f8b0 	bl	8003ef6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004d96:	4b41      	ldr	r3, [pc, #260]	; (8004e9c <HAL_ADC_ConfigChannel+0x6a8>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	099b      	lsrs	r3, r3, #6
 8004d9c:	4a40      	ldr	r2, [pc, #256]	; (8004ea0 <HAL_ADC_ConfigChannel+0x6ac>)
 8004d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004da2:	099b      	lsrs	r3, r3, #6
 8004da4:	3301      	adds	r3, #1
 8004da6:	005b      	lsls	r3, r3, #1
 8004da8:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004daa:	e002      	b.n	8004db2 <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	3b01      	subs	r3, #1
 8004db0:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d1f9      	bne.n	8004dac <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004db8:	e05a      	b.n	8004e70 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a39      	ldr	r2, [pc, #228]	; (8004ea4 <HAL_ADC_ConfigChannel+0x6b0>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d11e      	bne.n	8004e02 <HAL_ADC_ConfigChannel+0x60e>
 8004dc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004dc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d119      	bne.n	8004e02 <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a2f      	ldr	r2, [pc, #188]	; (8004e90 <HAL_ADC_ConfigChannel+0x69c>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d14b      	bne.n	8004e70 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a2a      	ldr	r2, [pc, #168]	; (8004e88 <HAL_ADC_ConfigChannel+0x694>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d004      	beq.n	8004dec <HAL_ADC_ConfigChannel+0x5f8>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a29      	ldr	r2, [pc, #164]	; (8004e8c <HAL_ADC_ConfigChannel+0x698>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d101      	bne.n	8004df0 <HAL_ADC_ConfigChannel+0x5fc>
 8004dec:	4a2a      	ldr	r2, [pc, #168]	; (8004e98 <HAL_ADC_ConfigChannel+0x6a4>)
 8004dee:	e000      	b.n	8004df2 <HAL_ADC_ConfigChannel+0x5fe>
 8004df0:	4a24      	ldr	r2, [pc, #144]	; (8004e84 <HAL_ADC_ConfigChannel+0x690>)
 8004df2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004df4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004df8:	4619      	mov	r1, r3
 8004dfa:	4610      	mov	r0, r2
 8004dfc:	f7ff f87b 	bl	8003ef6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004e00:	e036      	b.n	8004e70 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a28      	ldr	r2, [pc, #160]	; (8004ea8 <HAL_ADC_ConfigChannel+0x6b4>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d131      	bne.n	8004e70 <HAL_ADC_ConfigChannel+0x67c>
 8004e0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d12c      	bne.n	8004e70 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a1d      	ldr	r2, [pc, #116]	; (8004e90 <HAL_ADC_ConfigChannel+0x69c>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d127      	bne.n	8004e70 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a18      	ldr	r2, [pc, #96]	; (8004e88 <HAL_ADC_ConfigChannel+0x694>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d004      	beq.n	8004e34 <HAL_ADC_ConfigChannel+0x640>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a17      	ldr	r2, [pc, #92]	; (8004e8c <HAL_ADC_ConfigChannel+0x698>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d101      	bne.n	8004e38 <HAL_ADC_ConfigChannel+0x644>
 8004e34:	4a18      	ldr	r2, [pc, #96]	; (8004e98 <HAL_ADC_ConfigChannel+0x6a4>)
 8004e36:	e000      	b.n	8004e3a <HAL_ADC_ConfigChannel+0x646>
 8004e38:	4a12      	ldr	r2, [pc, #72]	; (8004e84 <HAL_ADC_ConfigChannel+0x690>)
 8004e3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e3c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004e40:	4619      	mov	r1, r3
 8004e42:	4610      	mov	r0, r2
 8004e44:	f7ff f857 	bl	8003ef6 <LL_ADC_SetCommonPathInternalCh>
 8004e48:	e012      	b.n	8004e70 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e4e:	f043 0220 	orr.w	r2, r3, #32
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8004e5c:	e008      	b.n	8004e70 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e62:	f043 0220 	orr.w	r2, r3, #32
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004e78:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3784      	adds	r7, #132	; 0x84
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd90      	pop	{r4, r7, pc}
 8004e84:	58026300 	.word	0x58026300
 8004e88:	40022000 	.word	0x40022000
 8004e8c:	40022100 	.word	0x40022100
 8004e90:	58026000 	.word	0x58026000
 8004e94:	cb840000 	.word	0xcb840000
 8004e98:	40022300 	.word	0x40022300
 8004e9c:	24000084 	.word	0x24000084
 8004ea0:	053e2d63 	.word	0x053e2d63
 8004ea4:	c7520000 	.word	0xc7520000
 8004ea8:	cfb80000 	.word	0xcfb80000

08004eac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f7ff f9b7 	bl	800422c <LL_ADC_IsEnabled>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d16e      	bne.n	8004fa2 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	689a      	ldr	r2, [r3, #8]
 8004eca:	4b38      	ldr	r3, [pc, #224]	; (8004fac <ADC_Enable+0x100>)
 8004ecc:	4013      	ands	r3, r2
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d00d      	beq.n	8004eee <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ed6:	f043 0210 	orr.w	r2, r3, #16
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ee2:	f043 0201 	orr.w	r2, r3, #1
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e05a      	b.n	8004fa4 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7ff f972 	bl	80041dc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004ef8:	f7fe ffbc 	bl	8003e74 <HAL_GetTick>
 8004efc:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a2b      	ldr	r2, [pc, #172]	; (8004fb0 <ADC_Enable+0x104>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d004      	beq.n	8004f12 <ADC_Enable+0x66>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a29      	ldr	r2, [pc, #164]	; (8004fb4 <ADC_Enable+0x108>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d101      	bne.n	8004f16 <ADC_Enable+0x6a>
 8004f12:	4b29      	ldr	r3, [pc, #164]	; (8004fb8 <ADC_Enable+0x10c>)
 8004f14:	e000      	b.n	8004f18 <ADC_Enable+0x6c>
 8004f16:	4b29      	ldr	r3, [pc, #164]	; (8004fbc <ADC_Enable+0x110>)
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f7ff f903 	bl	8004124 <LL_ADC_GetMultimode>
 8004f1e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a23      	ldr	r2, [pc, #140]	; (8004fb4 <ADC_Enable+0x108>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d002      	beq.n	8004f30 <ADC_Enable+0x84>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	e000      	b.n	8004f32 <ADC_Enable+0x86>
 8004f30:	4b1f      	ldr	r3, [pc, #124]	; (8004fb0 <ADC_Enable+0x104>)
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	6812      	ldr	r2, [r2, #0]
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d02c      	beq.n	8004f94 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d130      	bne.n	8004fa2 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004f40:	e028      	b.n	8004f94 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7ff f970 	bl	800422c <LL_ADC_IsEnabled>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d104      	bne.n	8004f5c <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4618      	mov	r0, r3
 8004f58:	f7ff f940 	bl	80041dc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004f5c:	f7fe ff8a 	bl	8003e74 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d914      	bls.n	8004f94 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0301 	and.w	r3, r3, #1
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d00d      	beq.n	8004f94 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f7c:	f043 0210 	orr.w	r2, r3, #16
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f88:	f043 0201 	orr.w	r2, r3, #1
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e007      	b.n	8004fa4 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0301 	and.w	r3, r3, #1
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d1cf      	bne.n	8004f42 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3710      	adds	r7, #16
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	8000003f 	.word	0x8000003f
 8004fb0:	40022000 	.word	0x40022000
 8004fb4:	40022100 	.word	0x40022100
 8004fb8:	40022300 	.word	0x40022300
 8004fbc:	58026300 	.word	0x58026300

08004fc0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f7ff f940 	bl	8004252 <LL_ADC_IsDisableOngoing>
 8004fd2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f7ff f927 	bl	800422c <LL_ADC_IsEnabled>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d047      	beq.n	8005074 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d144      	bne.n	8005074 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	f003 030d 	and.w	r3, r3, #13
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d10c      	bne.n	8005012 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f7ff f901 	bl	8004204 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2203      	movs	r2, #3
 8005008:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800500a:	f7fe ff33 	bl	8003e74 <HAL_GetTick>
 800500e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005010:	e029      	b.n	8005066 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005016:	f043 0210 	orr.w	r2, r3, #16
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005022:	f043 0201 	orr.w	r2, r3, #1
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e023      	b.n	8005076 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800502e:	f7fe ff21 	bl	8003e74 <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	2b02      	cmp	r3, #2
 800503a:	d914      	bls.n	8005066 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f003 0301 	and.w	r3, r3, #1
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00d      	beq.n	8005066 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800504e:	f043 0210 	orr.w	r2, r3, #16
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800505a:	f043 0201 	orr.w	r2, r3, #1
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e007      	b.n	8005076 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f003 0301 	and.w	r3, r3, #1
 8005070:	2b00      	cmp	r3, #0
 8005072:	d1dc      	bne.n	800502e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3710      	adds	r7, #16
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}

0800507e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800507e:	b580      	push	{r7, lr}
 8005080:	b084      	sub	sp, #16
 8005082:	af00      	add	r7, sp, #0
 8005084:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800508a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005090:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005094:	2b00      	cmp	r3, #0
 8005096:	d14b      	bne.n	8005130 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800509c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 0308 	and.w	r3, r3, #8
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d021      	beq.n	80050f6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7fe ff92 	bl	8003fe0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d032      	beq.n	8005128 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d12b      	bne.n	8005128 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d11f      	bne.n	8005128 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050ec:	f043 0201 	orr.w	r2, r3, #1
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	655a      	str	r2, [r3, #84]	; 0x54
 80050f4:	e018      	b.n	8005128 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	f003 0303 	and.w	r3, r3, #3
 8005100:	2b00      	cmp	r3, #0
 8005102:	d111      	bne.n	8005128 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005108:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005114:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d105      	bne.n	8005128 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005120:	f043 0201 	orr.w	r2, r3, #1
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005128:	68f8      	ldr	r0, [r7, #12]
 800512a:	f7ff fb45 	bl	80047b8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800512e:	e00e      	b.n	800514e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005134:	f003 0310 	and.w	r3, r3, #16
 8005138:	2b00      	cmp	r3, #0
 800513a:	d003      	beq.n	8005144 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800513c:	68f8      	ldr	r0, [r7, #12]
 800513e:	f7ff fb4f 	bl	80047e0 <HAL_ADC_ErrorCallback>
}
 8005142:	e004      	b.n	800514e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	4798      	blx	r3
}
 800514e:	bf00      	nop
 8005150:	3710      	adds	r7, #16
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}

08005156 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005156:	b580      	push	{r7, lr}
 8005158:	b084      	sub	sp, #16
 800515a:	af00      	add	r7, sp, #0
 800515c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005162:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f7ff fb31 	bl	80047cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800516a:	bf00      	nop
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}

08005172 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005172:	b580      	push	{r7, lr}
 8005174:	b084      	sub	sp, #16
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800517e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005184:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005190:	f043 0204 	orr.w	r2, r3, #4
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005198:	68f8      	ldr	r0, [r7, #12]
 800519a:	f7ff fb21 	bl	80047e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800519e:	bf00      	nop
 80051a0:	3710      	adds	r7, #16
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
	...

080051a8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a7a      	ldr	r2, [pc, #488]	; (80053a0 <ADC_ConfigureBoostMode+0x1f8>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d004      	beq.n	80051c4 <ADC_ConfigureBoostMode+0x1c>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a79      	ldr	r2, [pc, #484]	; (80053a4 <ADC_ConfigureBoostMode+0x1fc>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d109      	bne.n	80051d8 <ADC_ConfigureBoostMode+0x30>
 80051c4:	4b78      	ldr	r3, [pc, #480]	; (80053a8 <ADC_ConfigureBoostMode+0x200>)
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	bf14      	ite	ne
 80051d0:	2301      	movne	r3, #1
 80051d2:	2300      	moveq	r3, #0
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	e008      	b.n	80051ea <ADC_ConfigureBoostMode+0x42>
 80051d8:	4b74      	ldr	r3, [pc, #464]	; (80053ac <ADC_ConfigureBoostMode+0x204>)
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	bf14      	ite	ne
 80051e4:	2301      	movne	r3, #1
 80051e6:	2300      	moveq	r3, #0
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d01c      	beq.n	8005228 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80051ee:	f005 fd9f 	bl	800ad30 <HAL_RCC_GetHCLKFreq>
 80051f2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80051fc:	d010      	beq.n	8005220 <ADC_ConfigureBoostMode+0x78>
 80051fe:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005202:	d873      	bhi.n	80052ec <ADC_ConfigureBoostMode+0x144>
 8005204:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005208:	d002      	beq.n	8005210 <ADC_ConfigureBoostMode+0x68>
 800520a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800520e:	d16d      	bne.n	80052ec <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	0c1b      	lsrs	r3, r3, #16
 8005216:	68fa      	ldr	r2, [r7, #12]
 8005218:	fbb2 f3f3 	udiv	r3, r2, r3
 800521c:	60fb      	str	r3, [r7, #12]
        break;
 800521e:	e068      	b.n	80052f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	089b      	lsrs	r3, r3, #2
 8005224:	60fb      	str	r3, [r7, #12]
        break;
 8005226:	e064      	b.n	80052f2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8005228:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800522c:	f04f 0100 	mov.w	r1, #0
 8005230:	f007 f826 	bl	800c280 <HAL_RCCEx_GetPeriphCLKFreq>
 8005234:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800523e:	d051      	beq.n	80052e4 <ADC_ConfigureBoostMode+0x13c>
 8005240:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005244:	d854      	bhi.n	80052f0 <ADC_ConfigureBoostMode+0x148>
 8005246:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800524a:	d047      	beq.n	80052dc <ADC_ConfigureBoostMode+0x134>
 800524c:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005250:	d84e      	bhi.n	80052f0 <ADC_ConfigureBoostMode+0x148>
 8005252:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005256:	d03d      	beq.n	80052d4 <ADC_ConfigureBoostMode+0x12c>
 8005258:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800525c:	d848      	bhi.n	80052f0 <ADC_ConfigureBoostMode+0x148>
 800525e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005262:	d033      	beq.n	80052cc <ADC_ConfigureBoostMode+0x124>
 8005264:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005268:	d842      	bhi.n	80052f0 <ADC_ConfigureBoostMode+0x148>
 800526a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800526e:	d029      	beq.n	80052c4 <ADC_ConfigureBoostMode+0x11c>
 8005270:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005274:	d83c      	bhi.n	80052f0 <ADC_ConfigureBoostMode+0x148>
 8005276:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800527a:	d01a      	beq.n	80052b2 <ADC_ConfigureBoostMode+0x10a>
 800527c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005280:	d836      	bhi.n	80052f0 <ADC_ConfigureBoostMode+0x148>
 8005282:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005286:	d014      	beq.n	80052b2 <ADC_ConfigureBoostMode+0x10a>
 8005288:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800528c:	d830      	bhi.n	80052f0 <ADC_ConfigureBoostMode+0x148>
 800528e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005292:	d00e      	beq.n	80052b2 <ADC_ConfigureBoostMode+0x10a>
 8005294:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005298:	d82a      	bhi.n	80052f0 <ADC_ConfigureBoostMode+0x148>
 800529a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800529e:	d008      	beq.n	80052b2 <ADC_ConfigureBoostMode+0x10a>
 80052a0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80052a4:	d824      	bhi.n	80052f0 <ADC_ConfigureBoostMode+0x148>
 80052a6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80052aa:	d002      	beq.n	80052b2 <ADC_ConfigureBoostMode+0x10a>
 80052ac:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80052b0:	d11e      	bne.n	80052f0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	0c9b      	lsrs	r3, r3, #18
 80052b8:	005b      	lsls	r3, r3, #1
 80052ba:	68fa      	ldr	r2, [r7, #12]
 80052bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80052c0:	60fb      	str	r3, [r7, #12]
        break;
 80052c2:	e016      	b.n	80052f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	091b      	lsrs	r3, r3, #4
 80052c8:	60fb      	str	r3, [r7, #12]
        break;
 80052ca:	e012      	b.n	80052f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	095b      	lsrs	r3, r3, #5
 80052d0:	60fb      	str	r3, [r7, #12]
        break;
 80052d2:	e00e      	b.n	80052f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	099b      	lsrs	r3, r3, #6
 80052d8:	60fb      	str	r3, [r7, #12]
        break;
 80052da:	e00a      	b.n	80052f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	09db      	lsrs	r3, r3, #7
 80052e0:	60fb      	str	r3, [r7, #12]
        break;
 80052e2:	e006      	b.n	80052f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	0a1b      	lsrs	r3, r3, #8
 80052e8:	60fb      	str	r3, [r7, #12]
        break;
 80052ea:	e002      	b.n	80052f2 <ADC_ConfigureBoostMode+0x14a>
        break;
 80052ec:	bf00      	nop
 80052ee:	e000      	b.n	80052f2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80052f0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80052f2:	f7fe fdcb 	bl	8003e8c <HAL_GetREVID>
 80052f6:	4603      	mov	r3, r0
 80052f8:	f241 0203 	movw	r2, #4099	; 0x1003
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d815      	bhi.n	800532c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	4a2b      	ldr	r2, [pc, #172]	; (80053b0 <ADC_ConfigureBoostMode+0x208>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d908      	bls.n	800531a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	689a      	ldr	r2, [r3, #8]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005316:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8005318:	e03e      	b.n	8005398 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	689a      	ldr	r2, [r3, #8]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005328:	609a      	str	r2, [r3, #8]
}
 800532a:	e035      	b.n	8005398 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	085b      	lsrs	r3, r3, #1
 8005330:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	4a1f      	ldr	r2, [pc, #124]	; (80053b4 <ADC_ConfigureBoostMode+0x20c>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d808      	bhi.n	800534c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	689a      	ldr	r2, [r3, #8]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005348:	609a      	str	r2, [r3, #8]
}
 800534a:	e025      	b.n	8005398 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	4a1a      	ldr	r2, [pc, #104]	; (80053b8 <ADC_ConfigureBoostMode+0x210>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d80a      	bhi.n	800536a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005366:	609a      	str	r2, [r3, #8]
}
 8005368:	e016      	b.n	8005398 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	4a13      	ldr	r2, [pc, #76]	; (80053bc <ADC_ConfigureBoostMode+0x214>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d80a      	bhi.n	8005388 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005384:	609a      	str	r2, [r3, #8]
}
 8005386:	e007      	b.n	8005398 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	689a      	ldr	r2, [r3, #8]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005396:	609a      	str	r2, [r3, #8]
}
 8005398:	bf00      	nop
 800539a:	3710      	adds	r7, #16
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	40022000 	.word	0x40022000
 80053a4:	40022100 	.word	0x40022100
 80053a8:	40022300 	.word	0x40022300
 80053ac:	58026300 	.word	0x58026300
 80053b0:	01312d00 	.word	0x01312d00
 80053b4:	005f5e10 	.word	0x005f5e10
 80053b8:	00bebc20 	.word	0x00bebc20
 80053bc:	017d7840 	.word	0x017d7840

080053c0 <LL_ADC_IsEnabled>:
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	f003 0301 	and.w	r3, r3, #1
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d101      	bne.n	80053d8 <LL_ADC_IsEnabled+0x18>
 80053d4:	2301      	movs	r3, #1
 80053d6:	e000      	b.n	80053da <LL_ADC_IsEnabled+0x1a>
 80053d8:	2300      	movs	r3, #0
}
 80053da:	4618      	mov	r0, r3
 80053dc:	370c      	adds	r7, #12
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr
	...

080053e8 <LL_ADC_StartCalibration>:
{
 80053e8:	b480      	push	{r7}
 80053ea:	b085      	sub	sp, #20
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	689a      	ldr	r2, [r3, #8]
 80053f8:	4b09      	ldr	r3, [pc, #36]	; (8005420 <LL_ADC_StartCalibration+0x38>)
 80053fa:	4013      	ands	r3, r2
 80053fc:	68ba      	ldr	r2, [r7, #8]
 80053fe:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005408:	430a      	orrs	r2, r1
 800540a:	4313      	orrs	r3, r2
 800540c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	609a      	str	r2, [r3, #8]
}
 8005414:	bf00      	nop
 8005416:	3714      	adds	r7, #20
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr
 8005420:	3ffeffc0 	.word	0x3ffeffc0

08005424 <LL_ADC_IsCalibrationOnGoing>:
{
 8005424:	b480      	push	{r7}
 8005426:	b083      	sub	sp, #12
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005434:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005438:	d101      	bne.n	800543e <LL_ADC_IsCalibrationOnGoing+0x1a>
 800543a:	2301      	movs	r3, #1
 800543c:	e000      	b.n	8005440 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800543e:	2300      	movs	r3, #0
}
 8005440:	4618      	mov	r0, r3
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr

0800544c <LL_ADC_REG_IsConversionOngoing>:
{
 800544c:	b480      	push	{r7}
 800544e:	b083      	sub	sp, #12
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f003 0304 	and.w	r3, r3, #4
 800545c:	2b04      	cmp	r3, #4
 800545e:	d101      	bne.n	8005464 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005460:	2301      	movs	r3, #1
 8005462:	e000      	b.n	8005466 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	370c      	adds	r7, #12
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
	...

08005474 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b086      	sub	sp, #24
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005480:	2300      	movs	r3, #0
 8005482:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800548a:	2b01      	cmp	r3, #1
 800548c:	d101      	bne.n	8005492 <HAL_ADCEx_Calibration_Start+0x1e>
 800548e:	2302      	movs	r3, #2
 8005490:	e04c      	b.n	800552c <HAL_ADCEx_Calibration_Start+0xb8>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2201      	movs	r2, #1
 8005496:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800549a:	68f8      	ldr	r0, [r7, #12]
 800549c:	f7ff fd90 	bl	8004fc0 <ADC_Disable>
 80054a0:	4603      	mov	r3, r0
 80054a2:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80054a4:	7dfb      	ldrb	r3, [r7, #23]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d135      	bne.n	8005516 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80054ae:	4b21      	ldr	r3, [pc, #132]	; (8005534 <HAL_ADCEx_Calibration_Start+0xc0>)
 80054b0:	4013      	ands	r3, r2
 80054b2:	f043 0202 	orr.w	r2, r3, #2
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	68b9      	ldr	r1, [r7, #8]
 80054c2:	4618      	mov	r0, r3
 80054c4:	f7ff ff90 	bl	80053e8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80054c8:	e014      	b.n	80054f4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	3301      	adds	r3, #1
 80054ce:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	4a19      	ldr	r2, [pc, #100]	; (8005538 <HAL_ADCEx_Calibration_Start+0xc4>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d30d      	bcc.n	80054f4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054dc:	f023 0312 	bic.w	r3, r3, #18
 80054e0:	f043 0210 	orr.w	r2, r3, #16
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2200      	movs	r2, #0
 80054ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	e01b      	b.n	800552c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4618      	mov	r0, r3
 80054fa:	f7ff ff93 	bl	8005424 <LL_ADC_IsCalibrationOnGoing>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d1e2      	bne.n	80054ca <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005508:	f023 0303 	bic.w	r3, r3, #3
 800550c:	f043 0201 	orr.w	r2, r3, #1
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	655a      	str	r2, [r3, #84]	; 0x54
 8005514:	e005      	b.n	8005522 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800551a:	f043 0210 	orr.w	r2, r3, #16
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800552a:	7dfb      	ldrb	r3, [r7, #23]
}
 800552c:	4618      	mov	r0, r3
 800552e:	3718      	adds	r7, #24
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	ffffeefd 	.word	0xffffeefd
 8005538:	25c3f800 	.word	0x25c3f800

0800553c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800553c:	b590      	push	{r4, r7, lr}
 800553e:	b09f      	sub	sp, #124	; 0x7c
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005546:	2300      	movs	r3, #0
 8005548:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005552:	2b01      	cmp	r3, #1
 8005554:	d101      	bne.n	800555a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005556:	2302      	movs	r3, #2
 8005558:	e0be      	b.n	80056d8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2201      	movs	r2, #1
 800555e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8005562:	2300      	movs	r3, #0
 8005564:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8005566:	2300      	movs	r3, #0
 8005568:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a5c      	ldr	r2, [pc, #368]	; (80056e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d102      	bne.n	800557a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005574:	4b5b      	ldr	r3, [pc, #364]	; (80056e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005576:	60bb      	str	r3, [r7, #8]
 8005578:	e001      	b.n	800557e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800557a:	2300      	movs	r3, #0
 800557c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d10b      	bne.n	800559c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005588:	f043 0220 	orr.w	r2, r3, #32
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e09d      	b.n	80056d8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	4618      	mov	r0, r3
 80055a0:	f7ff ff54 	bl	800544c <LL_ADC_REG_IsConversionOngoing>
 80055a4:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4618      	mov	r0, r3
 80055ac:	f7ff ff4e 	bl	800544c <LL_ADC_REG_IsConversionOngoing>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d17f      	bne.n	80056b6 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80055b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d17c      	bne.n	80056b6 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a47      	ldr	r2, [pc, #284]	; (80056e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d004      	beq.n	80055d0 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a46      	ldr	r2, [pc, #280]	; (80056e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d101      	bne.n	80055d4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80055d0:	4b45      	ldr	r3, [pc, #276]	; (80056e8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80055d2:	e000      	b.n	80055d6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80055d4:	4b45      	ldr	r3, [pc, #276]	; (80056ec <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80055d6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d039      	beq.n	8005654 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80055e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	431a      	orrs	r2, r3
 80055ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055f0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a3a      	ldr	r2, [pc, #232]	; (80056e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d004      	beq.n	8005606 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a38      	ldr	r2, [pc, #224]	; (80056e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d10e      	bne.n	8005624 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005606:	4836      	ldr	r0, [pc, #216]	; (80056e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005608:	f7ff feda 	bl	80053c0 <LL_ADC_IsEnabled>
 800560c:	4604      	mov	r4, r0
 800560e:	4835      	ldr	r0, [pc, #212]	; (80056e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005610:	f7ff fed6 	bl	80053c0 <LL_ADC_IsEnabled>
 8005614:	4603      	mov	r3, r0
 8005616:	4323      	orrs	r3, r4
 8005618:	2b00      	cmp	r3, #0
 800561a:	bf0c      	ite	eq
 800561c:	2301      	moveq	r3, #1
 800561e:	2300      	movne	r3, #0
 8005620:	b2db      	uxtb	r3, r3
 8005622:	e008      	b.n	8005636 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8005624:	4832      	ldr	r0, [pc, #200]	; (80056f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005626:	f7ff fecb 	bl	80053c0 <LL_ADC_IsEnabled>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	bf0c      	ite	eq
 8005630:	2301      	moveq	r3, #1
 8005632:	2300      	movne	r3, #0
 8005634:	b2db      	uxtb	r3, r3
 8005636:	2b00      	cmp	r3, #0
 8005638:	d047      	beq.n	80056ca <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800563a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800563c:	689a      	ldr	r2, [r3, #8]
 800563e:	4b2d      	ldr	r3, [pc, #180]	; (80056f4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005640:	4013      	ands	r3, r2
 8005642:	683a      	ldr	r2, [r7, #0]
 8005644:	6811      	ldr	r1, [r2, #0]
 8005646:	683a      	ldr	r2, [r7, #0]
 8005648:	6892      	ldr	r2, [r2, #8]
 800564a:	430a      	orrs	r2, r1
 800564c:	431a      	orrs	r2, r3
 800564e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005650:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005652:	e03a      	b.n	80056ca <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8005654:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800565c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800565e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a1e      	ldr	r2, [pc, #120]	; (80056e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d004      	beq.n	8005674 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a1d      	ldr	r2, [pc, #116]	; (80056e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d10e      	bne.n	8005692 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8005674:	481a      	ldr	r0, [pc, #104]	; (80056e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005676:	f7ff fea3 	bl	80053c0 <LL_ADC_IsEnabled>
 800567a:	4604      	mov	r4, r0
 800567c:	4819      	ldr	r0, [pc, #100]	; (80056e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800567e:	f7ff fe9f 	bl	80053c0 <LL_ADC_IsEnabled>
 8005682:	4603      	mov	r3, r0
 8005684:	4323      	orrs	r3, r4
 8005686:	2b00      	cmp	r3, #0
 8005688:	bf0c      	ite	eq
 800568a:	2301      	moveq	r3, #1
 800568c:	2300      	movne	r3, #0
 800568e:	b2db      	uxtb	r3, r3
 8005690:	e008      	b.n	80056a4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8005692:	4817      	ldr	r0, [pc, #92]	; (80056f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005694:	f7ff fe94 	bl	80053c0 <LL_ADC_IsEnabled>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	bf0c      	ite	eq
 800569e:	2301      	moveq	r3, #1
 80056a0:	2300      	movne	r3, #0
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d010      	beq.n	80056ca <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80056a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056aa:	689a      	ldr	r2, [r3, #8]
 80056ac:	4b11      	ldr	r3, [pc, #68]	; (80056f4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80056ae:	4013      	ands	r3, r2
 80056b0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80056b2:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80056b4:	e009      	b.n	80056ca <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056ba:	f043 0220 	orr.w	r2, r3, #32
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80056c8:	e000      	b.n	80056cc <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80056ca:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80056d4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80056d8:	4618      	mov	r0, r3
 80056da:	377c      	adds	r7, #124	; 0x7c
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd90      	pop	{r4, r7, pc}
 80056e0:	40022000 	.word	0x40022000
 80056e4:	40022100 	.word	0x40022100
 80056e8:	40022300 	.word	0x40022300
 80056ec:	58026300 	.word	0x58026300
 80056f0:	58026000 	.word	0x58026000
 80056f4:	fffff0e0 	.word	0xfffff0e0

080056f8 <__NVIC_SetPriorityGrouping>:
{
 80056f8:	b480      	push	{r7}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f003 0307 	and.w	r3, r3, #7
 8005706:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005708:	4b0b      	ldr	r3, [pc, #44]	; (8005738 <__NVIC_SetPriorityGrouping+0x40>)
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800570e:	68ba      	ldr	r2, [r7, #8]
 8005710:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005714:	4013      	ands	r3, r2
 8005716:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005720:	4b06      	ldr	r3, [pc, #24]	; (800573c <__NVIC_SetPriorityGrouping+0x44>)
 8005722:	4313      	orrs	r3, r2
 8005724:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005726:	4a04      	ldr	r2, [pc, #16]	; (8005738 <__NVIC_SetPriorityGrouping+0x40>)
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	60d3      	str	r3, [r2, #12]
}
 800572c:	bf00      	nop
 800572e:	3714      	adds	r7, #20
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr
 8005738:	e000ed00 	.word	0xe000ed00
 800573c:	05fa0000 	.word	0x05fa0000

08005740 <__NVIC_GetPriorityGrouping>:
{
 8005740:	b480      	push	{r7}
 8005742:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005744:	4b04      	ldr	r3, [pc, #16]	; (8005758 <__NVIC_GetPriorityGrouping+0x18>)
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	0a1b      	lsrs	r3, r3, #8
 800574a:	f003 0307 	and.w	r3, r3, #7
}
 800574e:	4618      	mov	r0, r3
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr
 8005758:	e000ed00 	.word	0xe000ed00

0800575c <__NVIC_EnableIRQ>:
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	4603      	mov	r3, r0
 8005764:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005766:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800576a:	2b00      	cmp	r3, #0
 800576c:	db0b      	blt.n	8005786 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800576e:	88fb      	ldrh	r3, [r7, #6]
 8005770:	f003 021f 	and.w	r2, r3, #31
 8005774:	4907      	ldr	r1, [pc, #28]	; (8005794 <__NVIC_EnableIRQ+0x38>)
 8005776:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800577a:	095b      	lsrs	r3, r3, #5
 800577c:	2001      	movs	r0, #1
 800577e:	fa00 f202 	lsl.w	r2, r0, r2
 8005782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005786:	bf00      	nop
 8005788:	370c      	adds	r7, #12
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop
 8005794:	e000e100 	.word	0xe000e100

08005798 <__NVIC_SetPriority>:
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	4603      	mov	r3, r0
 80057a0:	6039      	str	r1, [r7, #0]
 80057a2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80057a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	db0a      	blt.n	80057c2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	b2da      	uxtb	r2, r3
 80057b0:	490c      	ldr	r1, [pc, #48]	; (80057e4 <__NVIC_SetPriority+0x4c>)
 80057b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80057b6:	0112      	lsls	r2, r2, #4
 80057b8:	b2d2      	uxtb	r2, r2
 80057ba:	440b      	add	r3, r1
 80057bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80057c0:	e00a      	b.n	80057d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	b2da      	uxtb	r2, r3
 80057c6:	4908      	ldr	r1, [pc, #32]	; (80057e8 <__NVIC_SetPriority+0x50>)
 80057c8:	88fb      	ldrh	r3, [r7, #6]
 80057ca:	f003 030f 	and.w	r3, r3, #15
 80057ce:	3b04      	subs	r3, #4
 80057d0:	0112      	lsls	r2, r2, #4
 80057d2:	b2d2      	uxtb	r2, r2
 80057d4:	440b      	add	r3, r1
 80057d6:	761a      	strb	r2, [r3, #24]
}
 80057d8:	bf00      	nop
 80057da:	370c      	adds	r7, #12
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr
 80057e4:	e000e100 	.word	0xe000e100
 80057e8:	e000ed00 	.word	0xe000ed00

080057ec <NVIC_EncodePriority>:
{
 80057ec:	b480      	push	{r7}
 80057ee:	b089      	sub	sp, #36	; 0x24
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f003 0307 	and.w	r3, r3, #7
 80057fe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	f1c3 0307 	rsb	r3, r3, #7
 8005806:	2b04      	cmp	r3, #4
 8005808:	bf28      	it	cs
 800580a:	2304      	movcs	r3, #4
 800580c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	3304      	adds	r3, #4
 8005812:	2b06      	cmp	r3, #6
 8005814:	d902      	bls.n	800581c <NVIC_EncodePriority+0x30>
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	3b03      	subs	r3, #3
 800581a:	e000      	b.n	800581e <NVIC_EncodePriority+0x32>
 800581c:	2300      	movs	r3, #0
 800581e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005820:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005824:	69bb      	ldr	r3, [r7, #24]
 8005826:	fa02 f303 	lsl.w	r3, r2, r3
 800582a:	43da      	mvns	r2, r3
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	401a      	ands	r2, r3
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005834:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	fa01 f303 	lsl.w	r3, r1, r3
 800583e:	43d9      	mvns	r1, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005844:	4313      	orrs	r3, r2
}
 8005846:	4618      	mov	r0, r3
 8005848:	3724      	adds	r7, #36	; 0x24
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr

08005852 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005852:	b580      	push	{r7, lr}
 8005854:	b082      	sub	sp, #8
 8005856:	af00      	add	r7, sp, #0
 8005858:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f7ff ff4c 	bl	80056f8 <__NVIC_SetPriorityGrouping>
}
 8005860:	bf00      	nop
 8005862:	3708      	adds	r7, #8
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}

08005868 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b086      	sub	sp, #24
 800586c:	af00      	add	r7, sp, #0
 800586e:	4603      	mov	r3, r0
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	607a      	str	r2, [r7, #4]
 8005874:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005876:	f7ff ff63 	bl	8005740 <__NVIC_GetPriorityGrouping>
 800587a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	68b9      	ldr	r1, [r7, #8]
 8005880:	6978      	ldr	r0, [r7, #20]
 8005882:	f7ff ffb3 	bl	80057ec <NVIC_EncodePriority>
 8005886:	4602      	mov	r2, r0
 8005888:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800588c:	4611      	mov	r1, r2
 800588e:	4618      	mov	r0, r3
 8005890:	f7ff ff82 	bl	8005798 <__NVIC_SetPriority>
}
 8005894:	bf00      	nop
 8005896:	3718      	adds	r7, #24
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}

0800589c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b082      	sub	sp, #8
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	4603      	mov	r3, r0
 80058a4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80058a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80058aa:	4618      	mov	r0, r3
 80058ac:	f7ff ff56 	bl	800575c <__NVIC_EnableIRQ>
}
 80058b0:	bf00      	nop
 80058b2:	3708      	adds	r7, #8
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d101      	bne.n	80058ca <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e014      	b.n	80058f4 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	791b      	ldrb	r3, [r3, #4]
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d105      	bne.n	80058e0 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f7fb f982 	bl	8000be4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2202      	movs	r2, #2
 80058e4:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3708      	adds	r7, #8
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b083      	sub	sp, #12
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d101      	bne.n	8005910 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	e046      	b.n	800599e <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	795b      	ldrb	r3, [r3, #5]
 8005914:	2b01      	cmp	r3, #1
 8005916:	d101      	bne.n	800591c <HAL_DAC_Start+0x20>
 8005918:	2302      	movs	r3, #2
 800591a:	e040      	b.n	800599e <HAL_DAC_Start+0xa2>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2202      	movs	r2, #2
 8005926:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	6819      	ldr	r1, [r3, #0]
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	f003 0310 	and.w	r3, r3, #16
 8005934:	2201      	movs	r2, #1
 8005936:	409a      	lsls	r2, r3
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	430a      	orrs	r2, r1
 800593e:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10f      	bne.n	8005966 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8005950:	2b02      	cmp	r3, #2
 8005952:	d11d      	bne.n	8005990 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	685a      	ldr	r2, [r3, #4]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f042 0201 	orr.w	r2, r2, #1
 8005962:	605a      	str	r2, [r3, #4]
 8005964:	e014      	b.n	8005990 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	f003 0310 	and.w	r3, r3, #16
 8005976:	2102      	movs	r1, #2
 8005978:	fa01 f303 	lsl.w	r3, r1, r3
 800597c:	429a      	cmp	r2, r3
 800597e:	d107      	bne.n	8005990 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	685a      	ldr	r2, [r3, #4]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f042 0202 	orr.w	r2, r2, #2
 800598e:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	370c      	adds	r7, #12
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
	...

080059ac <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b086      	sub	sp, #24
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	607a      	str	r2, [r7, #4]
 80059b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d101      	bne.n	80059c4 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	e0a2      	b.n	8005b0a <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	795b      	ldrb	r3, [r3, #5]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d101      	bne.n	80059d0 <HAL_DAC_Start_DMA+0x24>
 80059cc:	2302      	movs	r3, #2
 80059ce:	e09c      	b.n	8005b0a <HAL_DAC_Start_DMA+0x15e>
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2201      	movs	r2, #1
 80059d4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2202      	movs	r2, #2
 80059da:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d129      	bne.n	8005a36 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	4a4b      	ldr	r2, [pc, #300]	; (8005b14 <HAL_DAC_Start_DMA+0x168>)
 80059e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	4a4a      	ldr	r2, [pc, #296]	; (8005b18 <HAL_DAC_Start_DMA+0x16c>)
 80059f0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	4a49      	ldr	r2, [pc, #292]	; (8005b1c <HAL_DAC_Start_DMA+0x170>)
 80059f8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a08:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8005a0a:	6a3b      	ldr	r3, [r7, #32]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d003      	beq.n	8005a18 <HAL_DAC_Start_DMA+0x6c>
 8005a10:	6a3b      	ldr	r3, [r7, #32]
 8005a12:	2b04      	cmp	r3, #4
 8005a14:	d005      	beq.n	8005a22 <HAL_DAC_Start_DMA+0x76>
 8005a16:	e009      	b.n	8005a2c <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	3308      	adds	r3, #8
 8005a1e:	613b      	str	r3, [r7, #16]
        break;
 8005a20:	e033      	b.n	8005a8a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	330c      	adds	r3, #12
 8005a28:	613b      	str	r3, [r7, #16]
        break;
 8005a2a:	e02e      	b.n	8005a8a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	3310      	adds	r3, #16
 8005a32:	613b      	str	r3, [r7, #16]
        break;
 8005a34:	e029      	b.n	8005a8a <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	4a39      	ldr	r2, [pc, #228]	; (8005b20 <HAL_DAC_Start_DMA+0x174>)
 8005a3c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	4a38      	ldr	r2, [pc, #224]	; (8005b24 <HAL_DAC_Start_DMA+0x178>)
 8005a44:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	4a37      	ldr	r2, [pc, #220]	; (8005b28 <HAL_DAC_Start_DMA+0x17c>)
 8005a4c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005a5c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8005a5e:	6a3b      	ldr	r3, [r7, #32]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d003      	beq.n	8005a6c <HAL_DAC_Start_DMA+0xc0>
 8005a64:	6a3b      	ldr	r3, [r7, #32]
 8005a66:	2b04      	cmp	r3, #4
 8005a68:	d005      	beq.n	8005a76 <HAL_DAC_Start_DMA+0xca>
 8005a6a:	e009      	b.n	8005a80 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	3314      	adds	r3, #20
 8005a72:	613b      	str	r3, [r7, #16]
        break;
 8005a74:	e009      	b.n	8005a8a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	3318      	adds	r3, #24
 8005a7c:	613b      	str	r3, [r7, #16]
        break;
 8005a7e:	e004      	b.n	8005a8a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	331c      	adds	r3, #28
 8005a86:	613b      	str	r3, [r7, #16]
        break;
 8005a88:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d111      	bne.n	8005ab4 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a9e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6898      	ldr	r0, [r3, #8]
 8005aa4:	6879      	ldr	r1, [r7, #4]
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	693a      	ldr	r2, [r7, #16]
 8005aaa:	f000 fe67 	bl	800677c <HAL_DMA_Start_IT>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	75fb      	strb	r3, [r7, #23]
 8005ab2:	e010      	b.n	8005ad6 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005ac2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	68d8      	ldr	r0, [r3, #12]
 8005ac8:	6879      	ldr	r1, [r7, #4]
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	693a      	ldr	r2, [r7, #16]
 8005ace:	f000 fe55 	bl	800677c <HAL_DMA_Start_IT>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8005adc:	7dfb      	ldrb	r3, [r7, #23]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d10c      	bne.n	8005afc <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	6819      	ldr	r1, [r3, #0]
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	f003 0310 	and.w	r3, r3, #16
 8005aee:	2201      	movs	r2, #1
 8005af0:	409a      	lsls	r2, r3
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	430a      	orrs	r2, r1
 8005af8:	601a      	str	r2, [r3, #0]
 8005afa:	e005      	b.n	8005b08 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	691b      	ldr	r3, [r3, #16]
 8005b00:	f043 0204 	orr.w	r2, r3, #4
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8005b08:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3718      	adds	r7, #24
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}
 8005b12:	bf00      	nop
 8005b14:	08005f9d 	.word	0x08005f9d
 8005b18:	08005fbf 	.word	0x08005fbf
 8005b1c:	08005fdb 	.word	0x08005fdb
 8005b20:	08006059 	.word	0x08006059
 8005b24:	0800607b 	.word	0x0800607b
 8005b28:	08006097 	.word	0x08006097

08005b2c <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b082      	sub	sp, #8
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d101      	bne.n	8005b40 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e03e      	b.n	8005bbe <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	6819      	ldr	r1, [r3, #0]
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	f003 0310 	and.w	r3, r3, #16
 8005b4c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005b50:	fa02 f303 	lsl.w	r3, r2, r3
 8005b54:	43da      	mvns	r2, r3
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	400a      	ands	r2, r1
 8005b5c:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	6819      	ldr	r1, [r3, #0]
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	f003 0310 	and.w	r3, r3, #16
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b70:	43da      	mvns	r2, r3
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	400a      	ands	r2, r1
 8005b78:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d10d      	bne.n	8005b9c <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	4618      	mov	r0, r3
 8005b86:	f001 f863 	bl	8006c50 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b98:	601a      	str	r2, [r3, #0]
 8005b9a:	e00c      	b.n	8005bb6 <HAL_DAC_Stop_DMA+0x8a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f001 f855 	bl	8006c50 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8005bb4:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3708      	adds	r7, #8
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}

08005bc6 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8005bc6:	b580      	push	{r7, lr}
 8005bc8:	b084      	sub	sp, #16
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bdc:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d01d      	beq.n	8005c24 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d018      	beq.n	8005c24 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2204      	movs	r2, #4
 8005bf6:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	691b      	ldr	r3, [r3, #16]
 8005bfc:	f043 0201 	orr.w	r2, r3, #1
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005c0c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005c1c:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f000 f86f 	bl	8005d02 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d01d      	beq.n	8005c6a <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d018      	beq.n	8005c6a <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2204      	movs	r2, #4
 8005c3c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	691b      	ldr	r3, [r3, #16]
 8005c42:	f043 0202 	orr.w	r2, r3, #2
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005c52:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005c62:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	f000 f9ed 	bl	8006044 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8005c6a:	bf00      	nop
 8005c6c:	3710      	adds	r7, #16
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}

08005c72 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005c72:	b480      	push	{r7}
 8005c74:	b087      	sub	sp, #28
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	60f8      	str	r0, [r7, #12]
 8005c7a:	60b9      	str	r1, [r7, #8]
 8005c7c:	607a      	str	r2, [r7, #4]
 8005c7e:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005c80:	2300      	movs	r3, #0
 8005c82:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d101      	bne.n	8005c8e <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e015      	b.n	8005cba <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d105      	bne.n	8005ca6 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4413      	add	r3, r2
 8005ca0:	3308      	adds	r3, #8
 8005ca2:	617b      	str	r3, [r7, #20]
 8005ca4:	e004      	b.n	8005cb0 <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005ca6:	697a      	ldr	r2, [r7, #20]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4413      	add	r3, r2
 8005cac:	3314      	adds	r3, #20
 8005cae:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	371c      	adds	r7, #28
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr

08005cc6 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b083      	sub	sp, #12
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8005cce:	bf00      	nop
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr

08005cda <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005cda:	b480      	push	{r7}
 8005cdc:	b083      	sub	sp, #12
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8005ce2:	bf00      	nop
 8005ce4:	370c      	adds	r7, #12
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr

08005cee <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005cee:	b480      	push	{r7}
 8005cf0:	b083      	sub	sp, #12
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8005cf6:	bf00      	nop
 8005cf8:	370c      	adds	r7, #12
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr

08005d02 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005d02:	b480      	push	{r7}
 8005d04:	b083      	sub	sp, #12
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005d0a:	bf00      	nop
 8005d0c:	370c      	adds	r7, #12
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr
	...

08005d18 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b08a      	sub	sp, #40	; 0x28
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d24:	2300      	movs	r3, #0
 8005d26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d002      	beq.n	8005d36 <HAL_DAC_ConfigChannel+0x1e>
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d101      	bne.n	8005d3a <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8005d36:	2301      	movs	r3, #1
 8005d38:	e12a      	b.n	8005f90 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	795b      	ldrb	r3, [r3, #5]
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d101      	bne.n	8005d46 <HAL_DAC_ConfigChannel+0x2e>
 8005d42:	2302      	movs	r3, #2
 8005d44:	e124      	b.n	8005f90 <HAL_DAC_ConfigChannel+0x278>
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2202      	movs	r2, #2
 8005d50:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2b04      	cmp	r3, #4
 8005d58:	d17a      	bne.n	8005e50 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005d5a:	f7fe f88b 	bl	8003e74 <HAL_GetTick>
 8005d5e:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d13d      	bne.n	8005de2 <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005d66:	e018      	b.n	8005d9a <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005d68:	f7fe f884 	bl	8003e74 <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d911      	bls.n	8005d9a <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d7c:	4b86      	ldr	r3, [pc, #536]	; (8005f98 <HAL_DAC_ConfigChannel+0x280>)
 8005d7e:	4013      	ands	r3, r2
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d00a      	beq.n	8005d9a <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	691b      	ldr	r3, [r3, #16]
 8005d88:	f043 0208 	orr.w	r2, r3, #8
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2203      	movs	r2, #3
 8005d94:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e0fa      	b.n	8005f90 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005da0:	4b7d      	ldr	r3, [pc, #500]	; (8005f98 <HAL_DAC_ConfigChannel+0x280>)
 8005da2:	4013      	ands	r3, r2
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d1df      	bne.n	8005d68 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	68ba      	ldr	r2, [r7, #8]
 8005dae:	6992      	ldr	r2, [r2, #24]
 8005db0:	641a      	str	r2, [r3, #64]	; 0x40
 8005db2:	e020      	b.n	8005df6 <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005db4:	f7fe f85e 	bl	8003e74 <HAL_GetTick>
 8005db8:	4602      	mov	r2, r0
 8005dba:	69fb      	ldr	r3, [r7, #28]
 8005dbc:	1ad3      	subs	r3, r2, r3
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d90f      	bls.n	8005de2 <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	da0a      	bge.n	8005de2 <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	691b      	ldr	r3, [r3, #16]
 8005dd0:	f043 0208 	orr.w	r2, r3, #8
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2203      	movs	r2, #3
 8005ddc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e0d6      	b.n	8005f90 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	dbe3      	blt.n	8005db4 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	6992      	ldr	r2, [r2, #24]
 8005df4:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f003 0310 	and.w	r3, r3, #16
 8005e02:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8005e06:	fa01 f303 	lsl.w	r3, r1, r3
 8005e0a:	43db      	mvns	r3, r3
 8005e0c:	ea02 0103 	and.w	r1, r2, r3
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	69da      	ldr	r2, [r3, #28]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f003 0310 	and.w	r3, r3, #16
 8005e1a:	409a      	lsls	r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	430a      	orrs	r2, r1
 8005e22:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f003 0310 	and.w	r3, r3, #16
 8005e30:	21ff      	movs	r1, #255	; 0xff
 8005e32:	fa01 f303 	lsl.w	r3, r1, r3
 8005e36:	43db      	mvns	r3, r3
 8005e38:	ea02 0103 	and.w	r1, r2, r3
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	6a1a      	ldr	r2, [r3, #32]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f003 0310 	and.w	r3, r3, #16
 8005e46:	409a      	lsls	r2, r3
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	430a      	orrs	r2, r1
 8005e4e:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	691b      	ldr	r3, [r3, #16]
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d11d      	bne.n	8005e94 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e5e:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f003 0310 	and.w	r3, r3, #16
 8005e66:	221f      	movs	r2, #31
 8005e68:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6c:	43db      	mvns	r3, r3
 8005e6e:	69ba      	ldr	r2, [r7, #24]
 8005e70:	4013      	ands	r3, r2
 8005e72:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	695b      	ldr	r3, [r3, #20]
 8005e78:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f003 0310 	and.w	r3, r3, #16
 8005e80:	697a      	ldr	r2, [r7, #20]
 8005e82:	fa02 f303 	lsl.w	r3, r2, r3
 8005e86:	69ba      	ldr	r2, [r7, #24]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	69ba      	ldr	r2, [r7, #24]
 8005e92:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e9a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f003 0310 	and.w	r3, r3, #16
 8005ea2:	2207      	movs	r2, #7
 8005ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea8:	43db      	mvns	r3, r3
 8005eaa:	69ba      	ldr	r2, [r7, #24]
 8005eac:	4013      	ands	r3, r2
 8005eae:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d102      	bne.n	8005ebe <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	627b      	str	r3, [r7, #36]	; 0x24
 8005ebc:	e00f      	b.n	8005ede <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	68db      	ldr	r3, [r3, #12]
 8005ec2:	2b02      	cmp	r3, #2
 8005ec4:	d102      	bne.n	8005ecc <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	627b      	str	r3, [r7, #36]	; 0x24
 8005eca:	e008      	b.n	8005ede <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d102      	bne.n	8005eda <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ed8:	e001      	b.n	8005ede <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005eda:	2300      	movs	r3, #0
 8005edc:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eea:	4313      	orrs	r3, r2
 8005eec:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f003 0310 	and.w	r3, r3, #16
 8005ef4:	697a      	ldr	r2, [r7, #20]
 8005ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8005efa:	69ba      	ldr	r2, [r7, #24]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	69ba      	ldr	r2, [r7, #24]
 8005f06:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	6819      	ldr	r1, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f003 0310 	and.w	r3, r3, #16
 8005f14:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005f18:	fa02 f303 	lsl.w	r3, r2, r3
 8005f1c:	43da      	mvns	r2, r3
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	400a      	ands	r2, r1
 8005f24:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f003 0310 	and.w	r3, r3, #16
 8005f34:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005f38:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3c:	43db      	mvns	r3, r3
 8005f3e:	69ba      	ldr	r2, [r7, #24]
 8005f40:	4013      	ands	r3, r2
 8005f42:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f003 0310 	and.w	r3, r3, #16
 8005f50:	697a      	ldr	r2, [r7, #20]
 8005f52:	fa02 f303 	lsl.w	r3, r2, r3
 8005f56:	69ba      	ldr	r2, [r7, #24]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	69ba      	ldr	r2, [r7, #24]
 8005f62:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	6819      	ldr	r1, [r3, #0]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f003 0310 	and.w	r3, r3, #16
 8005f70:	22c0      	movs	r2, #192	; 0xc0
 8005f72:	fa02 f303 	lsl.w	r3, r2, r3
 8005f76:	43da      	mvns	r2, r3
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	400a      	ands	r2, r1
 8005f7e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2201      	movs	r2, #1
 8005f84:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005f8c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3728      	adds	r7, #40	; 0x28
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	20008000 	.word	0x20008000

08005f9c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b084      	sub	sp, #16
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f7ff fe8b 	bl	8005cc6 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	711a      	strb	r2, [r3, #4]
}
 8005fb6:	bf00      	nop
 8005fb8:	3710      	adds	r7, #16
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}

08005fbe <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005fbe:	b580      	push	{r7, lr}
 8005fc0:	b084      	sub	sp, #16
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fca:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005fcc:	68f8      	ldr	r0, [r7, #12]
 8005fce:	f7ff fe84 	bl	8005cda <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005fd2:	bf00      	nop
 8005fd4:	3710      	adds	r7, #16
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}

08005fda <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8005fda:	b580      	push	{r7, lr}
 8005fdc:	b084      	sub	sp, #16
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	691b      	ldr	r3, [r3, #16]
 8005fec:	f043 0204 	orr.w	r2, r3, #4
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8005ff4:	68f8      	ldr	r0, [r7, #12]
 8005ff6:	f7ff fe7a 	bl	8005cee <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	711a      	strb	r2, [r3, #4]
}
 8006000:	bf00      	nop
 8006002:	3710      	adds	r7, #16
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}

08006008 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006008:	b480      	push	{r7}
 800600a:	b083      	sub	sp, #12
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8006010:	bf00      	nop
 8006012:	370c      	adds	r7, #12
 8006014:	46bd      	mov	sp, r7
 8006016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601a:	4770      	bx	lr

0800601c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8006024:	bf00      	nop
 8006026:	370c      	adds	r7, #12
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr

08006030 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006030:	b480      	push	{r7}
 8006032:	b083      	sub	sp, #12
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8006038:	bf00      	nop
 800603a:	370c      	adds	r7, #12
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr

08006044 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800604c:	bf00      	nop
 800604e:	370c      	adds	r7, #12
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr

08006058 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b084      	sub	sp, #16
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006064:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8006066:	68f8      	ldr	r0, [r7, #12]
 8006068:	f7ff ffce 	bl	8006008 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2201      	movs	r2, #1
 8006070:	711a      	strb	r2, [r3, #4]
}
 8006072:	bf00      	nop
 8006074:	3710      	adds	r7, #16
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}

0800607a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b084      	sub	sp, #16
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006086:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f7ff ffc7 	bl	800601c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800608e:	bf00      	nop
 8006090:	3710      	adds	r7, #16
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}

08006096 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8006096:	b580      	push	{r7, lr}
 8006098:	b084      	sub	sp, #16
 800609a:	af00      	add	r7, sp, #0
 800609c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	691b      	ldr	r3, [r3, #16]
 80060a8:	f043 0204 	orr.w	r2, r3, #4
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80060b0:	68f8      	ldr	r0, [r7, #12]
 80060b2:	f7ff ffbd 	bl	8006030 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2201      	movs	r2, #1
 80060ba:	711a      	strb	r2, [r3, #4]
}
 80060bc:	bf00      	nop
 80060be:	3710      	adds	r7, #16
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b086      	sub	sp, #24
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80060cc:	f7fd fed2 	bl	8003e74 <HAL_GetTick>
 80060d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d101      	bne.n	80060dc <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	e316      	b.n	800670a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a66      	ldr	r2, [pc, #408]	; (800627c <HAL_DMA_Init+0x1b8>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d04a      	beq.n	800617c <HAL_DMA_Init+0xb8>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a65      	ldr	r2, [pc, #404]	; (8006280 <HAL_DMA_Init+0x1bc>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d045      	beq.n	800617c <HAL_DMA_Init+0xb8>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a63      	ldr	r2, [pc, #396]	; (8006284 <HAL_DMA_Init+0x1c0>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d040      	beq.n	800617c <HAL_DMA_Init+0xb8>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a62      	ldr	r2, [pc, #392]	; (8006288 <HAL_DMA_Init+0x1c4>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d03b      	beq.n	800617c <HAL_DMA_Init+0xb8>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a60      	ldr	r2, [pc, #384]	; (800628c <HAL_DMA_Init+0x1c8>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d036      	beq.n	800617c <HAL_DMA_Init+0xb8>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a5f      	ldr	r2, [pc, #380]	; (8006290 <HAL_DMA_Init+0x1cc>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d031      	beq.n	800617c <HAL_DMA_Init+0xb8>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a5d      	ldr	r2, [pc, #372]	; (8006294 <HAL_DMA_Init+0x1d0>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d02c      	beq.n	800617c <HAL_DMA_Init+0xb8>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a5c      	ldr	r2, [pc, #368]	; (8006298 <HAL_DMA_Init+0x1d4>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d027      	beq.n	800617c <HAL_DMA_Init+0xb8>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a5a      	ldr	r2, [pc, #360]	; (800629c <HAL_DMA_Init+0x1d8>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d022      	beq.n	800617c <HAL_DMA_Init+0xb8>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a59      	ldr	r2, [pc, #356]	; (80062a0 <HAL_DMA_Init+0x1dc>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d01d      	beq.n	800617c <HAL_DMA_Init+0xb8>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a57      	ldr	r2, [pc, #348]	; (80062a4 <HAL_DMA_Init+0x1e0>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d018      	beq.n	800617c <HAL_DMA_Init+0xb8>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a56      	ldr	r2, [pc, #344]	; (80062a8 <HAL_DMA_Init+0x1e4>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d013      	beq.n	800617c <HAL_DMA_Init+0xb8>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a54      	ldr	r2, [pc, #336]	; (80062ac <HAL_DMA_Init+0x1e8>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d00e      	beq.n	800617c <HAL_DMA_Init+0xb8>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a53      	ldr	r2, [pc, #332]	; (80062b0 <HAL_DMA_Init+0x1ec>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d009      	beq.n	800617c <HAL_DMA_Init+0xb8>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a51      	ldr	r2, [pc, #324]	; (80062b4 <HAL_DMA_Init+0x1f0>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d004      	beq.n	800617c <HAL_DMA_Init+0xb8>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a50      	ldr	r2, [pc, #320]	; (80062b8 <HAL_DMA_Init+0x1f4>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d101      	bne.n	8006180 <HAL_DMA_Init+0xbc>
 800617c:	2301      	movs	r3, #1
 800617e:	e000      	b.n	8006182 <HAL_DMA_Init+0xbe>
 8006180:	2300      	movs	r3, #0
 8006182:	2b00      	cmp	r3, #0
 8006184:	f000 813b 	beq.w	80063fe <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2202      	movs	r2, #2
 800618c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a37      	ldr	r2, [pc, #220]	; (800627c <HAL_DMA_Init+0x1b8>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d04a      	beq.n	8006238 <HAL_DMA_Init+0x174>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a36      	ldr	r2, [pc, #216]	; (8006280 <HAL_DMA_Init+0x1bc>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d045      	beq.n	8006238 <HAL_DMA_Init+0x174>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a34      	ldr	r2, [pc, #208]	; (8006284 <HAL_DMA_Init+0x1c0>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d040      	beq.n	8006238 <HAL_DMA_Init+0x174>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a33      	ldr	r2, [pc, #204]	; (8006288 <HAL_DMA_Init+0x1c4>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d03b      	beq.n	8006238 <HAL_DMA_Init+0x174>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a31      	ldr	r2, [pc, #196]	; (800628c <HAL_DMA_Init+0x1c8>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d036      	beq.n	8006238 <HAL_DMA_Init+0x174>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a30      	ldr	r2, [pc, #192]	; (8006290 <HAL_DMA_Init+0x1cc>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d031      	beq.n	8006238 <HAL_DMA_Init+0x174>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a2e      	ldr	r2, [pc, #184]	; (8006294 <HAL_DMA_Init+0x1d0>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d02c      	beq.n	8006238 <HAL_DMA_Init+0x174>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a2d      	ldr	r2, [pc, #180]	; (8006298 <HAL_DMA_Init+0x1d4>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d027      	beq.n	8006238 <HAL_DMA_Init+0x174>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a2b      	ldr	r2, [pc, #172]	; (800629c <HAL_DMA_Init+0x1d8>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d022      	beq.n	8006238 <HAL_DMA_Init+0x174>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a2a      	ldr	r2, [pc, #168]	; (80062a0 <HAL_DMA_Init+0x1dc>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d01d      	beq.n	8006238 <HAL_DMA_Init+0x174>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a28      	ldr	r2, [pc, #160]	; (80062a4 <HAL_DMA_Init+0x1e0>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d018      	beq.n	8006238 <HAL_DMA_Init+0x174>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a27      	ldr	r2, [pc, #156]	; (80062a8 <HAL_DMA_Init+0x1e4>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d013      	beq.n	8006238 <HAL_DMA_Init+0x174>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a25      	ldr	r2, [pc, #148]	; (80062ac <HAL_DMA_Init+0x1e8>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d00e      	beq.n	8006238 <HAL_DMA_Init+0x174>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a24      	ldr	r2, [pc, #144]	; (80062b0 <HAL_DMA_Init+0x1ec>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d009      	beq.n	8006238 <HAL_DMA_Init+0x174>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a22      	ldr	r2, [pc, #136]	; (80062b4 <HAL_DMA_Init+0x1f0>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d004      	beq.n	8006238 <HAL_DMA_Init+0x174>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a21      	ldr	r2, [pc, #132]	; (80062b8 <HAL_DMA_Init+0x1f4>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d108      	bne.n	800624a <HAL_DMA_Init+0x186>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f022 0201 	bic.w	r2, r2, #1
 8006246:	601a      	str	r2, [r3, #0]
 8006248:	e007      	b.n	800625a <HAL_DMA_Init+0x196>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f022 0201 	bic.w	r2, r2, #1
 8006258:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800625a:	e02f      	b.n	80062bc <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800625c:	f7fd fe0a 	bl	8003e74 <HAL_GetTick>
 8006260:	4602      	mov	r2, r0
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	1ad3      	subs	r3, r2, r3
 8006266:	2b05      	cmp	r3, #5
 8006268:	d928      	bls.n	80062bc <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2220      	movs	r2, #32
 800626e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2203      	movs	r2, #3
 8006274:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e246      	b.n	800670a <HAL_DMA_Init+0x646>
 800627c:	40020010 	.word	0x40020010
 8006280:	40020028 	.word	0x40020028
 8006284:	40020040 	.word	0x40020040
 8006288:	40020058 	.word	0x40020058
 800628c:	40020070 	.word	0x40020070
 8006290:	40020088 	.word	0x40020088
 8006294:	400200a0 	.word	0x400200a0
 8006298:	400200b8 	.word	0x400200b8
 800629c:	40020410 	.word	0x40020410
 80062a0:	40020428 	.word	0x40020428
 80062a4:	40020440 	.word	0x40020440
 80062a8:	40020458 	.word	0x40020458
 80062ac:	40020470 	.word	0x40020470
 80062b0:	40020488 	.word	0x40020488
 80062b4:	400204a0 	.word	0x400204a0
 80062b8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f003 0301 	and.w	r3, r3, #1
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d1c8      	bne.n	800625c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80062d2:	697a      	ldr	r2, [r7, #20]
 80062d4:	4b83      	ldr	r3, [pc, #524]	; (80064e4 <HAL_DMA_Init+0x420>)
 80062d6:	4013      	ands	r3, r2
 80062d8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80062e2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	691b      	ldr	r3, [r3, #16]
 80062e8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062ee:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	699b      	ldr	r3, [r3, #24]
 80062f4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062fa:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6a1b      	ldr	r3, [r3, #32]
 8006300:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8006302:	697a      	ldr	r2, [r7, #20]
 8006304:	4313      	orrs	r3, r2
 8006306:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800630c:	2b04      	cmp	r3, #4
 800630e:	d107      	bne.n	8006320 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006318:	4313      	orrs	r3, r2
 800631a:	697a      	ldr	r2, [r7, #20]
 800631c:	4313      	orrs	r3, r2
 800631e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8006320:	4b71      	ldr	r3, [pc, #452]	; (80064e8 <HAL_DMA_Init+0x424>)
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	4b71      	ldr	r3, [pc, #452]	; (80064ec <HAL_DMA_Init+0x428>)
 8006326:	4013      	ands	r3, r2
 8006328:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800632c:	d328      	bcc.n	8006380 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	2b28      	cmp	r3, #40	; 0x28
 8006334:	d903      	bls.n	800633e <HAL_DMA_Init+0x27a>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	2b2e      	cmp	r3, #46	; 0x2e
 800633c:	d917      	bls.n	800636e <HAL_DMA_Init+0x2aa>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	2b3e      	cmp	r3, #62	; 0x3e
 8006344:	d903      	bls.n	800634e <HAL_DMA_Init+0x28a>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	2b42      	cmp	r3, #66	; 0x42
 800634c:	d90f      	bls.n	800636e <HAL_DMA_Init+0x2aa>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	2b46      	cmp	r3, #70	; 0x46
 8006354:	d903      	bls.n	800635e <HAL_DMA_Init+0x29a>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	2b48      	cmp	r3, #72	; 0x48
 800635c:	d907      	bls.n	800636e <HAL_DMA_Init+0x2aa>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	2b4e      	cmp	r3, #78	; 0x4e
 8006364:	d905      	bls.n	8006372 <HAL_DMA_Init+0x2ae>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	2b52      	cmp	r3, #82	; 0x52
 800636c:	d801      	bhi.n	8006372 <HAL_DMA_Init+0x2ae>
 800636e:	2301      	movs	r3, #1
 8006370:	e000      	b.n	8006374 <HAL_DMA_Init+0x2b0>
 8006372:	2300      	movs	r3, #0
 8006374:	2b00      	cmp	r3, #0
 8006376:	d003      	beq.n	8006380 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800637e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	697a      	ldr	r2, [r7, #20]
 8006386:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	695b      	ldr	r3, [r3, #20]
 800638e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	f023 0307 	bic.w	r3, r3, #7
 8006396:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800639c:	697a      	ldr	r2, [r7, #20]
 800639e:	4313      	orrs	r3, r2
 80063a0:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a6:	2b04      	cmp	r3, #4
 80063a8:	d117      	bne.n	80063da <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ae:	697a      	ldr	r2, [r7, #20]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d00e      	beq.n	80063da <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f002 fb3f 	bl	8008a40 <DMA_CheckFifoParam>
 80063c2:	4603      	mov	r3, r0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d008      	beq.n	80063da <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2240      	movs	r2, #64	; 0x40
 80063cc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2201      	movs	r2, #1
 80063d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e197      	b.n	800670a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	697a      	ldr	r2, [r7, #20]
 80063e0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f002 fa7a 	bl	80088dc <DMA_CalcBaseAndBitshift>
 80063e8:	4603      	mov	r3, r0
 80063ea:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063f0:	f003 031f 	and.w	r3, r3, #31
 80063f4:	223f      	movs	r2, #63	; 0x3f
 80063f6:	409a      	lsls	r2, r3
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	609a      	str	r2, [r3, #8]
 80063fc:	e0cd      	b.n	800659a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a3b      	ldr	r2, [pc, #236]	; (80064f0 <HAL_DMA_Init+0x42c>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d022      	beq.n	800644e <HAL_DMA_Init+0x38a>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a39      	ldr	r2, [pc, #228]	; (80064f4 <HAL_DMA_Init+0x430>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d01d      	beq.n	800644e <HAL_DMA_Init+0x38a>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a38      	ldr	r2, [pc, #224]	; (80064f8 <HAL_DMA_Init+0x434>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d018      	beq.n	800644e <HAL_DMA_Init+0x38a>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a36      	ldr	r2, [pc, #216]	; (80064fc <HAL_DMA_Init+0x438>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d013      	beq.n	800644e <HAL_DMA_Init+0x38a>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a35      	ldr	r2, [pc, #212]	; (8006500 <HAL_DMA_Init+0x43c>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d00e      	beq.n	800644e <HAL_DMA_Init+0x38a>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a33      	ldr	r2, [pc, #204]	; (8006504 <HAL_DMA_Init+0x440>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d009      	beq.n	800644e <HAL_DMA_Init+0x38a>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a32      	ldr	r2, [pc, #200]	; (8006508 <HAL_DMA_Init+0x444>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d004      	beq.n	800644e <HAL_DMA_Init+0x38a>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a30      	ldr	r2, [pc, #192]	; (800650c <HAL_DMA_Init+0x448>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d101      	bne.n	8006452 <HAL_DMA_Init+0x38e>
 800644e:	2301      	movs	r3, #1
 8006450:	e000      	b.n	8006454 <HAL_DMA_Init+0x390>
 8006452:	2300      	movs	r3, #0
 8006454:	2b00      	cmp	r3, #0
 8006456:	f000 8097 	beq.w	8006588 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a24      	ldr	r2, [pc, #144]	; (80064f0 <HAL_DMA_Init+0x42c>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d021      	beq.n	80064a8 <HAL_DMA_Init+0x3e4>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a22      	ldr	r2, [pc, #136]	; (80064f4 <HAL_DMA_Init+0x430>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d01c      	beq.n	80064a8 <HAL_DMA_Init+0x3e4>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a21      	ldr	r2, [pc, #132]	; (80064f8 <HAL_DMA_Init+0x434>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d017      	beq.n	80064a8 <HAL_DMA_Init+0x3e4>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a1f      	ldr	r2, [pc, #124]	; (80064fc <HAL_DMA_Init+0x438>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d012      	beq.n	80064a8 <HAL_DMA_Init+0x3e4>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a1e      	ldr	r2, [pc, #120]	; (8006500 <HAL_DMA_Init+0x43c>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d00d      	beq.n	80064a8 <HAL_DMA_Init+0x3e4>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a1c      	ldr	r2, [pc, #112]	; (8006504 <HAL_DMA_Init+0x440>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d008      	beq.n	80064a8 <HAL_DMA_Init+0x3e4>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a1b      	ldr	r2, [pc, #108]	; (8006508 <HAL_DMA_Init+0x444>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d003      	beq.n	80064a8 <HAL_DMA_Init+0x3e4>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a19      	ldr	r2, [pc, #100]	; (800650c <HAL_DMA_Init+0x448>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2202      	movs	r2, #2
 80064ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2200      	movs	r2, #0
 80064b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80064c2:	697a      	ldr	r2, [r7, #20]
 80064c4:	4b12      	ldr	r3, [pc, #72]	; (8006510 <HAL_DMA_Init+0x44c>)
 80064c6:	4013      	ands	r3, r2
 80064c8:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	2b40      	cmp	r3, #64	; 0x40
 80064d0:	d020      	beq.n	8006514 <HAL_DMA_Init+0x450>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	2b80      	cmp	r3, #128	; 0x80
 80064d8:	d102      	bne.n	80064e0 <HAL_DMA_Init+0x41c>
 80064da:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80064de:	e01a      	b.n	8006516 <HAL_DMA_Init+0x452>
 80064e0:	2300      	movs	r3, #0
 80064e2:	e018      	b.n	8006516 <HAL_DMA_Init+0x452>
 80064e4:	fe10803f 	.word	0xfe10803f
 80064e8:	5c001000 	.word	0x5c001000
 80064ec:	ffff0000 	.word	0xffff0000
 80064f0:	58025408 	.word	0x58025408
 80064f4:	5802541c 	.word	0x5802541c
 80064f8:	58025430 	.word	0x58025430
 80064fc:	58025444 	.word	0x58025444
 8006500:	58025458 	.word	0x58025458
 8006504:	5802546c 	.word	0x5802546c
 8006508:	58025480 	.word	0x58025480
 800650c:	58025494 	.word	0x58025494
 8006510:	fffe000f 	.word	0xfffe000f
 8006514:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006516:	687a      	ldr	r2, [r7, #4]
 8006518:	68d2      	ldr	r2, [r2, #12]
 800651a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800651c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006524:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	695b      	ldr	r3, [r3, #20]
 800652a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800652c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006534:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	69db      	ldr	r3, [r3, #28]
 800653a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800653c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a1b      	ldr	r3, [r3, #32]
 8006542:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006544:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006546:	697a      	ldr	r2, [r7, #20]
 8006548:	4313      	orrs	r3, r2
 800654a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	697a      	ldr	r2, [r7, #20]
 8006552:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	461a      	mov	r2, r3
 800655a:	4b6e      	ldr	r3, [pc, #440]	; (8006714 <HAL_DMA_Init+0x650>)
 800655c:	4413      	add	r3, r2
 800655e:	4a6e      	ldr	r2, [pc, #440]	; (8006718 <HAL_DMA_Init+0x654>)
 8006560:	fba2 2303 	umull	r2, r3, r2, r3
 8006564:	091b      	lsrs	r3, r3, #4
 8006566:	009a      	lsls	r2, r3, #2
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f002 f9b5 	bl	80088dc <DMA_CalcBaseAndBitshift>
 8006572:	4603      	mov	r3, r0
 8006574:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800657a:	f003 031f 	and.w	r3, r3, #31
 800657e:	2201      	movs	r2, #1
 8006580:	409a      	lsls	r2, r3
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	605a      	str	r2, [r3, #4]
 8006586:	e008      	b.n	800659a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2240      	movs	r2, #64	; 0x40
 800658c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2203      	movs	r2, #3
 8006592:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	e0b7      	b.n	800670a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a5f      	ldr	r2, [pc, #380]	; (800671c <HAL_DMA_Init+0x658>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d072      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a5d      	ldr	r2, [pc, #372]	; (8006720 <HAL_DMA_Init+0x65c>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d06d      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a5c      	ldr	r2, [pc, #368]	; (8006724 <HAL_DMA_Init+0x660>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d068      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a5a      	ldr	r2, [pc, #360]	; (8006728 <HAL_DMA_Init+0x664>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d063      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a59      	ldr	r2, [pc, #356]	; (800672c <HAL_DMA_Init+0x668>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d05e      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a57      	ldr	r2, [pc, #348]	; (8006730 <HAL_DMA_Init+0x66c>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d059      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a56      	ldr	r2, [pc, #344]	; (8006734 <HAL_DMA_Init+0x670>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d054      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a54      	ldr	r2, [pc, #336]	; (8006738 <HAL_DMA_Init+0x674>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d04f      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a53      	ldr	r2, [pc, #332]	; (800673c <HAL_DMA_Init+0x678>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d04a      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a51      	ldr	r2, [pc, #324]	; (8006740 <HAL_DMA_Init+0x67c>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d045      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a50      	ldr	r2, [pc, #320]	; (8006744 <HAL_DMA_Init+0x680>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d040      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a4e      	ldr	r2, [pc, #312]	; (8006748 <HAL_DMA_Init+0x684>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d03b      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a4d      	ldr	r2, [pc, #308]	; (800674c <HAL_DMA_Init+0x688>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d036      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a4b      	ldr	r2, [pc, #300]	; (8006750 <HAL_DMA_Init+0x68c>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d031      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a4a      	ldr	r2, [pc, #296]	; (8006754 <HAL_DMA_Init+0x690>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d02c      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a48      	ldr	r2, [pc, #288]	; (8006758 <HAL_DMA_Init+0x694>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d027      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a47      	ldr	r2, [pc, #284]	; (800675c <HAL_DMA_Init+0x698>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d022      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a45      	ldr	r2, [pc, #276]	; (8006760 <HAL_DMA_Init+0x69c>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d01d      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a44      	ldr	r2, [pc, #272]	; (8006764 <HAL_DMA_Init+0x6a0>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d018      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a42      	ldr	r2, [pc, #264]	; (8006768 <HAL_DMA_Init+0x6a4>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d013      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a41      	ldr	r2, [pc, #260]	; (800676c <HAL_DMA_Init+0x6a8>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d00e      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a3f      	ldr	r2, [pc, #252]	; (8006770 <HAL_DMA_Init+0x6ac>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d009      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a3e      	ldr	r2, [pc, #248]	; (8006774 <HAL_DMA_Init+0x6b0>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d004      	beq.n	800668a <HAL_DMA_Init+0x5c6>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a3c      	ldr	r2, [pc, #240]	; (8006778 <HAL_DMA_Init+0x6b4>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d101      	bne.n	800668e <HAL_DMA_Init+0x5ca>
 800668a:	2301      	movs	r3, #1
 800668c:	e000      	b.n	8006690 <HAL_DMA_Init+0x5cc>
 800668e:	2300      	movs	r3, #0
 8006690:	2b00      	cmp	r3, #0
 8006692:	d032      	beq.n	80066fa <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f002 fa4f 	bl	8008b38 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	2b80      	cmp	r3, #128	; 0x80
 80066a0:	d102      	bne.n	80066a8 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685a      	ldr	r2, [r3, #4]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066b0:	b2d2      	uxtb	r2, r2
 80066b2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80066b8:	687a      	ldr	r2, [r7, #4]
 80066ba:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80066bc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d010      	beq.n	80066e8 <HAL_DMA_Init+0x624>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	2b08      	cmp	r3, #8
 80066cc:	d80c      	bhi.n	80066e8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f002 facc 	bl	8008c6c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066d8:	2200      	movs	r2, #0
 80066da:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80066e4:	605a      	str	r2, [r3, #4]
 80066e6:	e008      	b.n	80066fa <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2200      	movs	r2, #0
 80066fe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2201      	movs	r2, #1
 8006704:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	3718      	adds	r7, #24
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	a7fdabf8 	.word	0xa7fdabf8
 8006718:	cccccccd 	.word	0xcccccccd
 800671c:	40020010 	.word	0x40020010
 8006720:	40020028 	.word	0x40020028
 8006724:	40020040 	.word	0x40020040
 8006728:	40020058 	.word	0x40020058
 800672c:	40020070 	.word	0x40020070
 8006730:	40020088 	.word	0x40020088
 8006734:	400200a0 	.word	0x400200a0
 8006738:	400200b8 	.word	0x400200b8
 800673c:	40020410 	.word	0x40020410
 8006740:	40020428 	.word	0x40020428
 8006744:	40020440 	.word	0x40020440
 8006748:	40020458 	.word	0x40020458
 800674c:	40020470 	.word	0x40020470
 8006750:	40020488 	.word	0x40020488
 8006754:	400204a0 	.word	0x400204a0
 8006758:	400204b8 	.word	0x400204b8
 800675c:	58025408 	.word	0x58025408
 8006760:	5802541c 	.word	0x5802541c
 8006764:	58025430 	.word	0x58025430
 8006768:	58025444 	.word	0x58025444
 800676c:	58025458 	.word	0x58025458
 8006770:	5802546c 	.word	0x5802546c
 8006774:	58025480 	.word	0x58025480
 8006778:	58025494 	.word	0x58025494

0800677c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b086      	sub	sp, #24
 8006780:	af00      	add	r7, sp, #0
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	607a      	str	r2, [r7, #4]
 8006788:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800678a:	2300      	movs	r3, #0
 800678c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d101      	bne.n	8006798 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	e226      	b.n	8006be6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d101      	bne.n	80067a6 <HAL_DMA_Start_IT+0x2a>
 80067a2:	2302      	movs	r3, #2
 80067a4:	e21f      	b.n	8006be6 <HAL_DMA_Start_IT+0x46a>
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	f040 820a 	bne.w	8006bd0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2202      	movs	r2, #2
 80067c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2200      	movs	r2, #0
 80067c8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a68      	ldr	r2, [pc, #416]	; (8006970 <HAL_DMA_Start_IT+0x1f4>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d04a      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a66      	ldr	r2, [pc, #408]	; (8006974 <HAL_DMA_Start_IT+0x1f8>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d045      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a65      	ldr	r2, [pc, #404]	; (8006978 <HAL_DMA_Start_IT+0x1fc>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d040      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a63      	ldr	r2, [pc, #396]	; (800697c <HAL_DMA_Start_IT+0x200>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d03b      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a62      	ldr	r2, [pc, #392]	; (8006980 <HAL_DMA_Start_IT+0x204>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d036      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a60      	ldr	r2, [pc, #384]	; (8006984 <HAL_DMA_Start_IT+0x208>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d031      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a5f      	ldr	r2, [pc, #380]	; (8006988 <HAL_DMA_Start_IT+0x20c>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d02c      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a5d      	ldr	r2, [pc, #372]	; (800698c <HAL_DMA_Start_IT+0x210>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d027      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a5c      	ldr	r2, [pc, #368]	; (8006990 <HAL_DMA_Start_IT+0x214>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d022      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a5a      	ldr	r2, [pc, #360]	; (8006994 <HAL_DMA_Start_IT+0x218>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d01d      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a59      	ldr	r2, [pc, #356]	; (8006998 <HAL_DMA_Start_IT+0x21c>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d018      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a57      	ldr	r2, [pc, #348]	; (800699c <HAL_DMA_Start_IT+0x220>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d013      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a56      	ldr	r2, [pc, #344]	; (80069a0 <HAL_DMA_Start_IT+0x224>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d00e      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a54      	ldr	r2, [pc, #336]	; (80069a4 <HAL_DMA_Start_IT+0x228>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d009      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4a53      	ldr	r2, [pc, #332]	; (80069a8 <HAL_DMA_Start_IT+0x22c>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d004      	beq.n	800686a <HAL_DMA_Start_IT+0xee>
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a51      	ldr	r2, [pc, #324]	; (80069ac <HAL_DMA_Start_IT+0x230>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d108      	bne.n	800687c <HAL_DMA_Start_IT+0x100>
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	681a      	ldr	r2, [r3, #0]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f022 0201 	bic.w	r2, r2, #1
 8006878:	601a      	str	r2, [r3, #0]
 800687a:	e007      	b.n	800688c <HAL_DMA_Start_IT+0x110>
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f022 0201 	bic.w	r2, r2, #1
 800688a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	68b9      	ldr	r1, [r7, #8]
 8006892:	68f8      	ldr	r0, [r7, #12]
 8006894:	f001 fe76 	bl	8008584 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a34      	ldr	r2, [pc, #208]	; (8006970 <HAL_DMA_Start_IT+0x1f4>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d04a      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a33      	ldr	r2, [pc, #204]	; (8006974 <HAL_DMA_Start_IT+0x1f8>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d045      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a31      	ldr	r2, [pc, #196]	; (8006978 <HAL_DMA_Start_IT+0x1fc>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d040      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a30      	ldr	r2, [pc, #192]	; (800697c <HAL_DMA_Start_IT+0x200>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d03b      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a2e      	ldr	r2, [pc, #184]	; (8006980 <HAL_DMA_Start_IT+0x204>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d036      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a2d      	ldr	r2, [pc, #180]	; (8006984 <HAL_DMA_Start_IT+0x208>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d031      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a2b      	ldr	r2, [pc, #172]	; (8006988 <HAL_DMA_Start_IT+0x20c>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d02c      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a2a      	ldr	r2, [pc, #168]	; (800698c <HAL_DMA_Start_IT+0x210>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d027      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a28      	ldr	r2, [pc, #160]	; (8006990 <HAL_DMA_Start_IT+0x214>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d022      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a27      	ldr	r2, [pc, #156]	; (8006994 <HAL_DMA_Start_IT+0x218>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d01d      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a25      	ldr	r2, [pc, #148]	; (8006998 <HAL_DMA_Start_IT+0x21c>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d018      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a24      	ldr	r2, [pc, #144]	; (800699c <HAL_DMA_Start_IT+0x220>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d013      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a22      	ldr	r2, [pc, #136]	; (80069a0 <HAL_DMA_Start_IT+0x224>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d00e      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a21      	ldr	r2, [pc, #132]	; (80069a4 <HAL_DMA_Start_IT+0x228>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d009      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a1f      	ldr	r2, [pc, #124]	; (80069a8 <HAL_DMA_Start_IT+0x22c>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d004      	beq.n	8006938 <HAL_DMA_Start_IT+0x1bc>
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a1e      	ldr	r2, [pc, #120]	; (80069ac <HAL_DMA_Start_IT+0x230>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d101      	bne.n	800693c <HAL_DMA_Start_IT+0x1c0>
 8006938:	2301      	movs	r3, #1
 800693a:	e000      	b.n	800693e <HAL_DMA_Start_IT+0x1c2>
 800693c:	2300      	movs	r3, #0
 800693e:	2b00      	cmp	r3, #0
 8006940:	d036      	beq.n	80069b0 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f023 021e 	bic.w	r2, r3, #30
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f042 0216 	orr.w	r2, r2, #22
 8006954:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800695a:	2b00      	cmp	r3, #0
 800695c:	d03e      	beq.n	80069dc <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f042 0208 	orr.w	r2, r2, #8
 800696c:	601a      	str	r2, [r3, #0]
 800696e:	e035      	b.n	80069dc <HAL_DMA_Start_IT+0x260>
 8006970:	40020010 	.word	0x40020010
 8006974:	40020028 	.word	0x40020028
 8006978:	40020040 	.word	0x40020040
 800697c:	40020058 	.word	0x40020058
 8006980:	40020070 	.word	0x40020070
 8006984:	40020088 	.word	0x40020088
 8006988:	400200a0 	.word	0x400200a0
 800698c:	400200b8 	.word	0x400200b8
 8006990:	40020410 	.word	0x40020410
 8006994:	40020428 	.word	0x40020428
 8006998:	40020440 	.word	0x40020440
 800699c:	40020458 	.word	0x40020458
 80069a0:	40020470 	.word	0x40020470
 80069a4:	40020488 	.word	0x40020488
 80069a8:	400204a0 	.word	0x400204a0
 80069ac:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f023 020e 	bic.w	r2, r3, #14
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f042 020a 	orr.w	r2, r2, #10
 80069c2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d007      	beq.n	80069dc <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f042 0204 	orr.w	r2, r2, #4
 80069da:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a83      	ldr	r2, [pc, #524]	; (8006bf0 <HAL_DMA_Start_IT+0x474>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d072      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a82      	ldr	r2, [pc, #520]	; (8006bf4 <HAL_DMA_Start_IT+0x478>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d06d      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a80      	ldr	r2, [pc, #512]	; (8006bf8 <HAL_DMA_Start_IT+0x47c>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d068      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a7f      	ldr	r2, [pc, #508]	; (8006bfc <HAL_DMA_Start_IT+0x480>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d063      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a7d      	ldr	r2, [pc, #500]	; (8006c00 <HAL_DMA_Start_IT+0x484>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d05e      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a7c      	ldr	r2, [pc, #496]	; (8006c04 <HAL_DMA_Start_IT+0x488>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d059      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a7a      	ldr	r2, [pc, #488]	; (8006c08 <HAL_DMA_Start_IT+0x48c>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d054      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a79      	ldr	r2, [pc, #484]	; (8006c0c <HAL_DMA_Start_IT+0x490>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d04f      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a77      	ldr	r2, [pc, #476]	; (8006c10 <HAL_DMA_Start_IT+0x494>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d04a      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a76      	ldr	r2, [pc, #472]	; (8006c14 <HAL_DMA_Start_IT+0x498>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d045      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a74      	ldr	r2, [pc, #464]	; (8006c18 <HAL_DMA_Start_IT+0x49c>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d040      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a73      	ldr	r2, [pc, #460]	; (8006c1c <HAL_DMA_Start_IT+0x4a0>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d03b      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a71      	ldr	r2, [pc, #452]	; (8006c20 <HAL_DMA_Start_IT+0x4a4>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d036      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a70      	ldr	r2, [pc, #448]	; (8006c24 <HAL_DMA_Start_IT+0x4a8>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d031      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a6e      	ldr	r2, [pc, #440]	; (8006c28 <HAL_DMA_Start_IT+0x4ac>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d02c      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a6d      	ldr	r2, [pc, #436]	; (8006c2c <HAL_DMA_Start_IT+0x4b0>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d027      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a6b      	ldr	r2, [pc, #428]	; (8006c30 <HAL_DMA_Start_IT+0x4b4>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d022      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a6a      	ldr	r2, [pc, #424]	; (8006c34 <HAL_DMA_Start_IT+0x4b8>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d01d      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a68      	ldr	r2, [pc, #416]	; (8006c38 <HAL_DMA_Start_IT+0x4bc>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d018      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a67      	ldr	r2, [pc, #412]	; (8006c3c <HAL_DMA_Start_IT+0x4c0>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d013      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a65      	ldr	r2, [pc, #404]	; (8006c40 <HAL_DMA_Start_IT+0x4c4>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d00e      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a64      	ldr	r2, [pc, #400]	; (8006c44 <HAL_DMA_Start_IT+0x4c8>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d009      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a62      	ldr	r2, [pc, #392]	; (8006c48 <HAL_DMA_Start_IT+0x4cc>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d004      	beq.n	8006acc <HAL_DMA_Start_IT+0x350>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a61      	ldr	r2, [pc, #388]	; (8006c4c <HAL_DMA_Start_IT+0x4d0>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d101      	bne.n	8006ad0 <HAL_DMA_Start_IT+0x354>
 8006acc:	2301      	movs	r3, #1
 8006ace:	e000      	b.n	8006ad2 <HAL_DMA_Start_IT+0x356>
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d01a      	beq.n	8006b0c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d007      	beq.n	8006af4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006aee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006af2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d007      	beq.n	8006b0c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b0a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a37      	ldr	r2, [pc, #220]	; (8006bf0 <HAL_DMA_Start_IT+0x474>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d04a      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a36      	ldr	r2, [pc, #216]	; (8006bf4 <HAL_DMA_Start_IT+0x478>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d045      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a34      	ldr	r2, [pc, #208]	; (8006bf8 <HAL_DMA_Start_IT+0x47c>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d040      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a33      	ldr	r2, [pc, #204]	; (8006bfc <HAL_DMA_Start_IT+0x480>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d03b      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a31      	ldr	r2, [pc, #196]	; (8006c00 <HAL_DMA_Start_IT+0x484>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d036      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a30      	ldr	r2, [pc, #192]	; (8006c04 <HAL_DMA_Start_IT+0x488>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d031      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a2e      	ldr	r2, [pc, #184]	; (8006c08 <HAL_DMA_Start_IT+0x48c>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d02c      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a2d      	ldr	r2, [pc, #180]	; (8006c0c <HAL_DMA_Start_IT+0x490>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d027      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a2b      	ldr	r2, [pc, #172]	; (8006c10 <HAL_DMA_Start_IT+0x494>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d022      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a2a      	ldr	r2, [pc, #168]	; (8006c14 <HAL_DMA_Start_IT+0x498>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d01d      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a28      	ldr	r2, [pc, #160]	; (8006c18 <HAL_DMA_Start_IT+0x49c>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d018      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a27      	ldr	r2, [pc, #156]	; (8006c1c <HAL_DMA_Start_IT+0x4a0>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d013      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a25      	ldr	r2, [pc, #148]	; (8006c20 <HAL_DMA_Start_IT+0x4a4>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d00e      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a24      	ldr	r2, [pc, #144]	; (8006c24 <HAL_DMA_Start_IT+0x4a8>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d009      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a22      	ldr	r2, [pc, #136]	; (8006c28 <HAL_DMA_Start_IT+0x4ac>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d004      	beq.n	8006bac <HAL_DMA_Start_IT+0x430>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a21      	ldr	r2, [pc, #132]	; (8006c2c <HAL_DMA_Start_IT+0x4b0>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d108      	bne.n	8006bbe <HAL_DMA_Start_IT+0x442>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	681a      	ldr	r2, [r3, #0]
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f042 0201 	orr.w	r2, r2, #1
 8006bba:	601a      	str	r2, [r3, #0]
 8006bbc:	e012      	b.n	8006be4 <HAL_DMA_Start_IT+0x468>
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f042 0201 	orr.w	r2, r2, #1
 8006bcc:	601a      	str	r2, [r3, #0]
 8006bce:	e009      	b.n	8006be4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006bd6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006be4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3718      	adds	r7, #24
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}
 8006bee:	bf00      	nop
 8006bf0:	40020010 	.word	0x40020010
 8006bf4:	40020028 	.word	0x40020028
 8006bf8:	40020040 	.word	0x40020040
 8006bfc:	40020058 	.word	0x40020058
 8006c00:	40020070 	.word	0x40020070
 8006c04:	40020088 	.word	0x40020088
 8006c08:	400200a0 	.word	0x400200a0
 8006c0c:	400200b8 	.word	0x400200b8
 8006c10:	40020410 	.word	0x40020410
 8006c14:	40020428 	.word	0x40020428
 8006c18:	40020440 	.word	0x40020440
 8006c1c:	40020458 	.word	0x40020458
 8006c20:	40020470 	.word	0x40020470
 8006c24:	40020488 	.word	0x40020488
 8006c28:	400204a0 	.word	0x400204a0
 8006c2c:	400204b8 	.word	0x400204b8
 8006c30:	58025408 	.word	0x58025408
 8006c34:	5802541c 	.word	0x5802541c
 8006c38:	58025430 	.word	0x58025430
 8006c3c:	58025444 	.word	0x58025444
 8006c40:	58025458 	.word	0x58025458
 8006c44:	5802546c 	.word	0x5802546c
 8006c48:	58025480 	.word	0x58025480
 8006c4c:	58025494 	.word	0x58025494

08006c50 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b086      	sub	sp, #24
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006c58:	f7fd f90c 	bl	8003e74 <HAL_GetTick>
 8006c5c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d101      	bne.n	8006c68 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	e2dc      	b.n	8007222 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	2b02      	cmp	r3, #2
 8006c72:	d008      	beq.n	8006c86 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2280      	movs	r2, #128	; 0x80
 8006c78:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e2cd      	b.n	8007222 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a76      	ldr	r2, [pc, #472]	; (8006e64 <HAL_DMA_Abort+0x214>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d04a      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a74      	ldr	r2, [pc, #464]	; (8006e68 <HAL_DMA_Abort+0x218>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d045      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a73      	ldr	r2, [pc, #460]	; (8006e6c <HAL_DMA_Abort+0x21c>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d040      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a71      	ldr	r2, [pc, #452]	; (8006e70 <HAL_DMA_Abort+0x220>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d03b      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a70      	ldr	r2, [pc, #448]	; (8006e74 <HAL_DMA_Abort+0x224>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d036      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a6e      	ldr	r2, [pc, #440]	; (8006e78 <HAL_DMA_Abort+0x228>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d031      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a6d      	ldr	r2, [pc, #436]	; (8006e7c <HAL_DMA_Abort+0x22c>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d02c      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a6b      	ldr	r2, [pc, #428]	; (8006e80 <HAL_DMA_Abort+0x230>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d027      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a6a      	ldr	r2, [pc, #424]	; (8006e84 <HAL_DMA_Abort+0x234>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d022      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a68      	ldr	r2, [pc, #416]	; (8006e88 <HAL_DMA_Abort+0x238>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d01d      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a67      	ldr	r2, [pc, #412]	; (8006e8c <HAL_DMA_Abort+0x23c>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d018      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a65      	ldr	r2, [pc, #404]	; (8006e90 <HAL_DMA_Abort+0x240>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d013      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a64      	ldr	r2, [pc, #400]	; (8006e94 <HAL_DMA_Abort+0x244>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d00e      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a62      	ldr	r2, [pc, #392]	; (8006e98 <HAL_DMA_Abort+0x248>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d009      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a61      	ldr	r2, [pc, #388]	; (8006e9c <HAL_DMA_Abort+0x24c>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d004      	beq.n	8006d26 <HAL_DMA_Abort+0xd6>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a5f      	ldr	r2, [pc, #380]	; (8006ea0 <HAL_DMA_Abort+0x250>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d101      	bne.n	8006d2a <HAL_DMA_Abort+0xda>
 8006d26:	2301      	movs	r3, #1
 8006d28:	e000      	b.n	8006d2c <HAL_DMA_Abort+0xdc>
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d013      	beq.n	8006d58 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	681a      	ldr	r2, [r3, #0]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f022 021e 	bic.w	r2, r2, #30
 8006d3e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	695a      	ldr	r2, [r3, #20]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006d4e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	617b      	str	r3, [r7, #20]
 8006d56:	e00a      	b.n	8006d6e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f022 020e 	bic.w	r2, r2, #14
 8006d66:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a3c      	ldr	r2, [pc, #240]	; (8006e64 <HAL_DMA_Abort+0x214>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d072      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a3a      	ldr	r2, [pc, #232]	; (8006e68 <HAL_DMA_Abort+0x218>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d06d      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a39      	ldr	r2, [pc, #228]	; (8006e6c <HAL_DMA_Abort+0x21c>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d068      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a37      	ldr	r2, [pc, #220]	; (8006e70 <HAL_DMA_Abort+0x220>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d063      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a36      	ldr	r2, [pc, #216]	; (8006e74 <HAL_DMA_Abort+0x224>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d05e      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a34      	ldr	r2, [pc, #208]	; (8006e78 <HAL_DMA_Abort+0x228>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d059      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a33      	ldr	r2, [pc, #204]	; (8006e7c <HAL_DMA_Abort+0x22c>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d054      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a31      	ldr	r2, [pc, #196]	; (8006e80 <HAL_DMA_Abort+0x230>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d04f      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a30      	ldr	r2, [pc, #192]	; (8006e84 <HAL_DMA_Abort+0x234>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d04a      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a2e      	ldr	r2, [pc, #184]	; (8006e88 <HAL_DMA_Abort+0x238>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d045      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a2d      	ldr	r2, [pc, #180]	; (8006e8c <HAL_DMA_Abort+0x23c>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d040      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a2b      	ldr	r2, [pc, #172]	; (8006e90 <HAL_DMA_Abort+0x240>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d03b      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a2a      	ldr	r2, [pc, #168]	; (8006e94 <HAL_DMA_Abort+0x244>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d036      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a28      	ldr	r2, [pc, #160]	; (8006e98 <HAL_DMA_Abort+0x248>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d031      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a27      	ldr	r2, [pc, #156]	; (8006e9c <HAL_DMA_Abort+0x24c>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d02c      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a25      	ldr	r2, [pc, #148]	; (8006ea0 <HAL_DMA_Abort+0x250>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d027      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a24      	ldr	r2, [pc, #144]	; (8006ea4 <HAL_DMA_Abort+0x254>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d022      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a22      	ldr	r2, [pc, #136]	; (8006ea8 <HAL_DMA_Abort+0x258>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d01d      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a21      	ldr	r2, [pc, #132]	; (8006eac <HAL_DMA_Abort+0x25c>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d018      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a1f      	ldr	r2, [pc, #124]	; (8006eb0 <HAL_DMA_Abort+0x260>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d013      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a1e      	ldr	r2, [pc, #120]	; (8006eb4 <HAL_DMA_Abort+0x264>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d00e      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a1c      	ldr	r2, [pc, #112]	; (8006eb8 <HAL_DMA_Abort+0x268>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d009      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a1b      	ldr	r2, [pc, #108]	; (8006ebc <HAL_DMA_Abort+0x26c>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d004      	beq.n	8006e5e <HAL_DMA_Abort+0x20e>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a19      	ldr	r2, [pc, #100]	; (8006ec0 <HAL_DMA_Abort+0x270>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d132      	bne.n	8006ec4 <HAL_DMA_Abort+0x274>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e031      	b.n	8006ec6 <HAL_DMA_Abort+0x276>
 8006e62:	bf00      	nop
 8006e64:	40020010 	.word	0x40020010
 8006e68:	40020028 	.word	0x40020028
 8006e6c:	40020040 	.word	0x40020040
 8006e70:	40020058 	.word	0x40020058
 8006e74:	40020070 	.word	0x40020070
 8006e78:	40020088 	.word	0x40020088
 8006e7c:	400200a0 	.word	0x400200a0
 8006e80:	400200b8 	.word	0x400200b8
 8006e84:	40020410 	.word	0x40020410
 8006e88:	40020428 	.word	0x40020428
 8006e8c:	40020440 	.word	0x40020440
 8006e90:	40020458 	.word	0x40020458
 8006e94:	40020470 	.word	0x40020470
 8006e98:	40020488 	.word	0x40020488
 8006e9c:	400204a0 	.word	0x400204a0
 8006ea0:	400204b8 	.word	0x400204b8
 8006ea4:	58025408 	.word	0x58025408
 8006ea8:	5802541c 	.word	0x5802541c
 8006eac:	58025430 	.word	0x58025430
 8006eb0:	58025444 	.word	0x58025444
 8006eb4:	58025458 	.word	0x58025458
 8006eb8:	5802546c 	.word	0x5802546c
 8006ebc:	58025480 	.word	0x58025480
 8006ec0:	58025494 	.word	0x58025494
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d007      	beq.n	8006eda <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ed4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ed8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a6d      	ldr	r2, [pc, #436]	; (8007094 <HAL_DMA_Abort+0x444>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d04a      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a6b      	ldr	r2, [pc, #428]	; (8007098 <HAL_DMA_Abort+0x448>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d045      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a6a      	ldr	r2, [pc, #424]	; (800709c <HAL_DMA_Abort+0x44c>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d040      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a68      	ldr	r2, [pc, #416]	; (80070a0 <HAL_DMA_Abort+0x450>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d03b      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a67      	ldr	r2, [pc, #412]	; (80070a4 <HAL_DMA_Abort+0x454>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d036      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a65      	ldr	r2, [pc, #404]	; (80070a8 <HAL_DMA_Abort+0x458>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d031      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a64      	ldr	r2, [pc, #400]	; (80070ac <HAL_DMA_Abort+0x45c>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d02c      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a62      	ldr	r2, [pc, #392]	; (80070b0 <HAL_DMA_Abort+0x460>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d027      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a61      	ldr	r2, [pc, #388]	; (80070b4 <HAL_DMA_Abort+0x464>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d022      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a5f      	ldr	r2, [pc, #380]	; (80070b8 <HAL_DMA_Abort+0x468>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d01d      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a5e      	ldr	r2, [pc, #376]	; (80070bc <HAL_DMA_Abort+0x46c>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d018      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a5c      	ldr	r2, [pc, #368]	; (80070c0 <HAL_DMA_Abort+0x470>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d013      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a5b      	ldr	r2, [pc, #364]	; (80070c4 <HAL_DMA_Abort+0x474>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d00e      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a59      	ldr	r2, [pc, #356]	; (80070c8 <HAL_DMA_Abort+0x478>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d009      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a58      	ldr	r2, [pc, #352]	; (80070cc <HAL_DMA_Abort+0x47c>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d004      	beq.n	8006f7a <HAL_DMA_Abort+0x32a>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a56      	ldr	r2, [pc, #344]	; (80070d0 <HAL_DMA_Abort+0x480>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d108      	bne.n	8006f8c <HAL_DMA_Abort+0x33c>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f022 0201 	bic.w	r2, r2, #1
 8006f88:	601a      	str	r2, [r3, #0]
 8006f8a:	e007      	b.n	8006f9c <HAL_DMA_Abort+0x34c>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f022 0201 	bic.w	r2, r2, #1
 8006f9a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006f9c:	e013      	b.n	8006fc6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006f9e:	f7fc ff69 	bl	8003e74 <HAL_GetTick>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	1ad3      	subs	r3, r2, r3
 8006fa8:	2b05      	cmp	r3, #5
 8006faa:	d90c      	bls.n	8006fc6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2220      	movs	r2, #32
 8006fb0:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2203      	movs	r2, #3
 8006fb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e12d      	b.n	8007222 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f003 0301 	and.w	r3, r3, #1
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d1e5      	bne.n	8006f9e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4a2f      	ldr	r2, [pc, #188]	; (8007094 <HAL_DMA_Abort+0x444>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d04a      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a2d      	ldr	r2, [pc, #180]	; (8007098 <HAL_DMA_Abort+0x448>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d045      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a2c      	ldr	r2, [pc, #176]	; (800709c <HAL_DMA_Abort+0x44c>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d040      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a2a      	ldr	r2, [pc, #168]	; (80070a0 <HAL_DMA_Abort+0x450>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d03b      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a29      	ldr	r2, [pc, #164]	; (80070a4 <HAL_DMA_Abort+0x454>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d036      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a27      	ldr	r2, [pc, #156]	; (80070a8 <HAL_DMA_Abort+0x458>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d031      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a26      	ldr	r2, [pc, #152]	; (80070ac <HAL_DMA_Abort+0x45c>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d02c      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a24      	ldr	r2, [pc, #144]	; (80070b0 <HAL_DMA_Abort+0x460>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d027      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a23      	ldr	r2, [pc, #140]	; (80070b4 <HAL_DMA_Abort+0x464>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d022      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a21      	ldr	r2, [pc, #132]	; (80070b8 <HAL_DMA_Abort+0x468>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d01d      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a20      	ldr	r2, [pc, #128]	; (80070bc <HAL_DMA_Abort+0x46c>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d018      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a1e      	ldr	r2, [pc, #120]	; (80070c0 <HAL_DMA_Abort+0x470>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d013      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a1d      	ldr	r2, [pc, #116]	; (80070c4 <HAL_DMA_Abort+0x474>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d00e      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a1b      	ldr	r2, [pc, #108]	; (80070c8 <HAL_DMA_Abort+0x478>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d009      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a1a      	ldr	r2, [pc, #104]	; (80070cc <HAL_DMA_Abort+0x47c>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d004      	beq.n	8007072 <HAL_DMA_Abort+0x422>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a18      	ldr	r2, [pc, #96]	; (80070d0 <HAL_DMA_Abort+0x480>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d101      	bne.n	8007076 <HAL_DMA_Abort+0x426>
 8007072:	2301      	movs	r3, #1
 8007074:	e000      	b.n	8007078 <HAL_DMA_Abort+0x428>
 8007076:	2300      	movs	r3, #0
 8007078:	2b00      	cmp	r3, #0
 800707a:	d02b      	beq.n	80070d4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007080:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007086:	f003 031f 	and.w	r3, r3, #31
 800708a:	223f      	movs	r2, #63	; 0x3f
 800708c:	409a      	lsls	r2, r3
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	609a      	str	r2, [r3, #8]
 8007092:	e02a      	b.n	80070ea <HAL_DMA_Abort+0x49a>
 8007094:	40020010 	.word	0x40020010
 8007098:	40020028 	.word	0x40020028
 800709c:	40020040 	.word	0x40020040
 80070a0:	40020058 	.word	0x40020058
 80070a4:	40020070 	.word	0x40020070
 80070a8:	40020088 	.word	0x40020088
 80070ac:	400200a0 	.word	0x400200a0
 80070b0:	400200b8 	.word	0x400200b8
 80070b4:	40020410 	.word	0x40020410
 80070b8:	40020428 	.word	0x40020428
 80070bc:	40020440 	.word	0x40020440
 80070c0:	40020458 	.word	0x40020458
 80070c4:	40020470 	.word	0x40020470
 80070c8:	40020488 	.word	0x40020488
 80070cc:	400204a0 	.word	0x400204a0
 80070d0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070d8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070de:	f003 031f 	and.w	r3, r3, #31
 80070e2:	2201      	movs	r2, #1
 80070e4:	409a      	lsls	r2, r3
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a4f      	ldr	r2, [pc, #316]	; (800722c <HAL_DMA_Abort+0x5dc>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d072      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a4d      	ldr	r2, [pc, #308]	; (8007230 <HAL_DMA_Abort+0x5e0>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d06d      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a4c      	ldr	r2, [pc, #304]	; (8007234 <HAL_DMA_Abort+0x5e4>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d068      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a4a      	ldr	r2, [pc, #296]	; (8007238 <HAL_DMA_Abort+0x5e8>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d063      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a49      	ldr	r2, [pc, #292]	; (800723c <HAL_DMA_Abort+0x5ec>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d05e      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a47      	ldr	r2, [pc, #284]	; (8007240 <HAL_DMA_Abort+0x5f0>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d059      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a46      	ldr	r2, [pc, #280]	; (8007244 <HAL_DMA_Abort+0x5f4>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d054      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a44      	ldr	r2, [pc, #272]	; (8007248 <HAL_DMA_Abort+0x5f8>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d04f      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a43      	ldr	r2, [pc, #268]	; (800724c <HAL_DMA_Abort+0x5fc>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d04a      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a41      	ldr	r2, [pc, #260]	; (8007250 <HAL_DMA_Abort+0x600>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d045      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a40      	ldr	r2, [pc, #256]	; (8007254 <HAL_DMA_Abort+0x604>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d040      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4a3e      	ldr	r2, [pc, #248]	; (8007258 <HAL_DMA_Abort+0x608>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d03b      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a3d      	ldr	r2, [pc, #244]	; (800725c <HAL_DMA_Abort+0x60c>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d036      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a3b      	ldr	r2, [pc, #236]	; (8007260 <HAL_DMA_Abort+0x610>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d031      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a3a      	ldr	r2, [pc, #232]	; (8007264 <HAL_DMA_Abort+0x614>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d02c      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a38      	ldr	r2, [pc, #224]	; (8007268 <HAL_DMA_Abort+0x618>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d027      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a37      	ldr	r2, [pc, #220]	; (800726c <HAL_DMA_Abort+0x61c>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d022      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a35      	ldr	r2, [pc, #212]	; (8007270 <HAL_DMA_Abort+0x620>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d01d      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a34      	ldr	r2, [pc, #208]	; (8007274 <HAL_DMA_Abort+0x624>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d018      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a32      	ldr	r2, [pc, #200]	; (8007278 <HAL_DMA_Abort+0x628>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d013      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a31      	ldr	r2, [pc, #196]	; (800727c <HAL_DMA_Abort+0x62c>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d00e      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a2f      	ldr	r2, [pc, #188]	; (8007280 <HAL_DMA_Abort+0x630>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d009      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a2e      	ldr	r2, [pc, #184]	; (8007284 <HAL_DMA_Abort+0x634>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d004      	beq.n	80071da <HAL_DMA_Abort+0x58a>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a2c      	ldr	r2, [pc, #176]	; (8007288 <HAL_DMA_Abort+0x638>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d101      	bne.n	80071de <HAL_DMA_Abort+0x58e>
 80071da:	2301      	movs	r3, #1
 80071dc:	e000      	b.n	80071e0 <HAL_DMA_Abort+0x590>
 80071de:	2300      	movs	r3, #0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d015      	beq.n	8007210 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80071ec:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d00c      	beq.n	8007210 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007200:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007204:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800720a:	687a      	ldr	r2, [r7, #4]
 800720c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800720e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8007220:	2300      	movs	r3, #0
}
 8007222:	4618      	mov	r0, r3
 8007224:	3718      	adds	r7, #24
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}
 800722a:	bf00      	nop
 800722c:	40020010 	.word	0x40020010
 8007230:	40020028 	.word	0x40020028
 8007234:	40020040 	.word	0x40020040
 8007238:	40020058 	.word	0x40020058
 800723c:	40020070 	.word	0x40020070
 8007240:	40020088 	.word	0x40020088
 8007244:	400200a0 	.word	0x400200a0
 8007248:	400200b8 	.word	0x400200b8
 800724c:	40020410 	.word	0x40020410
 8007250:	40020428 	.word	0x40020428
 8007254:	40020440 	.word	0x40020440
 8007258:	40020458 	.word	0x40020458
 800725c:	40020470 	.word	0x40020470
 8007260:	40020488 	.word	0x40020488
 8007264:	400204a0 	.word	0x400204a0
 8007268:	400204b8 	.word	0x400204b8
 800726c:	58025408 	.word	0x58025408
 8007270:	5802541c 	.word	0x5802541c
 8007274:	58025430 	.word	0x58025430
 8007278:	58025444 	.word	0x58025444
 800727c:	58025458 	.word	0x58025458
 8007280:	5802546c 	.word	0x5802546c
 8007284:	58025480 	.word	0x58025480
 8007288:	58025494 	.word	0x58025494

0800728c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b084      	sub	sp, #16
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d101      	bne.n	800729e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e237      	b.n	800770e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	2b02      	cmp	r3, #2
 80072a8:	d004      	beq.n	80072b4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2280      	movs	r2, #128	; 0x80
 80072ae:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e22c      	b.n	800770e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a5c      	ldr	r2, [pc, #368]	; (800742c <HAL_DMA_Abort_IT+0x1a0>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d04a      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a5b      	ldr	r2, [pc, #364]	; (8007430 <HAL_DMA_Abort_IT+0x1a4>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d045      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a59      	ldr	r2, [pc, #356]	; (8007434 <HAL_DMA_Abort_IT+0x1a8>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d040      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a58      	ldr	r2, [pc, #352]	; (8007438 <HAL_DMA_Abort_IT+0x1ac>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d03b      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a56      	ldr	r2, [pc, #344]	; (800743c <HAL_DMA_Abort_IT+0x1b0>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d036      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a55      	ldr	r2, [pc, #340]	; (8007440 <HAL_DMA_Abort_IT+0x1b4>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d031      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a53      	ldr	r2, [pc, #332]	; (8007444 <HAL_DMA_Abort_IT+0x1b8>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d02c      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a52      	ldr	r2, [pc, #328]	; (8007448 <HAL_DMA_Abort_IT+0x1bc>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d027      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a50      	ldr	r2, [pc, #320]	; (800744c <HAL_DMA_Abort_IT+0x1c0>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d022      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a4f      	ldr	r2, [pc, #316]	; (8007450 <HAL_DMA_Abort_IT+0x1c4>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d01d      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a4d      	ldr	r2, [pc, #308]	; (8007454 <HAL_DMA_Abort_IT+0x1c8>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d018      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a4c      	ldr	r2, [pc, #304]	; (8007458 <HAL_DMA_Abort_IT+0x1cc>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d013      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a4a      	ldr	r2, [pc, #296]	; (800745c <HAL_DMA_Abort_IT+0x1d0>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d00e      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a49      	ldr	r2, [pc, #292]	; (8007460 <HAL_DMA_Abort_IT+0x1d4>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d009      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a47      	ldr	r2, [pc, #284]	; (8007464 <HAL_DMA_Abort_IT+0x1d8>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d004      	beq.n	8007354 <HAL_DMA_Abort_IT+0xc8>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a46      	ldr	r2, [pc, #280]	; (8007468 <HAL_DMA_Abort_IT+0x1dc>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d101      	bne.n	8007358 <HAL_DMA_Abort_IT+0xcc>
 8007354:	2301      	movs	r3, #1
 8007356:	e000      	b.n	800735a <HAL_DMA_Abort_IT+0xce>
 8007358:	2300      	movs	r3, #0
 800735a:	2b00      	cmp	r3, #0
 800735c:	f000 8086 	beq.w	800746c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2204      	movs	r2, #4
 8007364:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a2f      	ldr	r2, [pc, #188]	; (800742c <HAL_DMA_Abort_IT+0x1a0>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d04a      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a2e      	ldr	r2, [pc, #184]	; (8007430 <HAL_DMA_Abort_IT+0x1a4>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d045      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a2c      	ldr	r2, [pc, #176]	; (8007434 <HAL_DMA_Abort_IT+0x1a8>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d040      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a2b      	ldr	r2, [pc, #172]	; (8007438 <HAL_DMA_Abort_IT+0x1ac>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d03b      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a29      	ldr	r2, [pc, #164]	; (800743c <HAL_DMA_Abort_IT+0x1b0>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d036      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a28      	ldr	r2, [pc, #160]	; (8007440 <HAL_DMA_Abort_IT+0x1b4>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d031      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a26      	ldr	r2, [pc, #152]	; (8007444 <HAL_DMA_Abort_IT+0x1b8>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d02c      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a25      	ldr	r2, [pc, #148]	; (8007448 <HAL_DMA_Abort_IT+0x1bc>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d027      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a23      	ldr	r2, [pc, #140]	; (800744c <HAL_DMA_Abort_IT+0x1c0>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d022      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a22      	ldr	r2, [pc, #136]	; (8007450 <HAL_DMA_Abort_IT+0x1c4>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d01d      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a20      	ldr	r2, [pc, #128]	; (8007454 <HAL_DMA_Abort_IT+0x1c8>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d018      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a1f      	ldr	r2, [pc, #124]	; (8007458 <HAL_DMA_Abort_IT+0x1cc>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d013      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a1d      	ldr	r2, [pc, #116]	; (800745c <HAL_DMA_Abort_IT+0x1d0>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d00e      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a1c      	ldr	r2, [pc, #112]	; (8007460 <HAL_DMA_Abort_IT+0x1d4>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d009      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a1a      	ldr	r2, [pc, #104]	; (8007464 <HAL_DMA_Abort_IT+0x1d8>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d004      	beq.n	8007408 <HAL_DMA_Abort_IT+0x17c>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a19      	ldr	r2, [pc, #100]	; (8007468 <HAL_DMA_Abort_IT+0x1dc>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d108      	bne.n	800741a <HAL_DMA_Abort_IT+0x18e>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f022 0201 	bic.w	r2, r2, #1
 8007416:	601a      	str	r2, [r3, #0]
 8007418:	e178      	b.n	800770c <HAL_DMA_Abort_IT+0x480>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f022 0201 	bic.w	r2, r2, #1
 8007428:	601a      	str	r2, [r3, #0]
 800742a:	e16f      	b.n	800770c <HAL_DMA_Abort_IT+0x480>
 800742c:	40020010 	.word	0x40020010
 8007430:	40020028 	.word	0x40020028
 8007434:	40020040 	.word	0x40020040
 8007438:	40020058 	.word	0x40020058
 800743c:	40020070 	.word	0x40020070
 8007440:	40020088 	.word	0x40020088
 8007444:	400200a0 	.word	0x400200a0
 8007448:	400200b8 	.word	0x400200b8
 800744c:	40020410 	.word	0x40020410
 8007450:	40020428 	.word	0x40020428
 8007454:	40020440 	.word	0x40020440
 8007458:	40020458 	.word	0x40020458
 800745c:	40020470 	.word	0x40020470
 8007460:	40020488 	.word	0x40020488
 8007464:	400204a0 	.word	0x400204a0
 8007468:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f022 020e 	bic.w	r2, r2, #14
 800747a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a6c      	ldr	r2, [pc, #432]	; (8007634 <HAL_DMA_Abort_IT+0x3a8>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d04a      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	4a6b      	ldr	r2, [pc, #428]	; (8007638 <HAL_DMA_Abort_IT+0x3ac>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d045      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a69      	ldr	r2, [pc, #420]	; (800763c <HAL_DMA_Abort_IT+0x3b0>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d040      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4a68      	ldr	r2, [pc, #416]	; (8007640 <HAL_DMA_Abort_IT+0x3b4>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d03b      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a66      	ldr	r2, [pc, #408]	; (8007644 <HAL_DMA_Abort_IT+0x3b8>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d036      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a65      	ldr	r2, [pc, #404]	; (8007648 <HAL_DMA_Abort_IT+0x3bc>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d031      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a63      	ldr	r2, [pc, #396]	; (800764c <HAL_DMA_Abort_IT+0x3c0>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d02c      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a62      	ldr	r2, [pc, #392]	; (8007650 <HAL_DMA_Abort_IT+0x3c4>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d027      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a60      	ldr	r2, [pc, #384]	; (8007654 <HAL_DMA_Abort_IT+0x3c8>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d022      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a5f      	ldr	r2, [pc, #380]	; (8007658 <HAL_DMA_Abort_IT+0x3cc>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d01d      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a5d      	ldr	r2, [pc, #372]	; (800765c <HAL_DMA_Abort_IT+0x3d0>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d018      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a5c      	ldr	r2, [pc, #368]	; (8007660 <HAL_DMA_Abort_IT+0x3d4>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d013      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a5a      	ldr	r2, [pc, #360]	; (8007664 <HAL_DMA_Abort_IT+0x3d8>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d00e      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a59      	ldr	r2, [pc, #356]	; (8007668 <HAL_DMA_Abort_IT+0x3dc>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d009      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a57      	ldr	r2, [pc, #348]	; (800766c <HAL_DMA_Abort_IT+0x3e0>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d004      	beq.n	800751c <HAL_DMA_Abort_IT+0x290>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a56      	ldr	r2, [pc, #344]	; (8007670 <HAL_DMA_Abort_IT+0x3e4>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d108      	bne.n	800752e <HAL_DMA_Abort_IT+0x2a2>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681a      	ldr	r2, [r3, #0]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f022 0201 	bic.w	r2, r2, #1
 800752a:	601a      	str	r2, [r3, #0]
 800752c:	e007      	b.n	800753e <HAL_DMA_Abort_IT+0x2b2>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f022 0201 	bic.w	r2, r2, #1
 800753c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a3c      	ldr	r2, [pc, #240]	; (8007634 <HAL_DMA_Abort_IT+0x3a8>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d072      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a3a      	ldr	r2, [pc, #232]	; (8007638 <HAL_DMA_Abort_IT+0x3ac>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d06d      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a39      	ldr	r2, [pc, #228]	; (800763c <HAL_DMA_Abort_IT+0x3b0>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d068      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a37      	ldr	r2, [pc, #220]	; (8007640 <HAL_DMA_Abort_IT+0x3b4>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d063      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a36      	ldr	r2, [pc, #216]	; (8007644 <HAL_DMA_Abort_IT+0x3b8>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d05e      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a34      	ldr	r2, [pc, #208]	; (8007648 <HAL_DMA_Abort_IT+0x3bc>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d059      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a33      	ldr	r2, [pc, #204]	; (800764c <HAL_DMA_Abort_IT+0x3c0>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d054      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a31      	ldr	r2, [pc, #196]	; (8007650 <HAL_DMA_Abort_IT+0x3c4>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d04f      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a30      	ldr	r2, [pc, #192]	; (8007654 <HAL_DMA_Abort_IT+0x3c8>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d04a      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4a2e      	ldr	r2, [pc, #184]	; (8007658 <HAL_DMA_Abort_IT+0x3cc>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d045      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a2d      	ldr	r2, [pc, #180]	; (800765c <HAL_DMA_Abort_IT+0x3d0>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d040      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a2b      	ldr	r2, [pc, #172]	; (8007660 <HAL_DMA_Abort_IT+0x3d4>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d03b      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a2a      	ldr	r2, [pc, #168]	; (8007664 <HAL_DMA_Abort_IT+0x3d8>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d036      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a28      	ldr	r2, [pc, #160]	; (8007668 <HAL_DMA_Abort_IT+0x3dc>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d031      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a27      	ldr	r2, [pc, #156]	; (800766c <HAL_DMA_Abort_IT+0x3e0>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d02c      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a25      	ldr	r2, [pc, #148]	; (8007670 <HAL_DMA_Abort_IT+0x3e4>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d027      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a24      	ldr	r2, [pc, #144]	; (8007674 <HAL_DMA_Abort_IT+0x3e8>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d022      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a22      	ldr	r2, [pc, #136]	; (8007678 <HAL_DMA_Abort_IT+0x3ec>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d01d      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4a21      	ldr	r2, [pc, #132]	; (800767c <HAL_DMA_Abort_IT+0x3f0>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d018      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a1f      	ldr	r2, [pc, #124]	; (8007680 <HAL_DMA_Abort_IT+0x3f4>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d013      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a1e      	ldr	r2, [pc, #120]	; (8007684 <HAL_DMA_Abort_IT+0x3f8>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d00e      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a1c      	ldr	r2, [pc, #112]	; (8007688 <HAL_DMA_Abort_IT+0x3fc>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d009      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a1b      	ldr	r2, [pc, #108]	; (800768c <HAL_DMA_Abort_IT+0x400>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d004      	beq.n	800762e <HAL_DMA_Abort_IT+0x3a2>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4a19      	ldr	r2, [pc, #100]	; (8007690 <HAL_DMA_Abort_IT+0x404>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d132      	bne.n	8007694 <HAL_DMA_Abort_IT+0x408>
 800762e:	2301      	movs	r3, #1
 8007630:	e031      	b.n	8007696 <HAL_DMA_Abort_IT+0x40a>
 8007632:	bf00      	nop
 8007634:	40020010 	.word	0x40020010
 8007638:	40020028 	.word	0x40020028
 800763c:	40020040 	.word	0x40020040
 8007640:	40020058 	.word	0x40020058
 8007644:	40020070 	.word	0x40020070
 8007648:	40020088 	.word	0x40020088
 800764c:	400200a0 	.word	0x400200a0
 8007650:	400200b8 	.word	0x400200b8
 8007654:	40020410 	.word	0x40020410
 8007658:	40020428 	.word	0x40020428
 800765c:	40020440 	.word	0x40020440
 8007660:	40020458 	.word	0x40020458
 8007664:	40020470 	.word	0x40020470
 8007668:	40020488 	.word	0x40020488
 800766c:	400204a0 	.word	0x400204a0
 8007670:	400204b8 	.word	0x400204b8
 8007674:	58025408 	.word	0x58025408
 8007678:	5802541c 	.word	0x5802541c
 800767c:	58025430 	.word	0x58025430
 8007680:	58025444 	.word	0x58025444
 8007684:	58025458 	.word	0x58025458
 8007688:	5802546c 	.word	0x5802546c
 800768c:	58025480 	.word	0x58025480
 8007690:	58025494 	.word	0x58025494
 8007694:	2300      	movs	r3, #0
 8007696:	2b00      	cmp	r3, #0
 8007698:	d028      	beq.n	80076ec <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80076a8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076ae:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076b4:	f003 031f 	and.w	r3, r3, #31
 80076b8:	2201      	movs	r2, #1
 80076ba:	409a      	lsls	r2, r3
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80076c4:	687a      	ldr	r2, [r7, #4]
 80076c6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80076c8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00c      	beq.n	80076ec <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076d6:	681a      	ldr	r2, [r3, #0]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80076e0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076e6:	687a      	ldr	r2, [r7, #4]
 80076e8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80076ea:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2200      	movs	r2, #0
 80076f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007700:	2b00      	cmp	r3, #0
 8007702:	d003      	beq.n	800770c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800770c:	2300      	movs	r3, #0
}
 800770e:	4618      	mov	r0, r3
 8007710:	3710      	adds	r7, #16
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop

08007718 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b08a      	sub	sp, #40	; 0x28
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8007720:	2300      	movs	r3, #0
 8007722:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007724:	4b67      	ldr	r3, [pc, #412]	; (80078c4 <HAL_DMA_IRQHandler+0x1ac>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a67      	ldr	r2, [pc, #412]	; (80078c8 <HAL_DMA_IRQHandler+0x1b0>)
 800772a:	fba2 2303 	umull	r2, r3, r2, r3
 800772e:	0a9b      	lsrs	r3, r3, #10
 8007730:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007736:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800773c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800773e:	6a3b      	ldr	r3, [r7, #32]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a5f      	ldr	r2, [pc, #380]	; (80078cc <HAL_DMA_IRQHandler+0x1b4>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d04a      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a5d      	ldr	r2, [pc, #372]	; (80078d0 <HAL_DMA_IRQHandler+0x1b8>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d045      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a5c      	ldr	r2, [pc, #368]	; (80078d4 <HAL_DMA_IRQHandler+0x1bc>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d040      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a5a      	ldr	r2, [pc, #360]	; (80078d8 <HAL_DMA_IRQHandler+0x1c0>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d03b      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a59      	ldr	r2, [pc, #356]	; (80078dc <HAL_DMA_IRQHandler+0x1c4>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d036      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a57      	ldr	r2, [pc, #348]	; (80078e0 <HAL_DMA_IRQHandler+0x1c8>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d031      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a56      	ldr	r2, [pc, #344]	; (80078e4 <HAL_DMA_IRQHandler+0x1cc>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d02c      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a54      	ldr	r2, [pc, #336]	; (80078e8 <HAL_DMA_IRQHandler+0x1d0>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d027      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a53      	ldr	r2, [pc, #332]	; (80078ec <HAL_DMA_IRQHandler+0x1d4>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d022      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a51      	ldr	r2, [pc, #324]	; (80078f0 <HAL_DMA_IRQHandler+0x1d8>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d01d      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4a50      	ldr	r2, [pc, #320]	; (80078f4 <HAL_DMA_IRQHandler+0x1dc>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d018      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a4e      	ldr	r2, [pc, #312]	; (80078f8 <HAL_DMA_IRQHandler+0x1e0>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d013      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a4d      	ldr	r2, [pc, #308]	; (80078fc <HAL_DMA_IRQHandler+0x1e4>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d00e      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a4b      	ldr	r2, [pc, #300]	; (8007900 <HAL_DMA_IRQHandler+0x1e8>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d009      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a4a      	ldr	r2, [pc, #296]	; (8007904 <HAL_DMA_IRQHandler+0x1ec>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d004      	beq.n	80077ea <HAL_DMA_IRQHandler+0xd2>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a48      	ldr	r2, [pc, #288]	; (8007908 <HAL_DMA_IRQHandler+0x1f0>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d101      	bne.n	80077ee <HAL_DMA_IRQHandler+0xd6>
 80077ea:	2301      	movs	r3, #1
 80077ec:	e000      	b.n	80077f0 <HAL_DMA_IRQHandler+0xd8>
 80077ee:	2300      	movs	r3, #0
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	f000 842b 	beq.w	800804c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077fa:	f003 031f 	and.w	r3, r3, #31
 80077fe:	2208      	movs	r2, #8
 8007800:	409a      	lsls	r2, r3
 8007802:	69bb      	ldr	r3, [r7, #24]
 8007804:	4013      	ands	r3, r2
 8007806:	2b00      	cmp	r3, #0
 8007808:	f000 80a2 	beq.w	8007950 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	4a2e      	ldr	r2, [pc, #184]	; (80078cc <HAL_DMA_IRQHandler+0x1b4>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d04a      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a2d      	ldr	r2, [pc, #180]	; (80078d0 <HAL_DMA_IRQHandler+0x1b8>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d045      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4a2b      	ldr	r2, [pc, #172]	; (80078d4 <HAL_DMA_IRQHandler+0x1bc>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d040      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4a2a      	ldr	r2, [pc, #168]	; (80078d8 <HAL_DMA_IRQHandler+0x1c0>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d03b      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	4a28      	ldr	r2, [pc, #160]	; (80078dc <HAL_DMA_IRQHandler+0x1c4>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d036      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	4a27      	ldr	r2, [pc, #156]	; (80078e0 <HAL_DMA_IRQHandler+0x1c8>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d031      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4a25      	ldr	r2, [pc, #148]	; (80078e4 <HAL_DMA_IRQHandler+0x1cc>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d02c      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a24      	ldr	r2, [pc, #144]	; (80078e8 <HAL_DMA_IRQHandler+0x1d0>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d027      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a22      	ldr	r2, [pc, #136]	; (80078ec <HAL_DMA_IRQHandler+0x1d4>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d022      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a21      	ldr	r2, [pc, #132]	; (80078f0 <HAL_DMA_IRQHandler+0x1d8>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d01d      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a1f      	ldr	r2, [pc, #124]	; (80078f4 <HAL_DMA_IRQHandler+0x1dc>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d018      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4a1e      	ldr	r2, [pc, #120]	; (80078f8 <HAL_DMA_IRQHandler+0x1e0>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d013      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a1c      	ldr	r2, [pc, #112]	; (80078fc <HAL_DMA_IRQHandler+0x1e4>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d00e      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a1b      	ldr	r2, [pc, #108]	; (8007900 <HAL_DMA_IRQHandler+0x1e8>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d009      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a19      	ldr	r2, [pc, #100]	; (8007904 <HAL_DMA_IRQHandler+0x1ec>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d004      	beq.n	80078ac <HAL_DMA_IRQHandler+0x194>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a18      	ldr	r2, [pc, #96]	; (8007908 <HAL_DMA_IRQHandler+0x1f0>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d12f      	bne.n	800790c <HAL_DMA_IRQHandler+0x1f4>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 0304 	and.w	r3, r3, #4
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	bf14      	ite	ne
 80078ba:	2301      	movne	r3, #1
 80078bc:	2300      	moveq	r3, #0
 80078be:	b2db      	uxtb	r3, r3
 80078c0:	e02e      	b.n	8007920 <HAL_DMA_IRQHandler+0x208>
 80078c2:	bf00      	nop
 80078c4:	24000084 	.word	0x24000084
 80078c8:	1b4e81b5 	.word	0x1b4e81b5
 80078cc:	40020010 	.word	0x40020010
 80078d0:	40020028 	.word	0x40020028
 80078d4:	40020040 	.word	0x40020040
 80078d8:	40020058 	.word	0x40020058
 80078dc:	40020070 	.word	0x40020070
 80078e0:	40020088 	.word	0x40020088
 80078e4:	400200a0 	.word	0x400200a0
 80078e8:	400200b8 	.word	0x400200b8
 80078ec:	40020410 	.word	0x40020410
 80078f0:	40020428 	.word	0x40020428
 80078f4:	40020440 	.word	0x40020440
 80078f8:	40020458 	.word	0x40020458
 80078fc:	40020470 	.word	0x40020470
 8007900:	40020488 	.word	0x40020488
 8007904:	400204a0 	.word	0x400204a0
 8007908:	400204b8 	.word	0x400204b8
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f003 0308 	and.w	r3, r3, #8
 8007916:	2b00      	cmp	r3, #0
 8007918:	bf14      	ite	ne
 800791a:	2301      	movne	r3, #1
 800791c:	2300      	moveq	r3, #0
 800791e:	b2db      	uxtb	r3, r3
 8007920:	2b00      	cmp	r3, #0
 8007922:	d015      	beq.n	8007950 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f022 0204 	bic.w	r2, r2, #4
 8007932:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007938:	f003 031f 	and.w	r3, r3, #31
 800793c:	2208      	movs	r2, #8
 800793e:	409a      	lsls	r2, r3
 8007940:	6a3b      	ldr	r3, [r7, #32]
 8007942:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007948:	f043 0201 	orr.w	r2, r3, #1
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007954:	f003 031f 	and.w	r3, r3, #31
 8007958:	69ba      	ldr	r2, [r7, #24]
 800795a:	fa22 f303 	lsr.w	r3, r2, r3
 800795e:	f003 0301 	and.w	r3, r3, #1
 8007962:	2b00      	cmp	r3, #0
 8007964:	d06e      	beq.n	8007a44 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4a69      	ldr	r2, [pc, #420]	; (8007b10 <HAL_DMA_IRQHandler+0x3f8>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d04a      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a67      	ldr	r2, [pc, #412]	; (8007b14 <HAL_DMA_IRQHandler+0x3fc>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d045      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a66      	ldr	r2, [pc, #408]	; (8007b18 <HAL_DMA_IRQHandler+0x400>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d040      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a64      	ldr	r2, [pc, #400]	; (8007b1c <HAL_DMA_IRQHandler+0x404>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d03b      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a63      	ldr	r2, [pc, #396]	; (8007b20 <HAL_DMA_IRQHandler+0x408>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d036      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a61      	ldr	r2, [pc, #388]	; (8007b24 <HAL_DMA_IRQHandler+0x40c>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d031      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a60      	ldr	r2, [pc, #384]	; (8007b28 <HAL_DMA_IRQHandler+0x410>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d02c      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a5e      	ldr	r2, [pc, #376]	; (8007b2c <HAL_DMA_IRQHandler+0x414>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d027      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	4a5d      	ldr	r2, [pc, #372]	; (8007b30 <HAL_DMA_IRQHandler+0x418>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d022      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a5b      	ldr	r2, [pc, #364]	; (8007b34 <HAL_DMA_IRQHandler+0x41c>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d01d      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a5a      	ldr	r2, [pc, #360]	; (8007b38 <HAL_DMA_IRQHandler+0x420>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d018      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a58      	ldr	r2, [pc, #352]	; (8007b3c <HAL_DMA_IRQHandler+0x424>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d013      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a57      	ldr	r2, [pc, #348]	; (8007b40 <HAL_DMA_IRQHandler+0x428>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d00e      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a55      	ldr	r2, [pc, #340]	; (8007b44 <HAL_DMA_IRQHandler+0x42c>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d009      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a54      	ldr	r2, [pc, #336]	; (8007b48 <HAL_DMA_IRQHandler+0x430>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d004      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x2ee>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a52      	ldr	r2, [pc, #328]	; (8007b4c <HAL_DMA_IRQHandler+0x434>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d10a      	bne.n	8007a1c <HAL_DMA_IRQHandler+0x304>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	695b      	ldr	r3, [r3, #20]
 8007a0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	bf14      	ite	ne
 8007a14:	2301      	movne	r3, #1
 8007a16:	2300      	moveq	r3, #0
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	e003      	b.n	8007a24 <HAL_DMA_IRQHandler+0x30c>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	2300      	movs	r3, #0
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d00d      	beq.n	8007a44 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a2c:	f003 031f 	and.w	r3, r3, #31
 8007a30:	2201      	movs	r2, #1
 8007a32:	409a      	lsls	r2, r3
 8007a34:	6a3b      	ldr	r3, [r7, #32]
 8007a36:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a3c:	f043 0202 	orr.w	r2, r3, #2
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a48:	f003 031f 	and.w	r3, r3, #31
 8007a4c:	2204      	movs	r2, #4
 8007a4e:	409a      	lsls	r2, r3
 8007a50:	69bb      	ldr	r3, [r7, #24]
 8007a52:	4013      	ands	r3, r2
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	f000 808f 	beq.w	8007b78 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4a2c      	ldr	r2, [pc, #176]	; (8007b10 <HAL_DMA_IRQHandler+0x3f8>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d04a      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4a2a      	ldr	r2, [pc, #168]	; (8007b14 <HAL_DMA_IRQHandler+0x3fc>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d045      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4a29      	ldr	r2, [pc, #164]	; (8007b18 <HAL_DMA_IRQHandler+0x400>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d040      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4a27      	ldr	r2, [pc, #156]	; (8007b1c <HAL_DMA_IRQHandler+0x404>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d03b      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a26      	ldr	r2, [pc, #152]	; (8007b20 <HAL_DMA_IRQHandler+0x408>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d036      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a24      	ldr	r2, [pc, #144]	; (8007b24 <HAL_DMA_IRQHandler+0x40c>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d031      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a23      	ldr	r2, [pc, #140]	; (8007b28 <HAL_DMA_IRQHandler+0x410>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d02c      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4a21      	ldr	r2, [pc, #132]	; (8007b2c <HAL_DMA_IRQHandler+0x414>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d027      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a20      	ldr	r2, [pc, #128]	; (8007b30 <HAL_DMA_IRQHandler+0x418>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d022      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a1e      	ldr	r2, [pc, #120]	; (8007b34 <HAL_DMA_IRQHandler+0x41c>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d01d      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a1d      	ldr	r2, [pc, #116]	; (8007b38 <HAL_DMA_IRQHandler+0x420>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d018      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a1b      	ldr	r2, [pc, #108]	; (8007b3c <HAL_DMA_IRQHandler+0x424>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d013      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a1a      	ldr	r2, [pc, #104]	; (8007b40 <HAL_DMA_IRQHandler+0x428>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d00e      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a18      	ldr	r2, [pc, #96]	; (8007b44 <HAL_DMA_IRQHandler+0x42c>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d009      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a17      	ldr	r2, [pc, #92]	; (8007b48 <HAL_DMA_IRQHandler+0x430>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d004      	beq.n	8007afa <HAL_DMA_IRQHandler+0x3e2>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a15      	ldr	r2, [pc, #84]	; (8007b4c <HAL_DMA_IRQHandler+0x434>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d12a      	bne.n	8007b50 <HAL_DMA_IRQHandler+0x438>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f003 0302 	and.w	r3, r3, #2
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	bf14      	ite	ne
 8007b08:	2301      	movne	r3, #1
 8007b0a:	2300      	moveq	r3, #0
 8007b0c:	b2db      	uxtb	r3, r3
 8007b0e:	e023      	b.n	8007b58 <HAL_DMA_IRQHandler+0x440>
 8007b10:	40020010 	.word	0x40020010
 8007b14:	40020028 	.word	0x40020028
 8007b18:	40020040 	.word	0x40020040
 8007b1c:	40020058 	.word	0x40020058
 8007b20:	40020070 	.word	0x40020070
 8007b24:	40020088 	.word	0x40020088
 8007b28:	400200a0 	.word	0x400200a0
 8007b2c:	400200b8 	.word	0x400200b8
 8007b30:	40020410 	.word	0x40020410
 8007b34:	40020428 	.word	0x40020428
 8007b38:	40020440 	.word	0x40020440
 8007b3c:	40020458 	.word	0x40020458
 8007b40:	40020470 	.word	0x40020470
 8007b44:	40020488 	.word	0x40020488
 8007b48:	400204a0 	.word	0x400204a0
 8007b4c:	400204b8 	.word	0x400204b8
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	2300      	movs	r3, #0
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d00d      	beq.n	8007b78 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b60:	f003 031f 	and.w	r3, r3, #31
 8007b64:	2204      	movs	r2, #4
 8007b66:	409a      	lsls	r2, r3
 8007b68:	6a3b      	ldr	r3, [r7, #32]
 8007b6a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b70:	f043 0204 	orr.w	r2, r3, #4
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b7c:	f003 031f 	and.w	r3, r3, #31
 8007b80:	2210      	movs	r2, #16
 8007b82:	409a      	lsls	r2, r3
 8007b84:	69bb      	ldr	r3, [r7, #24]
 8007b86:	4013      	ands	r3, r2
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	f000 80a6 	beq.w	8007cda <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a85      	ldr	r2, [pc, #532]	; (8007da8 <HAL_DMA_IRQHandler+0x690>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d04a      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a83      	ldr	r2, [pc, #524]	; (8007dac <HAL_DMA_IRQHandler+0x694>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d045      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a82      	ldr	r2, [pc, #520]	; (8007db0 <HAL_DMA_IRQHandler+0x698>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d040      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a80      	ldr	r2, [pc, #512]	; (8007db4 <HAL_DMA_IRQHandler+0x69c>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d03b      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4a7f      	ldr	r2, [pc, #508]	; (8007db8 <HAL_DMA_IRQHandler+0x6a0>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d036      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a7d      	ldr	r2, [pc, #500]	; (8007dbc <HAL_DMA_IRQHandler+0x6a4>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d031      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a7c      	ldr	r2, [pc, #496]	; (8007dc0 <HAL_DMA_IRQHandler+0x6a8>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d02c      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a7a      	ldr	r2, [pc, #488]	; (8007dc4 <HAL_DMA_IRQHandler+0x6ac>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d027      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a79      	ldr	r2, [pc, #484]	; (8007dc8 <HAL_DMA_IRQHandler+0x6b0>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d022      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a77      	ldr	r2, [pc, #476]	; (8007dcc <HAL_DMA_IRQHandler+0x6b4>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d01d      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a76      	ldr	r2, [pc, #472]	; (8007dd0 <HAL_DMA_IRQHandler+0x6b8>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d018      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a74      	ldr	r2, [pc, #464]	; (8007dd4 <HAL_DMA_IRQHandler+0x6bc>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d013      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a73      	ldr	r2, [pc, #460]	; (8007dd8 <HAL_DMA_IRQHandler+0x6c0>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d00e      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a71      	ldr	r2, [pc, #452]	; (8007ddc <HAL_DMA_IRQHandler+0x6c4>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d009      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a70      	ldr	r2, [pc, #448]	; (8007de0 <HAL_DMA_IRQHandler+0x6c8>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d004      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x516>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a6e      	ldr	r2, [pc, #440]	; (8007de4 <HAL_DMA_IRQHandler+0x6cc>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d10a      	bne.n	8007c44 <HAL_DMA_IRQHandler+0x52c>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f003 0308 	and.w	r3, r3, #8
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	bf14      	ite	ne
 8007c3c:	2301      	movne	r3, #1
 8007c3e:	2300      	moveq	r3, #0
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	e009      	b.n	8007c58 <HAL_DMA_IRQHandler+0x540>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 0304 	and.w	r3, r3, #4
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	bf14      	ite	ne
 8007c52:	2301      	movne	r3, #1
 8007c54:	2300      	moveq	r3, #0
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d03e      	beq.n	8007cda <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c60:	f003 031f 	and.w	r3, r3, #31
 8007c64:	2210      	movs	r2, #16
 8007c66:	409a      	lsls	r2, r3
 8007c68:	6a3b      	ldr	r3, [r7, #32]
 8007c6a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d018      	beq.n	8007cac <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d108      	bne.n	8007c9a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d024      	beq.n	8007cda <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	4798      	blx	r3
 8007c98:	e01f      	b.n	8007cda <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d01b      	beq.n	8007cda <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	4798      	blx	r3
 8007caa:	e016      	b.n	8007cda <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d107      	bne.n	8007cca <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f022 0208 	bic.w	r2, r2, #8
 8007cc8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d003      	beq.n	8007cda <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cde:	f003 031f 	and.w	r3, r3, #31
 8007ce2:	2220      	movs	r2, #32
 8007ce4:	409a      	lsls	r2, r3
 8007ce6:	69bb      	ldr	r3, [r7, #24]
 8007ce8:	4013      	ands	r3, r2
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	f000 8110 	beq.w	8007f10 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a2c      	ldr	r2, [pc, #176]	; (8007da8 <HAL_DMA_IRQHandler+0x690>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d04a      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4a2b      	ldr	r2, [pc, #172]	; (8007dac <HAL_DMA_IRQHandler+0x694>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d045      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a29      	ldr	r2, [pc, #164]	; (8007db0 <HAL_DMA_IRQHandler+0x698>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d040      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a28      	ldr	r2, [pc, #160]	; (8007db4 <HAL_DMA_IRQHandler+0x69c>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d03b      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a26      	ldr	r2, [pc, #152]	; (8007db8 <HAL_DMA_IRQHandler+0x6a0>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d036      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a25      	ldr	r2, [pc, #148]	; (8007dbc <HAL_DMA_IRQHandler+0x6a4>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d031      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a23      	ldr	r2, [pc, #140]	; (8007dc0 <HAL_DMA_IRQHandler+0x6a8>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d02c      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a22      	ldr	r2, [pc, #136]	; (8007dc4 <HAL_DMA_IRQHandler+0x6ac>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d027      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a20      	ldr	r2, [pc, #128]	; (8007dc8 <HAL_DMA_IRQHandler+0x6b0>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d022      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a1f      	ldr	r2, [pc, #124]	; (8007dcc <HAL_DMA_IRQHandler+0x6b4>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d01d      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a1d      	ldr	r2, [pc, #116]	; (8007dd0 <HAL_DMA_IRQHandler+0x6b8>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d018      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a1c      	ldr	r2, [pc, #112]	; (8007dd4 <HAL_DMA_IRQHandler+0x6bc>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d013      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a1a      	ldr	r2, [pc, #104]	; (8007dd8 <HAL_DMA_IRQHandler+0x6c0>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d00e      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a19      	ldr	r2, [pc, #100]	; (8007ddc <HAL_DMA_IRQHandler+0x6c4>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d009      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a17      	ldr	r2, [pc, #92]	; (8007de0 <HAL_DMA_IRQHandler+0x6c8>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d004      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x678>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a16      	ldr	r2, [pc, #88]	; (8007de4 <HAL_DMA_IRQHandler+0x6cc>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d12b      	bne.n	8007de8 <HAL_DMA_IRQHandler+0x6d0>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f003 0310 	and.w	r3, r3, #16
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	bf14      	ite	ne
 8007d9e:	2301      	movne	r3, #1
 8007da0:	2300      	moveq	r3, #0
 8007da2:	b2db      	uxtb	r3, r3
 8007da4:	e02a      	b.n	8007dfc <HAL_DMA_IRQHandler+0x6e4>
 8007da6:	bf00      	nop
 8007da8:	40020010 	.word	0x40020010
 8007dac:	40020028 	.word	0x40020028
 8007db0:	40020040 	.word	0x40020040
 8007db4:	40020058 	.word	0x40020058
 8007db8:	40020070 	.word	0x40020070
 8007dbc:	40020088 	.word	0x40020088
 8007dc0:	400200a0 	.word	0x400200a0
 8007dc4:	400200b8 	.word	0x400200b8
 8007dc8:	40020410 	.word	0x40020410
 8007dcc:	40020428 	.word	0x40020428
 8007dd0:	40020440 	.word	0x40020440
 8007dd4:	40020458 	.word	0x40020458
 8007dd8:	40020470 	.word	0x40020470
 8007ddc:	40020488 	.word	0x40020488
 8007de0:	400204a0 	.word	0x400204a0
 8007de4:	400204b8 	.word	0x400204b8
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f003 0302 	and.w	r3, r3, #2
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	bf14      	ite	ne
 8007df6:	2301      	movne	r3, #1
 8007df8:	2300      	moveq	r3, #0
 8007dfa:	b2db      	uxtb	r3, r3
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	f000 8087 	beq.w	8007f10 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e06:	f003 031f 	and.w	r3, r3, #31
 8007e0a:	2220      	movs	r2, #32
 8007e0c:	409a      	lsls	r2, r3
 8007e0e:	6a3b      	ldr	r3, [r7, #32]
 8007e10:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	2b04      	cmp	r3, #4
 8007e1c:	d139      	bne.n	8007e92 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	681a      	ldr	r2, [r3, #0]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f022 0216 	bic.w	r2, r2, #22
 8007e2c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	695a      	ldr	r2, [r3, #20]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007e3c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d103      	bne.n	8007e4e <HAL_DMA_IRQHandler+0x736>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d007      	beq.n	8007e5e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	681a      	ldr	r2, [r3, #0]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f022 0208 	bic.w	r2, r2, #8
 8007e5c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e62:	f003 031f 	and.w	r3, r3, #31
 8007e66:	223f      	movs	r2, #63	; 0x3f
 8007e68:	409a      	lsls	r2, r3
 8007e6a:	6a3b      	ldr	r3, [r7, #32]
 8007e6c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2201      	movs	r2, #1
 8007e72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	f000 834a 	beq.w	800851c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	4798      	blx	r3
          }
          return;
 8007e90:	e344      	b.n	800851c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d018      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d108      	bne.n	8007ec0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d02c      	beq.n	8007f10 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	4798      	blx	r3
 8007ebe:	e027      	b.n	8007f10 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d023      	beq.n	8007f10 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	4798      	blx	r3
 8007ed0:	e01e      	b.n	8007f10 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d10f      	bne.n	8007f00 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f022 0210 	bic.w	r2, r2, #16
 8007eee:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2200      	movs	r2, #0
 8007efc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d003      	beq.n	8007f10 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	f000 8306 	beq.w	8008526 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f1e:	f003 0301 	and.w	r3, r3, #1
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	f000 8088 	beq.w	8008038 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2204      	movs	r2, #4
 8007f2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a7a      	ldr	r2, [pc, #488]	; (8008120 <HAL_DMA_IRQHandler+0xa08>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d04a      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a79      	ldr	r2, [pc, #484]	; (8008124 <HAL_DMA_IRQHandler+0xa0c>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d045      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a77      	ldr	r2, [pc, #476]	; (8008128 <HAL_DMA_IRQHandler+0xa10>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d040      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4a76      	ldr	r2, [pc, #472]	; (800812c <HAL_DMA_IRQHandler+0xa14>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d03b      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a74      	ldr	r2, [pc, #464]	; (8008130 <HAL_DMA_IRQHandler+0xa18>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d036      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a73      	ldr	r2, [pc, #460]	; (8008134 <HAL_DMA_IRQHandler+0xa1c>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d031      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a71      	ldr	r2, [pc, #452]	; (8008138 <HAL_DMA_IRQHandler+0xa20>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d02c      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4a70      	ldr	r2, [pc, #448]	; (800813c <HAL_DMA_IRQHandler+0xa24>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d027      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a6e      	ldr	r2, [pc, #440]	; (8008140 <HAL_DMA_IRQHandler+0xa28>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d022      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4a6d      	ldr	r2, [pc, #436]	; (8008144 <HAL_DMA_IRQHandler+0xa2c>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d01d      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a6b      	ldr	r2, [pc, #428]	; (8008148 <HAL_DMA_IRQHandler+0xa30>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d018      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	4a6a      	ldr	r2, [pc, #424]	; (800814c <HAL_DMA_IRQHandler+0xa34>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d013      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a68      	ldr	r2, [pc, #416]	; (8008150 <HAL_DMA_IRQHandler+0xa38>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d00e      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a67      	ldr	r2, [pc, #412]	; (8008154 <HAL_DMA_IRQHandler+0xa3c>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d009      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a65      	ldr	r2, [pc, #404]	; (8008158 <HAL_DMA_IRQHandler+0xa40>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d004      	beq.n	8007fd0 <HAL_DMA_IRQHandler+0x8b8>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a64      	ldr	r2, [pc, #400]	; (800815c <HAL_DMA_IRQHandler+0xa44>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d108      	bne.n	8007fe2 <HAL_DMA_IRQHandler+0x8ca>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	681a      	ldr	r2, [r3, #0]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f022 0201 	bic.w	r2, r2, #1
 8007fde:	601a      	str	r2, [r3, #0]
 8007fe0:	e007      	b.n	8007ff2 <HAL_DMA_IRQHandler+0x8da>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	681a      	ldr	r2, [r3, #0]
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f022 0201 	bic.w	r2, r2, #1
 8007ff0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	60fb      	str	r3, [r7, #12]
 8007ff8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d307      	bcc.n	800800e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f003 0301 	and.w	r3, r3, #1
 8008008:	2b00      	cmp	r3, #0
 800800a:	d1f2      	bne.n	8007ff2 <HAL_DMA_IRQHandler+0x8da>
 800800c:	e000      	b.n	8008010 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800800e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f003 0301 	and.w	r3, r3, #1
 800801a:	2b00      	cmp	r3, #0
 800801c:	d004      	beq.n	8008028 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2203      	movs	r2, #3
 8008022:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8008026:	e003      	b.n	8008030 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2200      	movs	r2, #0
 8008034:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800803c:	2b00      	cmp	r3, #0
 800803e:	f000 8272 	beq.w	8008526 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	4798      	blx	r3
 800804a:	e26c      	b.n	8008526 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4a43      	ldr	r2, [pc, #268]	; (8008160 <HAL_DMA_IRQHandler+0xa48>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d022      	beq.n	800809c <HAL_DMA_IRQHandler+0x984>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4a42      	ldr	r2, [pc, #264]	; (8008164 <HAL_DMA_IRQHandler+0xa4c>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d01d      	beq.n	800809c <HAL_DMA_IRQHandler+0x984>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a40      	ldr	r2, [pc, #256]	; (8008168 <HAL_DMA_IRQHandler+0xa50>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d018      	beq.n	800809c <HAL_DMA_IRQHandler+0x984>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4a3f      	ldr	r2, [pc, #252]	; (800816c <HAL_DMA_IRQHandler+0xa54>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d013      	beq.n	800809c <HAL_DMA_IRQHandler+0x984>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a3d      	ldr	r2, [pc, #244]	; (8008170 <HAL_DMA_IRQHandler+0xa58>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d00e      	beq.n	800809c <HAL_DMA_IRQHandler+0x984>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	4a3c      	ldr	r2, [pc, #240]	; (8008174 <HAL_DMA_IRQHandler+0xa5c>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d009      	beq.n	800809c <HAL_DMA_IRQHandler+0x984>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a3a      	ldr	r2, [pc, #232]	; (8008178 <HAL_DMA_IRQHandler+0xa60>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d004      	beq.n	800809c <HAL_DMA_IRQHandler+0x984>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a39      	ldr	r2, [pc, #228]	; (800817c <HAL_DMA_IRQHandler+0xa64>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d101      	bne.n	80080a0 <HAL_DMA_IRQHandler+0x988>
 800809c:	2301      	movs	r3, #1
 800809e:	e000      	b.n	80080a2 <HAL_DMA_IRQHandler+0x98a>
 80080a0:	2300      	movs	r3, #0
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	f000 823f 	beq.w	8008526 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80080b4:	f003 031f 	and.w	r3, r3, #31
 80080b8:	2204      	movs	r2, #4
 80080ba:	409a      	lsls	r2, r3
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	4013      	ands	r3, r2
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	f000 80cd 	beq.w	8008260 <HAL_DMA_IRQHandler+0xb48>
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	f003 0304 	and.w	r3, r3, #4
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	f000 80c7 	beq.w	8008260 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80080d6:	f003 031f 	and.w	r3, r3, #31
 80080da:	2204      	movs	r2, #4
 80080dc:	409a      	lsls	r2, r3
 80080de:	69fb      	ldr	r3, [r7, #28]
 80080e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d049      	beq.n	8008180 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d109      	bne.n	800810a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	f000 8210 	beq.w	8008520 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008108:	e20a      	b.n	8008520 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800810e:	2b00      	cmp	r3, #0
 8008110:	f000 8206 	beq.w	8008520 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800811c:	e200      	b.n	8008520 <HAL_DMA_IRQHandler+0xe08>
 800811e:	bf00      	nop
 8008120:	40020010 	.word	0x40020010
 8008124:	40020028 	.word	0x40020028
 8008128:	40020040 	.word	0x40020040
 800812c:	40020058 	.word	0x40020058
 8008130:	40020070 	.word	0x40020070
 8008134:	40020088 	.word	0x40020088
 8008138:	400200a0 	.word	0x400200a0
 800813c:	400200b8 	.word	0x400200b8
 8008140:	40020410 	.word	0x40020410
 8008144:	40020428 	.word	0x40020428
 8008148:	40020440 	.word	0x40020440
 800814c:	40020458 	.word	0x40020458
 8008150:	40020470 	.word	0x40020470
 8008154:	40020488 	.word	0x40020488
 8008158:	400204a0 	.word	0x400204a0
 800815c:	400204b8 	.word	0x400204b8
 8008160:	58025408 	.word	0x58025408
 8008164:	5802541c 	.word	0x5802541c
 8008168:	58025430 	.word	0x58025430
 800816c:	58025444 	.word	0x58025444
 8008170:	58025458 	.word	0x58025458
 8008174:	5802546c 	.word	0x5802546c
 8008178:	58025480 	.word	0x58025480
 800817c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	f003 0320 	and.w	r3, r3, #32
 8008186:	2b00      	cmp	r3, #0
 8008188:	d160      	bne.n	800824c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a7f      	ldr	r2, [pc, #508]	; (800838c <HAL_DMA_IRQHandler+0xc74>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d04a      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a7d      	ldr	r2, [pc, #500]	; (8008390 <HAL_DMA_IRQHandler+0xc78>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d045      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a7c      	ldr	r2, [pc, #496]	; (8008394 <HAL_DMA_IRQHandler+0xc7c>)
 80081a4:	4293      	cmp	r3, r2
 80081a6:	d040      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4a7a      	ldr	r2, [pc, #488]	; (8008398 <HAL_DMA_IRQHandler+0xc80>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d03b      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a79      	ldr	r2, [pc, #484]	; (800839c <HAL_DMA_IRQHandler+0xc84>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d036      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4a77      	ldr	r2, [pc, #476]	; (80083a0 <HAL_DMA_IRQHandler+0xc88>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d031      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a76      	ldr	r2, [pc, #472]	; (80083a4 <HAL_DMA_IRQHandler+0xc8c>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d02c      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a74      	ldr	r2, [pc, #464]	; (80083a8 <HAL_DMA_IRQHandler+0xc90>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d027      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a73      	ldr	r2, [pc, #460]	; (80083ac <HAL_DMA_IRQHandler+0xc94>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d022      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4a71      	ldr	r2, [pc, #452]	; (80083b0 <HAL_DMA_IRQHandler+0xc98>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d01d      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a70      	ldr	r2, [pc, #448]	; (80083b4 <HAL_DMA_IRQHandler+0xc9c>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d018      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a6e      	ldr	r2, [pc, #440]	; (80083b8 <HAL_DMA_IRQHandler+0xca0>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d013      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a6d      	ldr	r2, [pc, #436]	; (80083bc <HAL_DMA_IRQHandler+0xca4>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d00e      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a6b      	ldr	r2, [pc, #428]	; (80083c0 <HAL_DMA_IRQHandler+0xca8>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d009      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a6a      	ldr	r2, [pc, #424]	; (80083c4 <HAL_DMA_IRQHandler+0xcac>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d004      	beq.n	800822a <HAL_DMA_IRQHandler+0xb12>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a68      	ldr	r2, [pc, #416]	; (80083c8 <HAL_DMA_IRQHandler+0xcb0>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d108      	bne.n	800823c <HAL_DMA_IRQHandler+0xb24>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	681a      	ldr	r2, [r3, #0]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f022 0208 	bic.w	r2, r2, #8
 8008238:	601a      	str	r2, [r3, #0]
 800823a:	e007      	b.n	800824c <HAL_DMA_IRQHandler+0xb34>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	681a      	ldr	r2, [r3, #0]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f022 0204 	bic.w	r2, r2, #4
 800824a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008250:	2b00      	cmp	r3, #0
 8008252:	f000 8165 	beq.w	8008520 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800825e:	e15f      	b.n	8008520 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008264:	f003 031f 	and.w	r3, r3, #31
 8008268:	2202      	movs	r2, #2
 800826a:	409a      	lsls	r2, r3
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	4013      	ands	r3, r2
 8008270:	2b00      	cmp	r3, #0
 8008272:	f000 80c5 	beq.w	8008400 <HAL_DMA_IRQHandler+0xce8>
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	f003 0302 	and.w	r3, r3, #2
 800827c:	2b00      	cmp	r3, #0
 800827e:	f000 80bf 	beq.w	8008400 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008286:	f003 031f 	and.w	r3, r3, #31
 800828a:	2202      	movs	r2, #2
 800828c:	409a      	lsls	r2, r3
 800828e:	69fb      	ldr	r3, [r7, #28]
 8008290:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008298:	2b00      	cmp	r3, #0
 800829a:	d018      	beq.n	80082ce <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d109      	bne.n	80082ba <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	f000 813a 	beq.w	8008524 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80082b8:	e134      	b.n	8008524 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082be:	2b00      	cmp	r3, #0
 80082c0:	f000 8130 	beq.w	8008524 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80082cc:	e12a      	b.n	8008524 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80082ce:	693b      	ldr	r3, [r7, #16]
 80082d0:	f003 0320 	and.w	r3, r3, #32
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	f040 8089 	bne.w	80083ec <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a2b      	ldr	r2, [pc, #172]	; (800838c <HAL_DMA_IRQHandler+0xc74>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d04a      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a29      	ldr	r2, [pc, #164]	; (8008390 <HAL_DMA_IRQHandler+0xc78>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d045      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a28      	ldr	r2, [pc, #160]	; (8008394 <HAL_DMA_IRQHandler+0xc7c>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d040      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a26      	ldr	r2, [pc, #152]	; (8008398 <HAL_DMA_IRQHandler+0xc80>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d03b      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a25      	ldr	r2, [pc, #148]	; (800839c <HAL_DMA_IRQHandler+0xc84>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d036      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a23      	ldr	r2, [pc, #140]	; (80083a0 <HAL_DMA_IRQHandler+0xc88>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d031      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a22      	ldr	r2, [pc, #136]	; (80083a4 <HAL_DMA_IRQHandler+0xc8c>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d02c      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a20      	ldr	r2, [pc, #128]	; (80083a8 <HAL_DMA_IRQHandler+0xc90>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d027      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a1f      	ldr	r2, [pc, #124]	; (80083ac <HAL_DMA_IRQHandler+0xc94>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d022      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a1d      	ldr	r2, [pc, #116]	; (80083b0 <HAL_DMA_IRQHandler+0xc98>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d01d      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a1c      	ldr	r2, [pc, #112]	; (80083b4 <HAL_DMA_IRQHandler+0xc9c>)
 8008344:	4293      	cmp	r3, r2
 8008346:	d018      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a1a      	ldr	r2, [pc, #104]	; (80083b8 <HAL_DMA_IRQHandler+0xca0>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d013      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a19      	ldr	r2, [pc, #100]	; (80083bc <HAL_DMA_IRQHandler+0xca4>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d00e      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4a17      	ldr	r2, [pc, #92]	; (80083c0 <HAL_DMA_IRQHandler+0xca8>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d009      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	4a16      	ldr	r2, [pc, #88]	; (80083c4 <HAL_DMA_IRQHandler+0xcac>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d004      	beq.n	800837a <HAL_DMA_IRQHandler+0xc62>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	4a14      	ldr	r2, [pc, #80]	; (80083c8 <HAL_DMA_IRQHandler+0xcb0>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d128      	bne.n	80083cc <HAL_DMA_IRQHandler+0xcb4>
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	681a      	ldr	r2, [r3, #0]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f022 0214 	bic.w	r2, r2, #20
 8008388:	601a      	str	r2, [r3, #0]
 800838a:	e027      	b.n	80083dc <HAL_DMA_IRQHandler+0xcc4>
 800838c:	40020010 	.word	0x40020010
 8008390:	40020028 	.word	0x40020028
 8008394:	40020040 	.word	0x40020040
 8008398:	40020058 	.word	0x40020058
 800839c:	40020070 	.word	0x40020070
 80083a0:	40020088 	.word	0x40020088
 80083a4:	400200a0 	.word	0x400200a0
 80083a8:	400200b8 	.word	0x400200b8
 80083ac:	40020410 	.word	0x40020410
 80083b0:	40020428 	.word	0x40020428
 80083b4:	40020440 	.word	0x40020440
 80083b8:	40020458 	.word	0x40020458
 80083bc:	40020470 	.word	0x40020470
 80083c0:	40020488 	.word	0x40020488
 80083c4:	400204a0 	.word	0x400204a0
 80083c8:	400204b8 	.word	0x400204b8
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	681a      	ldr	r2, [r3, #0]
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f022 020a 	bic.w	r2, r2, #10
 80083da:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2201      	movs	r2, #1
 80083e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2200      	movs	r2, #0
 80083e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	f000 8097 	beq.w	8008524 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80083fe:	e091      	b.n	8008524 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008404:	f003 031f 	and.w	r3, r3, #31
 8008408:	2208      	movs	r2, #8
 800840a:	409a      	lsls	r2, r3
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	4013      	ands	r3, r2
 8008410:	2b00      	cmp	r3, #0
 8008412:	f000 8088 	beq.w	8008526 <HAL_DMA_IRQHandler+0xe0e>
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	f003 0308 	and.w	r3, r3, #8
 800841c:	2b00      	cmp	r3, #0
 800841e:	f000 8082 	beq.w	8008526 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	4a41      	ldr	r2, [pc, #260]	; (800852c <HAL_DMA_IRQHandler+0xe14>)
 8008428:	4293      	cmp	r3, r2
 800842a:	d04a      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a3f      	ldr	r2, [pc, #252]	; (8008530 <HAL_DMA_IRQHandler+0xe18>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d045      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4a3e      	ldr	r2, [pc, #248]	; (8008534 <HAL_DMA_IRQHandler+0xe1c>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d040      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a3c      	ldr	r2, [pc, #240]	; (8008538 <HAL_DMA_IRQHandler+0xe20>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d03b      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a3b      	ldr	r2, [pc, #236]	; (800853c <HAL_DMA_IRQHandler+0xe24>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d036      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a39      	ldr	r2, [pc, #228]	; (8008540 <HAL_DMA_IRQHandler+0xe28>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d031      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a38      	ldr	r2, [pc, #224]	; (8008544 <HAL_DMA_IRQHandler+0xe2c>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d02c      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a36      	ldr	r2, [pc, #216]	; (8008548 <HAL_DMA_IRQHandler+0xe30>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d027      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a35      	ldr	r2, [pc, #212]	; (800854c <HAL_DMA_IRQHandler+0xe34>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d022      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a33      	ldr	r2, [pc, #204]	; (8008550 <HAL_DMA_IRQHandler+0xe38>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d01d      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a32      	ldr	r2, [pc, #200]	; (8008554 <HAL_DMA_IRQHandler+0xe3c>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d018      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a30      	ldr	r2, [pc, #192]	; (8008558 <HAL_DMA_IRQHandler+0xe40>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d013      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a2f      	ldr	r2, [pc, #188]	; (800855c <HAL_DMA_IRQHandler+0xe44>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d00e      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a2d      	ldr	r2, [pc, #180]	; (8008560 <HAL_DMA_IRQHandler+0xe48>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d009      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a2c      	ldr	r2, [pc, #176]	; (8008564 <HAL_DMA_IRQHandler+0xe4c>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d004      	beq.n	80084c2 <HAL_DMA_IRQHandler+0xdaa>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a2a      	ldr	r2, [pc, #168]	; (8008568 <HAL_DMA_IRQHandler+0xe50>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d108      	bne.n	80084d4 <HAL_DMA_IRQHandler+0xdbc>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	681a      	ldr	r2, [r3, #0]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f022 021c 	bic.w	r2, r2, #28
 80084d0:	601a      	str	r2, [r3, #0]
 80084d2:	e007      	b.n	80084e4 <HAL_DMA_IRQHandler+0xdcc>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	681a      	ldr	r2, [r3, #0]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f022 020e 	bic.w	r2, r2, #14
 80084e2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084e8:	f003 031f 	and.w	r3, r3, #31
 80084ec:	2201      	movs	r2, #1
 80084ee:	409a      	lsls	r2, r3
 80084f0:	69fb      	ldr	r3, [r7, #28]
 80084f2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2201      	movs	r2, #1
 80084fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2200      	movs	r2, #0
 8008506:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800850e:	2b00      	cmp	r3, #0
 8008510:	d009      	beq.n	8008526 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	4798      	blx	r3
 800851a:	e004      	b.n	8008526 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800851c:	bf00      	nop
 800851e:	e002      	b.n	8008526 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008520:	bf00      	nop
 8008522:	e000      	b.n	8008526 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008524:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008526:	3728      	adds	r7, #40	; 0x28
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}
 800852c:	40020010 	.word	0x40020010
 8008530:	40020028 	.word	0x40020028
 8008534:	40020040 	.word	0x40020040
 8008538:	40020058 	.word	0x40020058
 800853c:	40020070 	.word	0x40020070
 8008540:	40020088 	.word	0x40020088
 8008544:	400200a0 	.word	0x400200a0
 8008548:	400200b8 	.word	0x400200b8
 800854c:	40020410 	.word	0x40020410
 8008550:	40020428 	.word	0x40020428
 8008554:	40020440 	.word	0x40020440
 8008558:	40020458 	.word	0x40020458
 800855c:	40020470 	.word	0x40020470
 8008560:	40020488 	.word	0x40020488
 8008564:	400204a0 	.word	0x400204a0
 8008568:	400204b8 	.word	0x400204b8

0800856c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800856c:	b480      	push	{r7}
 800856e:	b083      	sub	sp, #12
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8008578:	4618      	mov	r0, r3
 800857a:	370c      	adds	r7, #12
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008584:	b480      	push	{r7}
 8008586:	b087      	sub	sp, #28
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	607a      	str	r2, [r7, #4]
 8008590:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008596:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800859c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a7f      	ldr	r2, [pc, #508]	; (80087a0 <DMA_SetConfig+0x21c>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d072      	beq.n	800868e <DMA_SetConfig+0x10a>
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a7d      	ldr	r2, [pc, #500]	; (80087a4 <DMA_SetConfig+0x220>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d06d      	beq.n	800868e <DMA_SetConfig+0x10a>
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a7c      	ldr	r2, [pc, #496]	; (80087a8 <DMA_SetConfig+0x224>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d068      	beq.n	800868e <DMA_SetConfig+0x10a>
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a7a      	ldr	r2, [pc, #488]	; (80087ac <DMA_SetConfig+0x228>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d063      	beq.n	800868e <DMA_SetConfig+0x10a>
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a79      	ldr	r2, [pc, #484]	; (80087b0 <DMA_SetConfig+0x22c>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d05e      	beq.n	800868e <DMA_SetConfig+0x10a>
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a77      	ldr	r2, [pc, #476]	; (80087b4 <DMA_SetConfig+0x230>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d059      	beq.n	800868e <DMA_SetConfig+0x10a>
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a76      	ldr	r2, [pc, #472]	; (80087b8 <DMA_SetConfig+0x234>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d054      	beq.n	800868e <DMA_SetConfig+0x10a>
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a74      	ldr	r2, [pc, #464]	; (80087bc <DMA_SetConfig+0x238>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d04f      	beq.n	800868e <DMA_SetConfig+0x10a>
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a73      	ldr	r2, [pc, #460]	; (80087c0 <DMA_SetConfig+0x23c>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d04a      	beq.n	800868e <DMA_SetConfig+0x10a>
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a71      	ldr	r2, [pc, #452]	; (80087c4 <DMA_SetConfig+0x240>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d045      	beq.n	800868e <DMA_SetConfig+0x10a>
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a70      	ldr	r2, [pc, #448]	; (80087c8 <DMA_SetConfig+0x244>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d040      	beq.n	800868e <DMA_SetConfig+0x10a>
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a6e      	ldr	r2, [pc, #440]	; (80087cc <DMA_SetConfig+0x248>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d03b      	beq.n	800868e <DMA_SetConfig+0x10a>
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a6d      	ldr	r2, [pc, #436]	; (80087d0 <DMA_SetConfig+0x24c>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d036      	beq.n	800868e <DMA_SetConfig+0x10a>
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a6b      	ldr	r2, [pc, #428]	; (80087d4 <DMA_SetConfig+0x250>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d031      	beq.n	800868e <DMA_SetConfig+0x10a>
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a6a      	ldr	r2, [pc, #424]	; (80087d8 <DMA_SetConfig+0x254>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d02c      	beq.n	800868e <DMA_SetConfig+0x10a>
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a68      	ldr	r2, [pc, #416]	; (80087dc <DMA_SetConfig+0x258>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d027      	beq.n	800868e <DMA_SetConfig+0x10a>
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a67      	ldr	r2, [pc, #412]	; (80087e0 <DMA_SetConfig+0x25c>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d022      	beq.n	800868e <DMA_SetConfig+0x10a>
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a65      	ldr	r2, [pc, #404]	; (80087e4 <DMA_SetConfig+0x260>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d01d      	beq.n	800868e <DMA_SetConfig+0x10a>
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a64      	ldr	r2, [pc, #400]	; (80087e8 <DMA_SetConfig+0x264>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d018      	beq.n	800868e <DMA_SetConfig+0x10a>
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a62      	ldr	r2, [pc, #392]	; (80087ec <DMA_SetConfig+0x268>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d013      	beq.n	800868e <DMA_SetConfig+0x10a>
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a61      	ldr	r2, [pc, #388]	; (80087f0 <DMA_SetConfig+0x26c>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d00e      	beq.n	800868e <DMA_SetConfig+0x10a>
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a5f      	ldr	r2, [pc, #380]	; (80087f4 <DMA_SetConfig+0x270>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d009      	beq.n	800868e <DMA_SetConfig+0x10a>
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a5e      	ldr	r2, [pc, #376]	; (80087f8 <DMA_SetConfig+0x274>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d004      	beq.n	800868e <DMA_SetConfig+0x10a>
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a5c      	ldr	r2, [pc, #368]	; (80087fc <DMA_SetConfig+0x278>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d101      	bne.n	8008692 <DMA_SetConfig+0x10e>
 800868e:	2301      	movs	r3, #1
 8008690:	e000      	b.n	8008694 <DMA_SetConfig+0x110>
 8008692:	2300      	movs	r3, #0
 8008694:	2b00      	cmp	r3, #0
 8008696:	d00d      	beq.n	80086b4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800869c:	68fa      	ldr	r2, [r7, #12]
 800869e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80086a0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d004      	beq.n	80086b4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086ae:	68fa      	ldr	r2, [r7, #12]
 80086b0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80086b2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a39      	ldr	r2, [pc, #228]	; (80087a0 <DMA_SetConfig+0x21c>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d04a      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a38      	ldr	r2, [pc, #224]	; (80087a4 <DMA_SetConfig+0x220>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d045      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a36      	ldr	r2, [pc, #216]	; (80087a8 <DMA_SetConfig+0x224>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d040      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4a35      	ldr	r2, [pc, #212]	; (80087ac <DMA_SetConfig+0x228>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d03b      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a33      	ldr	r2, [pc, #204]	; (80087b0 <DMA_SetConfig+0x22c>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d036      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a32      	ldr	r2, [pc, #200]	; (80087b4 <DMA_SetConfig+0x230>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d031      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a30      	ldr	r2, [pc, #192]	; (80087b8 <DMA_SetConfig+0x234>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d02c      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a2f      	ldr	r2, [pc, #188]	; (80087bc <DMA_SetConfig+0x238>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d027      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a2d      	ldr	r2, [pc, #180]	; (80087c0 <DMA_SetConfig+0x23c>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d022      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a2c      	ldr	r2, [pc, #176]	; (80087c4 <DMA_SetConfig+0x240>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d01d      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a2a      	ldr	r2, [pc, #168]	; (80087c8 <DMA_SetConfig+0x244>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d018      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a29      	ldr	r2, [pc, #164]	; (80087cc <DMA_SetConfig+0x248>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d013      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a27      	ldr	r2, [pc, #156]	; (80087d0 <DMA_SetConfig+0x24c>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d00e      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a26      	ldr	r2, [pc, #152]	; (80087d4 <DMA_SetConfig+0x250>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d009      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a24      	ldr	r2, [pc, #144]	; (80087d8 <DMA_SetConfig+0x254>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d004      	beq.n	8008754 <DMA_SetConfig+0x1d0>
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a23      	ldr	r2, [pc, #140]	; (80087dc <DMA_SetConfig+0x258>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d101      	bne.n	8008758 <DMA_SetConfig+0x1d4>
 8008754:	2301      	movs	r3, #1
 8008756:	e000      	b.n	800875a <DMA_SetConfig+0x1d6>
 8008758:	2300      	movs	r3, #0
 800875a:	2b00      	cmp	r3, #0
 800875c:	d059      	beq.n	8008812 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008762:	f003 031f 	and.w	r3, r3, #31
 8008766:	223f      	movs	r2, #63	; 0x3f
 8008768:	409a      	lsls	r2, r3
 800876a:	697b      	ldr	r3, [r7, #20]
 800876c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	681a      	ldr	r2, [r3, #0]
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800877c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	683a      	ldr	r2, [r7, #0]
 8008784:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	2b40      	cmp	r3, #64	; 0x40
 800878c:	d138      	bne.n	8008800 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	687a      	ldr	r2, [r7, #4]
 8008794:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	68ba      	ldr	r2, [r7, #8]
 800879c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800879e:	e086      	b.n	80088ae <DMA_SetConfig+0x32a>
 80087a0:	40020010 	.word	0x40020010
 80087a4:	40020028 	.word	0x40020028
 80087a8:	40020040 	.word	0x40020040
 80087ac:	40020058 	.word	0x40020058
 80087b0:	40020070 	.word	0x40020070
 80087b4:	40020088 	.word	0x40020088
 80087b8:	400200a0 	.word	0x400200a0
 80087bc:	400200b8 	.word	0x400200b8
 80087c0:	40020410 	.word	0x40020410
 80087c4:	40020428 	.word	0x40020428
 80087c8:	40020440 	.word	0x40020440
 80087cc:	40020458 	.word	0x40020458
 80087d0:	40020470 	.word	0x40020470
 80087d4:	40020488 	.word	0x40020488
 80087d8:	400204a0 	.word	0x400204a0
 80087dc:	400204b8 	.word	0x400204b8
 80087e0:	58025408 	.word	0x58025408
 80087e4:	5802541c 	.word	0x5802541c
 80087e8:	58025430 	.word	0x58025430
 80087ec:	58025444 	.word	0x58025444
 80087f0:	58025458 	.word	0x58025458
 80087f4:	5802546c 	.word	0x5802546c
 80087f8:	58025480 	.word	0x58025480
 80087fc:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	68ba      	ldr	r2, [r7, #8]
 8008806:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	687a      	ldr	r2, [r7, #4]
 800880e:	60da      	str	r2, [r3, #12]
}
 8008810:	e04d      	b.n	80088ae <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4a29      	ldr	r2, [pc, #164]	; (80088bc <DMA_SetConfig+0x338>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d022      	beq.n	8008862 <DMA_SetConfig+0x2de>
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	4a27      	ldr	r2, [pc, #156]	; (80088c0 <DMA_SetConfig+0x33c>)
 8008822:	4293      	cmp	r3, r2
 8008824:	d01d      	beq.n	8008862 <DMA_SetConfig+0x2de>
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	4a26      	ldr	r2, [pc, #152]	; (80088c4 <DMA_SetConfig+0x340>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d018      	beq.n	8008862 <DMA_SetConfig+0x2de>
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4a24      	ldr	r2, [pc, #144]	; (80088c8 <DMA_SetConfig+0x344>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d013      	beq.n	8008862 <DMA_SetConfig+0x2de>
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4a23      	ldr	r2, [pc, #140]	; (80088cc <DMA_SetConfig+0x348>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d00e      	beq.n	8008862 <DMA_SetConfig+0x2de>
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4a21      	ldr	r2, [pc, #132]	; (80088d0 <DMA_SetConfig+0x34c>)
 800884a:	4293      	cmp	r3, r2
 800884c:	d009      	beq.n	8008862 <DMA_SetConfig+0x2de>
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a20      	ldr	r2, [pc, #128]	; (80088d4 <DMA_SetConfig+0x350>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d004      	beq.n	8008862 <DMA_SetConfig+0x2de>
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a1e      	ldr	r2, [pc, #120]	; (80088d8 <DMA_SetConfig+0x354>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d101      	bne.n	8008866 <DMA_SetConfig+0x2e2>
 8008862:	2301      	movs	r3, #1
 8008864:	e000      	b.n	8008868 <DMA_SetConfig+0x2e4>
 8008866:	2300      	movs	r3, #0
 8008868:	2b00      	cmp	r3, #0
 800886a:	d020      	beq.n	80088ae <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008870:	f003 031f 	and.w	r3, r3, #31
 8008874:	2201      	movs	r2, #1
 8008876:	409a      	lsls	r2, r3
 8008878:	693b      	ldr	r3, [r7, #16]
 800887a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	683a      	ldr	r2, [r7, #0]
 8008882:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	2b40      	cmp	r3, #64	; 0x40
 800888a:	d108      	bne.n	800889e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	687a      	ldr	r2, [r7, #4]
 8008892:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	68ba      	ldr	r2, [r7, #8]
 800889a:	60da      	str	r2, [r3, #12]
}
 800889c:	e007      	b.n	80088ae <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68ba      	ldr	r2, [r7, #8]
 80088a4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	687a      	ldr	r2, [r7, #4]
 80088ac:	60da      	str	r2, [r3, #12]
}
 80088ae:	bf00      	nop
 80088b0:	371c      	adds	r7, #28
 80088b2:	46bd      	mov	sp, r7
 80088b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b8:	4770      	bx	lr
 80088ba:	bf00      	nop
 80088bc:	58025408 	.word	0x58025408
 80088c0:	5802541c 	.word	0x5802541c
 80088c4:	58025430 	.word	0x58025430
 80088c8:	58025444 	.word	0x58025444
 80088cc:	58025458 	.word	0x58025458
 80088d0:	5802546c 	.word	0x5802546c
 80088d4:	58025480 	.word	0x58025480
 80088d8:	58025494 	.word	0x58025494

080088dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80088dc:	b480      	push	{r7}
 80088de:	b085      	sub	sp, #20
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	4a42      	ldr	r2, [pc, #264]	; (80089f4 <DMA_CalcBaseAndBitshift+0x118>)
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d04a      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	4a41      	ldr	r2, [pc, #260]	; (80089f8 <DMA_CalcBaseAndBitshift+0x11c>)
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d045      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4a3f      	ldr	r2, [pc, #252]	; (80089fc <DMA_CalcBaseAndBitshift+0x120>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d040      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4a3e      	ldr	r2, [pc, #248]	; (8008a00 <DMA_CalcBaseAndBitshift+0x124>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d03b      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	4a3c      	ldr	r2, [pc, #240]	; (8008a04 <DMA_CalcBaseAndBitshift+0x128>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d036      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	4a3b      	ldr	r2, [pc, #236]	; (8008a08 <DMA_CalcBaseAndBitshift+0x12c>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d031      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	4a39      	ldr	r2, [pc, #228]	; (8008a0c <DMA_CalcBaseAndBitshift+0x130>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d02c      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	4a38      	ldr	r2, [pc, #224]	; (8008a10 <DMA_CalcBaseAndBitshift+0x134>)
 8008930:	4293      	cmp	r3, r2
 8008932:	d027      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4a36      	ldr	r2, [pc, #216]	; (8008a14 <DMA_CalcBaseAndBitshift+0x138>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d022      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a35      	ldr	r2, [pc, #212]	; (8008a18 <DMA_CalcBaseAndBitshift+0x13c>)
 8008944:	4293      	cmp	r3, r2
 8008946:	d01d      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a33      	ldr	r2, [pc, #204]	; (8008a1c <DMA_CalcBaseAndBitshift+0x140>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d018      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4a32      	ldr	r2, [pc, #200]	; (8008a20 <DMA_CalcBaseAndBitshift+0x144>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d013      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a30      	ldr	r2, [pc, #192]	; (8008a24 <DMA_CalcBaseAndBitshift+0x148>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d00e      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4a2f      	ldr	r2, [pc, #188]	; (8008a28 <DMA_CalcBaseAndBitshift+0x14c>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d009      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	4a2d      	ldr	r2, [pc, #180]	; (8008a2c <DMA_CalcBaseAndBitshift+0x150>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d004      	beq.n	8008984 <DMA_CalcBaseAndBitshift+0xa8>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	4a2c      	ldr	r2, [pc, #176]	; (8008a30 <DMA_CalcBaseAndBitshift+0x154>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d101      	bne.n	8008988 <DMA_CalcBaseAndBitshift+0xac>
 8008984:	2301      	movs	r3, #1
 8008986:	e000      	b.n	800898a <DMA_CalcBaseAndBitshift+0xae>
 8008988:	2300      	movs	r3, #0
 800898a:	2b00      	cmp	r3, #0
 800898c:	d024      	beq.n	80089d8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	b2db      	uxtb	r3, r3
 8008994:	3b10      	subs	r3, #16
 8008996:	4a27      	ldr	r2, [pc, #156]	; (8008a34 <DMA_CalcBaseAndBitshift+0x158>)
 8008998:	fba2 2303 	umull	r2, r3, r2, r3
 800899c:	091b      	lsrs	r3, r3, #4
 800899e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	f003 0307 	and.w	r3, r3, #7
 80089a6:	4a24      	ldr	r2, [pc, #144]	; (8008a38 <DMA_CalcBaseAndBitshift+0x15c>)
 80089a8:	5cd3      	ldrb	r3, [r2, r3]
 80089aa:	461a      	mov	r2, r3
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2b03      	cmp	r3, #3
 80089b4:	d908      	bls.n	80089c8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	461a      	mov	r2, r3
 80089bc:	4b1f      	ldr	r3, [pc, #124]	; (8008a3c <DMA_CalcBaseAndBitshift+0x160>)
 80089be:	4013      	ands	r3, r2
 80089c0:	1d1a      	adds	r2, r3, #4
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	659a      	str	r2, [r3, #88]	; 0x58
 80089c6:	e00d      	b.n	80089e4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	461a      	mov	r2, r3
 80089ce:	4b1b      	ldr	r3, [pc, #108]	; (8008a3c <DMA_CalcBaseAndBitshift+0x160>)
 80089d0:	4013      	ands	r3, r2
 80089d2:	687a      	ldr	r2, [r7, #4]
 80089d4:	6593      	str	r3, [r2, #88]	; 0x58
 80089d6:	e005      	b.n	80089e4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	3714      	adds	r7, #20
 80089ec:	46bd      	mov	sp, r7
 80089ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f2:	4770      	bx	lr
 80089f4:	40020010 	.word	0x40020010
 80089f8:	40020028 	.word	0x40020028
 80089fc:	40020040 	.word	0x40020040
 8008a00:	40020058 	.word	0x40020058
 8008a04:	40020070 	.word	0x40020070
 8008a08:	40020088 	.word	0x40020088
 8008a0c:	400200a0 	.word	0x400200a0
 8008a10:	400200b8 	.word	0x400200b8
 8008a14:	40020410 	.word	0x40020410
 8008a18:	40020428 	.word	0x40020428
 8008a1c:	40020440 	.word	0x40020440
 8008a20:	40020458 	.word	0x40020458
 8008a24:	40020470 	.word	0x40020470
 8008a28:	40020488 	.word	0x40020488
 8008a2c:	400204a0 	.word	0x400204a0
 8008a30:	400204b8 	.word	0x400204b8
 8008a34:	aaaaaaab 	.word	0xaaaaaaab
 8008a38:	08016e74 	.word	0x08016e74
 8008a3c:	fffffc00 	.word	0xfffffc00

08008a40 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b085      	sub	sp, #20
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	699b      	ldr	r3, [r3, #24]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d120      	bne.n	8008a96 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a58:	2b03      	cmp	r3, #3
 8008a5a:	d858      	bhi.n	8008b0e <DMA_CheckFifoParam+0xce>
 8008a5c:	a201      	add	r2, pc, #4	; (adr r2, 8008a64 <DMA_CheckFifoParam+0x24>)
 8008a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a62:	bf00      	nop
 8008a64:	08008a75 	.word	0x08008a75
 8008a68:	08008a87 	.word	0x08008a87
 8008a6c:	08008a75 	.word	0x08008a75
 8008a70:	08008b0f 	.word	0x08008b0f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d048      	beq.n	8008b12 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008a80:	2301      	movs	r3, #1
 8008a82:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008a84:	e045      	b.n	8008b12 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a8a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008a8e:	d142      	bne.n	8008b16 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008a90:	2301      	movs	r3, #1
 8008a92:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008a94:	e03f      	b.n	8008b16 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	699b      	ldr	r3, [r3, #24]
 8008a9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a9e:	d123      	bne.n	8008ae8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aa4:	2b03      	cmp	r3, #3
 8008aa6:	d838      	bhi.n	8008b1a <DMA_CheckFifoParam+0xda>
 8008aa8:	a201      	add	r2, pc, #4	; (adr r2, 8008ab0 <DMA_CheckFifoParam+0x70>)
 8008aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aae:	bf00      	nop
 8008ab0:	08008ac1 	.word	0x08008ac1
 8008ab4:	08008ac7 	.word	0x08008ac7
 8008ab8:	08008ac1 	.word	0x08008ac1
 8008abc:	08008ad9 	.word	0x08008ad9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	73fb      	strb	r3, [r7, #15]
        break;
 8008ac4:	e030      	b.n	8008b28 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008aca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d025      	beq.n	8008b1e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008ad6:	e022      	b.n	8008b1e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008adc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008ae0:	d11f      	bne.n	8008b22 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008ae6:	e01c      	b.n	8008b22 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aec:	2b02      	cmp	r3, #2
 8008aee:	d902      	bls.n	8008af6 <DMA_CheckFifoParam+0xb6>
 8008af0:	2b03      	cmp	r3, #3
 8008af2:	d003      	beq.n	8008afc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008af4:	e018      	b.n	8008b28 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8008af6:	2301      	movs	r3, #1
 8008af8:	73fb      	strb	r3, [r7, #15]
        break;
 8008afa:	e015      	b.n	8008b28 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b00:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d00e      	beq.n	8008b26 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008b08:	2301      	movs	r3, #1
 8008b0a:	73fb      	strb	r3, [r7, #15]
    break;
 8008b0c:	e00b      	b.n	8008b26 <DMA_CheckFifoParam+0xe6>
        break;
 8008b0e:	bf00      	nop
 8008b10:	e00a      	b.n	8008b28 <DMA_CheckFifoParam+0xe8>
        break;
 8008b12:	bf00      	nop
 8008b14:	e008      	b.n	8008b28 <DMA_CheckFifoParam+0xe8>
        break;
 8008b16:	bf00      	nop
 8008b18:	e006      	b.n	8008b28 <DMA_CheckFifoParam+0xe8>
        break;
 8008b1a:	bf00      	nop
 8008b1c:	e004      	b.n	8008b28 <DMA_CheckFifoParam+0xe8>
        break;
 8008b1e:	bf00      	nop
 8008b20:	e002      	b.n	8008b28 <DMA_CheckFifoParam+0xe8>
        break;
 8008b22:	bf00      	nop
 8008b24:	e000      	b.n	8008b28 <DMA_CheckFifoParam+0xe8>
    break;
 8008b26:	bf00      	nop
    }
  }

  return status;
 8008b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3714      	adds	r7, #20
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b34:	4770      	bx	lr
 8008b36:	bf00      	nop

08008b38 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b085      	sub	sp, #20
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a38      	ldr	r2, [pc, #224]	; (8008c2c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d022      	beq.n	8008b96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4a36      	ldr	r2, [pc, #216]	; (8008c30 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d01d      	beq.n	8008b96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a35      	ldr	r2, [pc, #212]	; (8008c34 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d018      	beq.n	8008b96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4a33      	ldr	r2, [pc, #204]	; (8008c38 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d013      	beq.n	8008b96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4a32      	ldr	r2, [pc, #200]	; (8008c3c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d00e      	beq.n	8008b96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	4a30      	ldr	r2, [pc, #192]	; (8008c40 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d009      	beq.n	8008b96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4a2f      	ldr	r2, [pc, #188]	; (8008c44 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d004      	beq.n	8008b96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4a2d      	ldr	r2, [pc, #180]	; (8008c48 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d101      	bne.n	8008b9a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8008b96:	2301      	movs	r3, #1
 8008b98:	e000      	b.n	8008b9c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d01a      	beq.n	8008bd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	b2db      	uxtb	r3, r3
 8008ba6:	3b08      	subs	r3, #8
 8008ba8:	4a28      	ldr	r2, [pc, #160]	; (8008c4c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8008baa:	fba2 2303 	umull	r2, r3, r2, r3
 8008bae:	091b      	lsrs	r3, r3, #4
 8008bb0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008bb2:	68fa      	ldr	r2, [r7, #12]
 8008bb4:	4b26      	ldr	r3, [pc, #152]	; (8008c50 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8008bb6:	4413      	add	r3, r2
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	461a      	mov	r2, r3
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	4a24      	ldr	r2, [pc, #144]	; (8008c54 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008bc4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f003 031f 	and.w	r3, r3, #31
 8008bcc:	2201      	movs	r2, #1
 8008bce:	409a      	lsls	r2, r3
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008bd4:	e024      	b.n	8008c20 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	3b10      	subs	r3, #16
 8008bde:	4a1e      	ldr	r2, [pc, #120]	; (8008c58 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8008be0:	fba2 2303 	umull	r2, r3, r2, r3
 8008be4:	091b      	lsrs	r3, r3, #4
 8008be6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	4a1c      	ldr	r2, [pc, #112]	; (8008c5c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d806      	bhi.n	8008bfe <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	4a1b      	ldr	r2, [pc, #108]	; (8008c60 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d902      	bls.n	8008bfe <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	3308      	adds	r3, #8
 8008bfc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008bfe:	68fa      	ldr	r2, [r7, #12]
 8008c00:	4b18      	ldr	r3, [pc, #96]	; (8008c64 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8008c02:	4413      	add	r3, r2
 8008c04:	009b      	lsls	r3, r3, #2
 8008c06:	461a      	mov	r2, r3
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	4a16      	ldr	r2, [pc, #88]	; (8008c68 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008c10:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	f003 031f 	and.w	r3, r3, #31
 8008c18:	2201      	movs	r2, #1
 8008c1a:	409a      	lsls	r2, r3
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008c20:	bf00      	nop
 8008c22:	3714      	adds	r7, #20
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr
 8008c2c:	58025408 	.word	0x58025408
 8008c30:	5802541c 	.word	0x5802541c
 8008c34:	58025430 	.word	0x58025430
 8008c38:	58025444 	.word	0x58025444
 8008c3c:	58025458 	.word	0x58025458
 8008c40:	5802546c 	.word	0x5802546c
 8008c44:	58025480 	.word	0x58025480
 8008c48:	58025494 	.word	0x58025494
 8008c4c:	cccccccd 	.word	0xcccccccd
 8008c50:	16009600 	.word	0x16009600
 8008c54:	58025880 	.word	0x58025880
 8008c58:	aaaaaaab 	.word	0xaaaaaaab
 8008c5c:	400204b8 	.word	0x400204b8
 8008c60:	4002040f 	.word	0x4002040f
 8008c64:	10008200 	.word	0x10008200
 8008c68:	40020880 	.word	0x40020880

08008c6c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b085      	sub	sp, #20
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	b2db      	uxtb	r3, r3
 8008c7a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d04a      	beq.n	8008d18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2b08      	cmp	r3, #8
 8008c86:	d847      	bhi.n	8008d18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4a25      	ldr	r2, [pc, #148]	; (8008d24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d022      	beq.n	8008cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	4a24      	ldr	r2, [pc, #144]	; (8008d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d01d      	beq.n	8008cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	4a22      	ldr	r2, [pc, #136]	; (8008d2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	d018      	beq.n	8008cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4a21      	ldr	r2, [pc, #132]	; (8008d30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d013      	beq.n	8008cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	4a1f      	ldr	r2, [pc, #124]	; (8008d34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d00e      	beq.n	8008cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	4a1e      	ldr	r2, [pc, #120]	; (8008d38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d009      	beq.n	8008cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4a1c      	ldr	r2, [pc, #112]	; (8008d3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d004      	beq.n	8008cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	4a1b      	ldr	r2, [pc, #108]	; (8008d40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d101      	bne.n	8008cdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8008cd8:	2301      	movs	r3, #1
 8008cda:	e000      	b.n	8008cde <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8008cdc:	2300      	movs	r3, #0
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d00a      	beq.n	8008cf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008ce2:	68fa      	ldr	r2, [r7, #12]
 8008ce4:	4b17      	ldr	r3, [pc, #92]	; (8008d44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8008ce6:	4413      	add	r3, r2
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	461a      	mov	r2, r3
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	4a15      	ldr	r2, [pc, #84]	; (8008d48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8008cf4:	671a      	str	r2, [r3, #112]	; 0x70
 8008cf6:	e009      	b.n	8008d0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008cf8:	68fa      	ldr	r2, [r7, #12]
 8008cfa:	4b14      	ldr	r3, [pc, #80]	; (8008d4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008cfc:	4413      	add	r3, r2
 8008cfe:	009b      	lsls	r3, r3, #2
 8008d00:	461a      	mov	r2, r3
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	4a11      	ldr	r2, [pc, #68]	; (8008d50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8008d0a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	3b01      	subs	r3, #1
 8008d10:	2201      	movs	r2, #1
 8008d12:	409a      	lsls	r2, r3
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8008d18:	bf00      	nop
 8008d1a:	3714      	adds	r7, #20
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d22:	4770      	bx	lr
 8008d24:	58025408 	.word	0x58025408
 8008d28:	5802541c 	.word	0x5802541c
 8008d2c:	58025430 	.word	0x58025430
 8008d30:	58025444 	.word	0x58025444
 8008d34:	58025458 	.word	0x58025458
 8008d38:	5802546c 	.word	0x5802546c
 8008d3c:	58025480 	.word	0x58025480
 8008d40:	58025494 	.word	0x58025494
 8008d44:	1600963f 	.word	0x1600963f
 8008d48:	58025940 	.word	0x58025940
 8008d4c:	1000823f 	.word	0x1000823f
 8008d50:	40020940 	.word	0x40020940

08008d54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b089      	sub	sp, #36	; 0x24
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008d62:	4b89      	ldr	r3, [pc, #548]	; (8008f88 <HAL_GPIO_Init+0x234>)
 8008d64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008d66:	e194      	b.n	8009092 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	681a      	ldr	r2, [r3, #0]
 8008d6c:	2101      	movs	r1, #1
 8008d6e:	69fb      	ldr	r3, [r7, #28]
 8008d70:	fa01 f303 	lsl.w	r3, r1, r3
 8008d74:	4013      	ands	r3, r2
 8008d76:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	f000 8186 	beq.w	800908c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	685b      	ldr	r3, [r3, #4]
 8008d84:	f003 0303 	and.w	r3, r3, #3
 8008d88:	2b01      	cmp	r3, #1
 8008d8a:	d005      	beq.n	8008d98 <HAL_GPIO_Init+0x44>
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	f003 0303 	and.w	r3, r3, #3
 8008d94:	2b02      	cmp	r3, #2
 8008d96:	d130      	bne.n	8008dfa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	689b      	ldr	r3, [r3, #8]
 8008d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008d9e:	69fb      	ldr	r3, [r7, #28]
 8008da0:	005b      	lsls	r3, r3, #1
 8008da2:	2203      	movs	r2, #3
 8008da4:	fa02 f303 	lsl.w	r3, r2, r3
 8008da8:	43db      	mvns	r3, r3
 8008daa:	69ba      	ldr	r2, [r7, #24]
 8008dac:	4013      	ands	r3, r2
 8008dae:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	68da      	ldr	r2, [r3, #12]
 8008db4:	69fb      	ldr	r3, [r7, #28]
 8008db6:	005b      	lsls	r3, r3, #1
 8008db8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dbc:	69ba      	ldr	r2, [r7, #24]
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	69ba      	ldr	r2, [r7, #24]
 8008dc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008dce:	2201      	movs	r2, #1
 8008dd0:	69fb      	ldr	r3, [r7, #28]
 8008dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd6:	43db      	mvns	r3, r3
 8008dd8:	69ba      	ldr	r2, [r7, #24]
 8008dda:	4013      	ands	r3, r2
 8008ddc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	091b      	lsrs	r3, r3, #4
 8008de4:	f003 0201 	and.w	r2, r3, #1
 8008de8:	69fb      	ldr	r3, [r7, #28]
 8008dea:	fa02 f303 	lsl.w	r3, r2, r3
 8008dee:	69ba      	ldr	r2, [r7, #24]
 8008df0:	4313      	orrs	r3, r2
 8008df2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	69ba      	ldr	r2, [r7, #24]
 8008df8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	f003 0303 	and.w	r3, r3, #3
 8008e02:	2b03      	cmp	r3, #3
 8008e04:	d017      	beq.n	8008e36 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	68db      	ldr	r3, [r3, #12]
 8008e0a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	005b      	lsls	r3, r3, #1
 8008e10:	2203      	movs	r2, #3
 8008e12:	fa02 f303 	lsl.w	r3, r2, r3
 8008e16:	43db      	mvns	r3, r3
 8008e18:	69ba      	ldr	r2, [r7, #24]
 8008e1a:	4013      	ands	r3, r2
 8008e1c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	689a      	ldr	r2, [r3, #8]
 8008e22:	69fb      	ldr	r3, [r7, #28]
 8008e24:	005b      	lsls	r3, r3, #1
 8008e26:	fa02 f303 	lsl.w	r3, r2, r3
 8008e2a:	69ba      	ldr	r2, [r7, #24]
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	69ba      	ldr	r2, [r7, #24]
 8008e34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	685b      	ldr	r3, [r3, #4]
 8008e3a:	f003 0303 	and.w	r3, r3, #3
 8008e3e:	2b02      	cmp	r3, #2
 8008e40:	d123      	bne.n	8008e8a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008e42:	69fb      	ldr	r3, [r7, #28]
 8008e44:	08da      	lsrs	r2, r3, #3
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	3208      	adds	r2, #8
 8008e4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	f003 0307 	and.w	r3, r3, #7
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	220f      	movs	r2, #15
 8008e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e5e:	43db      	mvns	r3, r3
 8008e60:	69ba      	ldr	r2, [r7, #24]
 8008e62:	4013      	ands	r3, r2
 8008e64:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	691a      	ldr	r2, [r3, #16]
 8008e6a:	69fb      	ldr	r3, [r7, #28]
 8008e6c:	f003 0307 	and.w	r3, r3, #7
 8008e70:	009b      	lsls	r3, r3, #2
 8008e72:	fa02 f303 	lsl.w	r3, r2, r3
 8008e76:	69ba      	ldr	r2, [r7, #24]
 8008e78:	4313      	orrs	r3, r2
 8008e7a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008e7c:	69fb      	ldr	r3, [r7, #28]
 8008e7e:	08da      	lsrs	r2, r3, #3
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	3208      	adds	r2, #8
 8008e84:	69b9      	ldr	r1, [r7, #24]
 8008e86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008e90:	69fb      	ldr	r3, [r7, #28]
 8008e92:	005b      	lsls	r3, r3, #1
 8008e94:	2203      	movs	r2, #3
 8008e96:	fa02 f303 	lsl.w	r3, r2, r3
 8008e9a:	43db      	mvns	r3, r3
 8008e9c:	69ba      	ldr	r2, [r7, #24]
 8008e9e:	4013      	ands	r3, r2
 8008ea0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	f003 0203 	and.w	r2, r3, #3
 8008eaa:	69fb      	ldr	r3, [r7, #28]
 8008eac:	005b      	lsls	r3, r3, #1
 8008eae:	fa02 f303 	lsl.w	r3, r2, r3
 8008eb2:	69ba      	ldr	r2, [r7, #24]
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	69ba      	ldr	r2, [r7, #24]
 8008ebc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	685b      	ldr	r3, [r3, #4]
 8008ec2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	f000 80e0 	beq.w	800908c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008ecc:	4b2f      	ldr	r3, [pc, #188]	; (8008f8c <HAL_GPIO_Init+0x238>)
 8008ece:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008ed2:	4a2e      	ldr	r2, [pc, #184]	; (8008f8c <HAL_GPIO_Init+0x238>)
 8008ed4:	f043 0302 	orr.w	r3, r3, #2
 8008ed8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008edc:	4b2b      	ldr	r3, [pc, #172]	; (8008f8c <HAL_GPIO_Init+0x238>)
 8008ede:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008ee2:	f003 0302 	and.w	r3, r3, #2
 8008ee6:	60fb      	str	r3, [r7, #12]
 8008ee8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008eea:	4a29      	ldr	r2, [pc, #164]	; (8008f90 <HAL_GPIO_Init+0x23c>)
 8008eec:	69fb      	ldr	r3, [r7, #28]
 8008eee:	089b      	lsrs	r3, r3, #2
 8008ef0:	3302      	adds	r3, #2
 8008ef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008ef8:	69fb      	ldr	r3, [r7, #28]
 8008efa:	f003 0303 	and.w	r3, r3, #3
 8008efe:	009b      	lsls	r3, r3, #2
 8008f00:	220f      	movs	r2, #15
 8008f02:	fa02 f303 	lsl.w	r3, r2, r3
 8008f06:	43db      	mvns	r3, r3
 8008f08:	69ba      	ldr	r2, [r7, #24]
 8008f0a:	4013      	ands	r3, r2
 8008f0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	4a20      	ldr	r2, [pc, #128]	; (8008f94 <HAL_GPIO_Init+0x240>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d052      	beq.n	8008fbc <HAL_GPIO_Init+0x268>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4a1f      	ldr	r2, [pc, #124]	; (8008f98 <HAL_GPIO_Init+0x244>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d031      	beq.n	8008f82 <HAL_GPIO_Init+0x22e>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	4a1e      	ldr	r2, [pc, #120]	; (8008f9c <HAL_GPIO_Init+0x248>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d02b      	beq.n	8008f7e <HAL_GPIO_Init+0x22a>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4a1d      	ldr	r2, [pc, #116]	; (8008fa0 <HAL_GPIO_Init+0x24c>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d025      	beq.n	8008f7a <HAL_GPIO_Init+0x226>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	4a1c      	ldr	r2, [pc, #112]	; (8008fa4 <HAL_GPIO_Init+0x250>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d01f      	beq.n	8008f76 <HAL_GPIO_Init+0x222>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	4a1b      	ldr	r2, [pc, #108]	; (8008fa8 <HAL_GPIO_Init+0x254>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d019      	beq.n	8008f72 <HAL_GPIO_Init+0x21e>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	4a1a      	ldr	r2, [pc, #104]	; (8008fac <HAL_GPIO_Init+0x258>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d013      	beq.n	8008f6e <HAL_GPIO_Init+0x21a>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	4a19      	ldr	r2, [pc, #100]	; (8008fb0 <HAL_GPIO_Init+0x25c>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d00d      	beq.n	8008f6a <HAL_GPIO_Init+0x216>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	4a18      	ldr	r2, [pc, #96]	; (8008fb4 <HAL_GPIO_Init+0x260>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d007      	beq.n	8008f66 <HAL_GPIO_Init+0x212>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	4a17      	ldr	r2, [pc, #92]	; (8008fb8 <HAL_GPIO_Init+0x264>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d101      	bne.n	8008f62 <HAL_GPIO_Init+0x20e>
 8008f5e:	2309      	movs	r3, #9
 8008f60:	e02d      	b.n	8008fbe <HAL_GPIO_Init+0x26a>
 8008f62:	230a      	movs	r3, #10
 8008f64:	e02b      	b.n	8008fbe <HAL_GPIO_Init+0x26a>
 8008f66:	2308      	movs	r3, #8
 8008f68:	e029      	b.n	8008fbe <HAL_GPIO_Init+0x26a>
 8008f6a:	2307      	movs	r3, #7
 8008f6c:	e027      	b.n	8008fbe <HAL_GPIO_Init+0x26a>
 8008f6e:	2306      	movs	r3, #6
 8008f70:	e025      	b.n	8008fbe <HAL_GPIO_Init+0x26a>
 8008f72:	2305      	movs	r3, #5
 8008f74:	e023      	b.n	8008fbe <HAL_GPIO_Init+0x26a>
 8008f76:	2304      	movs	r3, #4
 8008f78:	e021      	b.n	8008fbe <HAL_GPIO_Init+0x26a>
 8008f7a:	2303      	movs	r3, #3
 8008f7c:	e01f      	b.n	8008fbe <HAL_GPIO_Init+0x26a>
 8008f7e:	2302      	movs	r3, #2
 8008f80:	e01d      	b.n	8008fbe <HAL_GPIO_Init+0x26a>
 8008f82:	2301      	movs	r3, #1
 8008f84:	e01b      	b.n	8008fbe <HAL_GPIO_Init+0x26a>
 8008f86:	bf00      	nop
 8008f88:	58000080 	.word	0x58000080
 8008f8c:	58024400 	.word	0x58024400
 8008f90:	58000400 	.word	0x58000400
 8008f94:	58020000 	.word	0x58020000
 8008f98:	58020400 	.word	0x58020400
 8008f9c:	58020800 	.word	0x58020800
 8008fa0:	58020c00 	.word	0x58020c00
 8008fa4:	58021000 	.word	0x58021000
 8008fa8:	58021400 	.word	0x58021400
 8008fac:	58021800 	.word	0x58021800
 8008fb0:	58021c00 	.word	0x58021c00
 8008fb4:	58022000 	.word	0x58022000
 8008fb8:	58022400 	.word	0x58022400
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	69fa      	ldr	r2, [r7, #28]
 8008fc0:	f002 0203 	and.w	r2, r2, #3
 8008fc4:	0092      	lsls	r2, r2, #2
 8008fc6:	4093      	lsls	r3, r2
 8008fc8:	69ba      	ldr	r2, [r7, #24]
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008fce:	4938      	ldr	r1, [pc, #224]	; (80090b0 <HAL_GPIO_Init+0x35c>)
 8008fd0:	69fb      	ldr	r3, [r7, #28]
 8008fd2:	089b      	lsrs	r3, r3, #2
 8008fd4:	3302      	adds	r3, #2
 8008fd6:	69ba      	ldr	r2, [r7, #24]
 8008fd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008fdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	43db      	mvns	r3, r3
 8008fe8:	69ba      	ldr	r2, [r7, #24]
 8008fea:	4013      	ands	r3, r2
 8008fec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d003      	beq.n	8009002 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008ffa:	69ba      	ldr	r2, [r7, #24]
 8008ffc:	693b      	ldr	r3, [r7, #16]
 8008ffe:	4313      	orrs	r3, r2
 8009000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8009002:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009006:	69bb      	ldr	r3, [r7, #24]
 8009008:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800900a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800900e:	685b      	ldr	r3, [r3, #4]
 8009010:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009012:	693b      	ldr	r3, [r7, #16]
 8009014:	43db      	mvns	r3, r3
 8009016:	69ba      	ldr	r2, [r7, #24]
 8009018:	4013      	ands	r3, r2
 800901a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009024:	2b00      	cmp	r3, #0
 8009026:	d003      	beq.n	8009030 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8009028:	69ba      	ldr	r2, [r7, #24]
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	4313      	orrs	r3, r2
 800902e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8009030:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009034:	69bb      	ldr	r3, [r7, #24]
 8009036:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8009038:	697b      	ldr	r3, [r7, #20]
 800903a:	685b      	ldr	r3, [r3, #4]
 800903c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	43db      	mvns	r3, r3
 8009042:	69ba      	ldr	r2, [r7, #24]
 8009044:	4013      	ands	r3, r2
 8009046:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009050:	2b00      	cmp	r3, #0
 8009052:	d003      	beq.n	800905c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8009054:	69ba      	ldr	r2, [r7, #24]
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	4313      	orrs	r3, r2
 800905a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	69ba      	ldr	r2, [r7, #24]
 8009060:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	43db      	mvns	r3, r3
 800906c:	69ba      	ldr	r2, [r7, #24]
 800906e:	4013      	ands	r3, r2
 8009070:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	685b      	ldr	r3, [r3, #4]
 8009076:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800907a:	2b00      	cmp	r3, #0
 800907c:	d003      	beq.n	8009086 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800907e:	69ba      	ldr	r2, [r7, #24]
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	4313      	orrs	r3, r2
 8009084:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	69ba      	ldr	r2, [r7, #24]
 800908a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800908c:	69fb      	ldr	r3, [r7, #28]
 800908e:	3301      	adds	r3, #1
 8009090:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	681a      	ldr	r2, [r3, #0]
 8009096:	69fb      	ldr	r3, [r7, #28]
 8009098:	fa22 f303 	lsr.w	r3, r2, r3
 800909c:	2b00      	cmp	r3, #0
 800909e:	f47f ae63 	bne.w	8008d68 <HAL_GPIO_Init+0x14>
  }
}
 80090a2:	bf00      	nop
 80090a4:	bf00      	nop
 80090a6:	3724      	adds	r7, #36	; 0x24
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr
 80090b0:	58000400 	.word	0x58000400

080090b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b085      	sub	sp, #20
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
 80090bc:	460b      	mov	r3, r1
 80090be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	691a      	ldr	r2, [r3, #16]
 80090c4:	887b      	ldrh	r3, [r7, #2]
 80090c6:	4013      	ands	r3, r2
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d002      	beq.n	80090d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80090cc:	2301      	movs	r3, #1
 80090ce:	73fb      	strb	r3, [r7, #15]
 80090d0:	e001      	b.n	80090d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80090d2:	2300      	movs	r3, #0
 80090d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80090d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80090d8:	4618      	mov	r0, r3
 80090da:	3714      	adds	r7, #20
 80090dc:	46bd      	mov	sp, r7
 80090de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e2:	4770      	bx	lr

080090e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80090e4:	b480      	push	{r7}
 80090e6:	b083      	sub	sp, #12
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	460b      	mov	r3, r1
 80090ee:	807b      	strh	r3, [r7, #2]
 80090f0:	4613      	mov	r3, r2
 80090f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80090f4:	787b      	ldrb	r3, [r7, #1]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d003      	beq.n	8009102 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80090fa:	887a      	ldrh	r2, [r7, #2]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009100:	e003      	b.n	800910a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8009102:	887b      	ldrh	r3, [r7, #2]
 8009104:	041a      	lsls	r2, r3, #16
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	619a      	str	r2, [r3, #24]
}
 800910a:	bf00      	nop
 800910c:	370c      	adds	r7, #12
 800910e:	46bd      	mov	sp, r7
 8009110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009114:	4770      	bx	lr
	...

08009118 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b082      	sub	sp, #8
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d101      	bne.n	800912a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009126:	2301      	movs	r3, #1
 8009128:	e08b      	b.n	8009242 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009130:	b2db      	uxtb	r3, r3
 8009132:	2b00      	cmp	r3, #0
 8009134:	d106      	bne.n	8009144 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2200      	movs	r2, #0
 800913a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f7f8 f93a 	bl	80013b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2224      	movs	r2, #36	; 0x24
 8009148:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	681a      	ldr	r2, [r3, #0]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f022 0201 	bic.w	r2, r2, #1
 800915a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	685a      	ldr	r2, [r3, #4]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009168:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	689a      	ldr	r2, [r3, #8]
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009178:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	68db      	ldr	r3, [r3, #12]
 800917e:	2b01      	cmp	r3, #1
 8009180:	d107      	bne.n	8009192 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	689a      	ldr	r2, [r3, #8]
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800918e:	609a      	str	r2, [r3, #8]
 8009190:	e006      	b.n	80091a0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	689a      	ldr	r2, [r3, #8]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800919e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	68db      	ldr	r3, [r3, #12]
 80091a4:	2b02      	cmp	r3, #2
 80091a6:	d108      	bne.n	80091ba <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	685a      	ldr	r2, [r3, #4]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091b6:	605a      	str	r2, [r3, #4]
 80091b8:	e007      	b.n	80091ca <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	685a      	ldr	r2, [r3, #4]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80091c8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	6859      	ldr	r1, [r3, #4]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	4b1d      	ldr	r3, [pc, #116]	; (800924c <HAL_I2C_Init+0x134>)
 80091d6:	430b      	orrs	r3, r1
 80091d8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	68da      	ldr	r2, [r3, #12]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80091e8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	691a      	ldr	r2, [r3, #16]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	695b      	ldr	r3, [r3, #20]
 80091f2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	699b      	ldr	r3, [r3, #24]
 80091fa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	430a      	orrs	r2, r1
 8009202:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	69d9      	ldr	r1, [r3, #28]
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6a1a      	ldr	r2, [r3, #32]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	430a      	orrs	r2, r1
 8009212:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f042 0201 	orr.w	r2, r2, #1
 8009222:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2200      	movs	r2, #0
 8009228:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2220      	movs	r2, #32
 800922e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2200      	movs	r2, #0
 8009236:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2200      	movs	r2, #0
 800923c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8009240:	2300      	movs	r3, #0
}
 8009242:	4618      	mov	r0, r3
 8009244:	3708      	adds	r7, #8
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}
 800924a:	bf00      	nop
 800924c:	02008000 	.word	0x02008000

08009250 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b088      	sub	sp, #32
 8009254:	af02      	add	r7, sp, #8
 8009256:	60f8      	str	r0, [r7, #12]
 8009258:	607a      	str	r2, [r7, #4]
 800925a:	461a      	mov	r2, r3
 800925c:	460b      	mov	r3, r1
 800925e:	817b      	strh	r3, [r7, #10]
 8009260:	4613      	mov	r3, r2
 8009262:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800926a:	b2db      	uxtb	r3, r3
 800926c:	2b20      	cmp	r3, #32
 800926e:	f040 80fd 	bne.w	800946c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009278:	2b01      	cmp	r3, #1
 800927a:	d101      	bne.n	8009280 <HAL_I2C_Master_Transmit+0x30>
 800927c:	2302      	movs	r3, #2
 800927e:	e0f6      	b.n	800946e <HAL_I2C_Master_Transmit+0x21e>
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2201      	movs	r2, #1
 8009284:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009288:	f7fa fdf4 	bl	8003e74 <HAL_GetTick>
 800928c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	9300      	str	r3, [sp, #0]
 8009292:	2319      	movs	r3, #25
 8009294:	2201      	movs	r2, #1
 8009296:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800929a:	68f8      	ldr	r0, [r7, #12]
 800929c:	f000 fa0a 	bl	80096b4 <I2C_WaitOnFlagUntilTimeout>
 80092a0:	4603      	mov	r3, r0
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d001      	beq.n	80092aa <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80092a6:	2301      	movs	r3, #1
 80092a8:	e0e1      	b.n	800946e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	2221      	movs	r2, #33	; 0x21
 80092ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	2210      	movs	r2, #16
 80092b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	2200      	movs	r2, #0
 80092be:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	687a      	ldr	r2, [r7, #4]
 80092c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	893a      	ldrh	r2, [r7, #8]
 80092ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2200      	movs	r2, #0
 80092d0:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092d6:	b29b      	uxth	r3, r3
 80092d8:	2bff      	cmp	r3, #255	; 0xff
 80092da:	d906      	bls.n	80092ea <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	22ff      	movs	r2, #255	; 0xff
 80092e0:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80092e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80092e6:	617b      	str	r3, [r7, #20]
 80092e8:	e007      	b.n	80092fa <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092ee:	b29a      	uxth	r2, r3
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80092f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80092f8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d024      	beq.n	800934c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009306:	781a      	ldrb	r2, [r3, #0]
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009312:	1c5a      	adds	r2, r3, #1
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800931c:	b29b      	uxth	r3, r3
 800931e:	3b01      	subs	r3, #1
 8009320:	b29a      	uxth	r2, r3
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800932a:	3b01      	subs	r3, #1
 800932c:	b29a      	uxth	r2, r3
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009336:	b2db      	uxtb	r3, r3
 8009338:	3301      	adds	r3, #1
 800933a:	b2da      	uxtb	r2, r3
 800933c:	8979      	ldrh	r1, [r7, #10]
 800933e:	4b4e      	ldr	r3, [pc, #312]	; (8009478 <HAL_I2C_Master_Transmit+0x228>)
 8009340:	9300      	str	r3, [sp, #0]
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	68f8      	ldr	r0, [r7, #12]
 8009346:	f000 fc05 	bl	8009b54 <I2C_TransferConfig>
 800934a:	e066      	b.n	800941a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009350:	b2da      	uxtb	r2, r3
 8009352:	8979      	ldrh	r1, [r7, #10]
 8009354:	4b48      	ldr	r3, [pc, #288]	; (8009478 <HAL_I2C_Master_Transmit+0x228>)
 8009356:	9300      	str	r3, [sp, #0]
 8009358:	697b      	ldr	r3, [r7, #20]
 800935a:	68f8      	ldr	r0, [r7, #12]
 800935c:	f000 fbfa 	bl	8009b54 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8009360:	e05b      	b.n	800941a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009362:	693a      	ldr	r2, [r7, #16]
 8009364:	6a39      	ldr	r1, [r7, #32]
 8009366:	68f8      	ldr	r0, [r7, #12]
 8009368:	f000 f9fd 	bl	8009766 <I2C_WaitOnTXISFlagUntilTimeout>
 800936c:	4603      	mov	r3, r0
 800936e:	2b00      	cmp	r3, #0
 8009370:	d001      	beq.n	8009376 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8009372:	2301      	movs	r3, #1
 8009374:	e07b      	b.n	800946e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800937a:	781a      	ldrb	r2, [r3, #0]
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009386:	1c5a      	adds	r2, r3, #1
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009390:	b29b      	uxth	r3, r3
 8009392:	3b01      	subs	r3, #1
 8009394:	b29a      	uxth	r2, r3
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800939e:	3b01      	subs	r3, #1
 80093a0:	b29a      	uxth	r2, r3
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d034      	beq.n	800941a <HAL_I2C_Master_Transmit+0x1ca>
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d130      	bne.n	800941a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80093b8:	693b      	ldr	r3, [r7, #16]
 80093ba:	9300      	str	r3, [sp, #0]
 80093bc:	6a3b      	ldr	r3, [r7, #32]
 80093be:	2200      	movs	r2, #0
 80093c0:	2180      	movs	r1, #128	; 0x80
 80093c2:	68f8      	ldr	r0, [r7, #12]
 80093c4:	f000 f976 	bl	80096b4 <I2C_WaitOnFlagUntilTimeout>
 80093c8:	4603      	mov	r3, r0
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d001      	beq.n	80093d2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80093ce:	2301      	movs	r3, #1
 80093d0:	e04d      	b.n	800946e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	2bff      	cmp	r3, #255	; 0xff
 80093da:	d90e      	bls.n	80093fa <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	22ff      	movs	r2, #255	; 0xff
 80093e0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093e6:	b2da      	uxtb	r2, r3
 80093e8:	8979      	ldrh	r1, [r7, #10]
 80093ea:	2300      	movs	r3, #0
 80093ec:	9300      	str	r3, [sp, #0]
 80093ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80093f2:	68f8      	ldr	r0, [r7, #12]
 80093f4:	f000 fbae 	bl	8009b54 <I2C_TransferConfig>
 80093f8:	e00f      	b.n	800941a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093fe:	b29a      	uxth	r2, r3
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009408:	b2da      	uxtb	r2, r3
 800940a:	8979      	ldrh	r1, [r7, #10]
 800940c:	2300      	movs	r3, #0
 800940e:	9300      	str	r3, [sp, #0]
 8009410:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009414:	68f8      	ldr	r0, [r7, #12]
 8009416:	f000 fb9d 	bl	8009b54 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800941e:	b29b      	uxth	r3, r3
 8009420:	2b00      	cmp	r3, #0
 8009422:	d19e      	bne.n	8009362 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009424:	693a      	ldr	r2, [r7, #16]
 8009426:	6a39      	ldr	r1, [r7, #32]
 8009428:	68f8      	ldr	r0, [r7, #12]
 800942a:	f000 f9e3 	bl	80097f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800942e:	4603      	mov	r3, r0
 8009430:	2b00      	cmp	r3, #0
 8009432:	d001      	beq.n	8009438 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8009434:	2301      	movs	r3, #1
 8009436:	e01a      	b.n	800946e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	2220      	movs	r2, #32
 800943e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	6859      	ldr	r1, [r3, #4]
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	681a      	ldr	r2, [r3, #0]
 800944a:	4b0c      	ldr	r3, [pc, #48]	; (800947c <HAL_I2C_Master_Transmit+0x22c>)
 800944c:	400b      	ands	r3, r1
 800944e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2220      	movs	r2, #32
 8009454:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	2200      	movs	r2, #0
 800945c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	2200      	movs	r2, #0
 8009464:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009468:	2300      	movs	r3, #0
 800946a:	e000      	b.n	800946e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800946c:	2302      	movs	r3, #2
  }
}
 800946e:	4618      	mov	r0, r3
 8009470:	3718      	adds	r7, #24
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}
 8009476:	bf00      	nop
 8009478:	80002000 	.word	0x80002000
 800947c:	fe00e800 	.word	0xfe00e800

08009480 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b088      	sub	sp, #32
 8009484:	af02      	add	r7, sp, #8
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	607a      	str	r2, [r7, #4]
 800948a:	461a      	mov	r2, r3
 800948c:	460b      	mov	r3, r1
 800948e:	817b      	strh	r3, [r7, #10]
 8009490:	4613      	mov	r3, r2
 8009492:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800949a:	b2db      	uxtb	r3, r3
 800949c:	2b20      	cmp	r3, #32
 800949e:	f040 80db 	bne.w	8009658 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80094a8:	2b01      	cmp	r3, #1
 80094aa:	d101      	bne.n	80094b0 <HAL_I2C_Master_Receive+0x30>
 80094ac:	2302      	movs	r3, #2
 80094ae:	e0d4      	b.n	800965a <HAL_I2C_Master_Receive+0x1da>
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2201      	movs	r2, #1
 80094b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80094b8:	f7fa fcdc 	bl	8003e74 <HAL_GetTick>
 80094bc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	9300      	str	r3, [sp, #0]
 80094c2:	2319      	movs	r3, #25
 80094c4:	2201      	movs	r2, #1
 80094c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80094ca:	68f8      	ldr	r0, [r7, #12]
 80094cc:	f000 f8f2 	bl	80096b4 <I2C_WaitOnFlagUntilTimeout>
 80094d0:	4603      	mov	r3, r0
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d001      	beq.n	80094da <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80094d6:	2301      	movs	r3, #1
 80094d8:	e0bf      	b.n	800965a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2222      	movs	r2, #34	; 0x22
 80094de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2210      	movs	r2, #16
 80094e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	2200      	movs	r2, #0
 80094ee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	687a      	ldr	r2, [r7, #4]
 80094f4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	893a      	ldrh	r2, [r7, #8]
 80094fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	2200      	movs	r2, #0
 8009500:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009506:	b29b      	uxth	r3, r3
 8009508:	2bff      	cmp	r3, #255	; 0xff
 800950a:	d90e      	bls.n	800952a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	22ff      	movs	r2, #255	; 0xff
 8009510:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009516:	b2da      	uxtb	r2, r3
 8009518:	8979      	ldrh	r1, [r7, #10]
 800951a:	4b52      	ldr	r3, [pc, #328]	; (8009664 <HAL_I2C_Master_Receive+0x1e4>)
 800951c:	9300      	str	r3, [sp, #0]
 800951e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009522:	68f8      	ldr	r0, [r7, #12]
 8009524:	f000 fb16 	bl	8009b54 <I2C_TransferConfig>
 8009528:	e06d      	b.n	8009606 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800952e:	b29a      	uxth	r2, r3
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009538:	b2da      	uxtb	r2, r3
 800953a:	8979      	ldrh	r1, [r7, #10]
 800953c:	4b49      	ldr	r3, [pc, #292]	; (8009664 <HAL_I2C_Master_Receive+0x1e4>)
 800953e:	9300      	str	r3, [sp, #0]
 8009540:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009544:	68f8      	ldr	r0, [r7, #12]
 8009546:	f000 fb05 	bl	8009b54 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800954a:	e05c      	b.n	8009606 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800954c:	697a      	ldr	r2, [r7, #20]
 800954e:	6a39      	ldr	r1, [r7, #32]
 8009550:	68f8      	ldr	r0, [r7, #12]
 8009552:	f000 f993 	bl	800987c <I2C_WaitOnRXNEFlagUntilTimeout>
 8009556:	4603      	mov	r3, r0
 8009558:	2b00      	cmp	r3, #0
 800955a:	d001      	beq.n	8009560 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800955c:	2301      	movs	r3, #1
 800955e:	e07c      	b.n	800965a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800956a:	b2d2      	uxtb	r2, r2
 800956c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009572:	1c5a      	adds	r2, r3, #1
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800957c:	3b01      	subs	r3, #1
 800957e:	b29a      	uxth	r2, r3
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009588:	b29b      	uxth	r3, r3
 800958a:	3b01      	subs	r3, #1
 800958c:	b29a      	uxth	r2, r3
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009596:	b29b      	uxth	r3, r3
 8009598:	2b00      	cmp	r3, #0
 800959a:	d034      	beq.n	8009606 <HAL_I2C_Master_Receive+0x186>
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d130      	bne.n	8009606 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80095a4:	697b      	ldr	r3, [r7, #20]
 80095a6:	9300      	str	r3, [sp, #0]
 80095a8:	6a3b      	ldr	r3, [r7, #32]
 80095aa:	2200      	movs	r2, #0
 80095ac:	2180      	movs	r1, #128	; 0x80
 80095ae:	68f8      	ldr	r0, [r7, #12]
 80095b0:	f000 f880 	bl	80096b4 <I2C_WaitOnFlagUntilTimeout>
 80095b4:	4603      	mov	r3, r0
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d001      	beq.n	80095be <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80095ba:	2301      	movs	r3, #1
 80095bc:	e04d      	b.n	800965a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095c2:	b29b      	uxth	r3, r3
 80095c4:	2bff      	cmp	r3, #255	; 0xff
 80095c6:	d90e      	bls.n	80095e6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	22ff      	movs	r2, #255	; 0xff
 80095cc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095d2:	b2da      	uxtb	r2, r3
 80095d4:	8979      	ldrh	r1, [r7, #10]
 80095d6:	2300      	movs	r3, #0
 80095d8:	9300      	str	r3, [sp, #0]
 80095da:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80095de:	68f8      	ldr	r0, [r7, #12]
 80095e0:	f000 fab8 	bl	8009b54 <I2C_TransferConfig>
 80095e4:	e00f      	b.n	8009606 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095ea:	b29a      	uxth	r2, r3
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095f4:	b2da      	uxtb	r2, r3
 80095f6:	8979      	ldrh	r1, [r7, #10]
 80095f8:	2300      	movs	r3, #0
 80095fa:	9300      	str	r3, [sp, #0]
 80095fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009600:	68f8      	ldr	r0, [r7, #12]
 8009602:	f000 faa7 	bl	8009b54 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800960a:	b29b      	uxth	r3, r3
 800960c:	2b00      	cmp	r3, #0
 800960e:	d19d      	bne.n	800954c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009610:	697a      	ldr	r2, [r7, #20]
 8009612:	6a39      	ldr	r1, [r7, #32]
 8009614:	68f8      	ldr	r0, [r7, #12]
 8009616:	f000 f8ed 	bl	80097f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800961a:	4603      	mov	r3, r0
 800961c:	2b00      	cmp	r3, #0
 800961e:	d001      	beq.n	8009624 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8009620:	2301      	movs	r3, #1
 8009622:	e01a      	b.n	800965a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	2220      	movs	r2, #32
 800962a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	6859      	ldr	r1, [r3, #4]
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681a      	ldr	r2, [r3, #0]
 8009636:	4b0c      	ldr	r3, [pc, #48]	; (8009668 <HAL_I2C_Master_Receive+0x1e8>)
 8009638:	400b      	ands	r3, r1
 800963a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2220      	movs	r2, #32
 8009640:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2200      	movs	r2, #0
 8009648:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	2200      	movs	r2, #0
 8009650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009654:	2300      	movs	r3, #0
 8009656:	e000      	b.n	800965a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8009658:	2302      	movs	r3, #2
  }
}
 800965a:	4618      	mov	r0, r3
 800965c:	3718      	adds	r7, #24
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}
 8009662:	bf00      	nop
 8009664:	80002400 	.word	0x80002400
 8009668:	fe00e800 	.word	0xfe00e800

0800966c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800966c:	b480      	push	{r7}
 800966e:	b083      	sub	sp, #12
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	699b      	ldr	r3, [r3, #24]
 800967a:	f003 0302 	and.w	r3, r3, #2
 800967e:	2b02      	cmp	r3, #2
 8009680:	d103      	bne.n	800968a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	2200      	movs	r2, #0
 8009688:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	699b      	ldr	r3, [r3, #24]
 8009690:	f003 0301 	and.w	r3, r3, #1
 8009694:	2b01      	cmp	r3, #1
 8009696:	d007      	beq.n	80096a8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	699a      	ldr	r2, [r3, #24]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f042 0201 	orr.w	r2, r2, #1
 80096a6:	619a      	str	r2, [r3, #24]
  }
}
 80096a8:	bf00      	nop
 80096aa:	370c      	adds	r7, #12
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr

080096b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b084      	sub	sp, #16
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	60f8      	str	r0, [r7, #12]
 80096bc:	60b9      	str	r1, [r7, #8]
 80096be:	603b      	str	r3, [r7, #0]
 80096c0:	4613      	mov	r3, r2
 80096c2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80096c4:	e03b      	b.n	800973e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80096c6:	69ba      	ldr	r2, [r7, #24]
 80096c8:	6839      	ldr	r1, [r7, #0]
 80096ca:	68f8      	ldr	r0, [r7, #12]
 80096cc:	f000 f962 	bl	8009994 <I2C_IsErrorOccurred>
 80096d0:	4603      	mov	r3, r0
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d001      	beq.n	80096da <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80096d6:	2301      	movs	r3, #1
 80096d8:	e041      	b.n	800975e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80096e0:	d02d      	beq.n	800973e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096e2:	f7fa fbc7 	bl	8003e74 <HAL_GetTick>
 80096e6:	4602      	mov	r2, r0
 80096e8:	69bb      	ldr	r3, [r7, #24]
 80096ea:	1ad3      	subs	r3, r2, r3
 80096ec:	683a      	ldr	r2, [r7, #0]
 80096ee:	429a      	cmp	r2, r3
 80096f0:	d302      	bcc.n	80096f8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d122      	bne.n	800973e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	699a      	ldr	r2, [r3, #24]
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	4013      	ands	r3, r2
 8009702:	68ba      	ldr	r2, [r7, #8]
 8009704:	429a      	cmp	r2, r3
 8009706:	bf0c      	ite	eq
 8009708:	2301      	moveq	r3, #1
 800970a:	2300      	movne	r3, #0
 800970c:	b2db      	uxtb	r3, r3
 800970e:	461a      	mov	r2, r3
 8009710:	79fb      	ldrb	r3, [r7, #7]
 8009712:	429a      	cmp	r2, r3
 8009714:	d113      	bne.n	800973e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800971a:	f043 0220 	orr.w	r2, r3, #32
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	2220      	movs	r2, #32
 8009726:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	2200      	movs	r2, #0
 800972e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	2200      	movs	r2, #0
 8009736:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800973a:	2301      	movs	r3, #1
 800973c:	e00f      	b.n	800975e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	699a      	ldr	r2, [r3, #24]
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	4013      	ands	r3, r2
 8009748:	68ba      	ldr	r2, [r7, #8]
 800974a:	429a      	cmp	r2, r3
 800974c:	bf0c      	ite	eq
 800974e:	2301      	moveq	r3, #1
 8009750:	2300      	movne	r3, #0
 8009752:	b2db      	uxtb	r3, r3
 8009754:	461a      	mov	r2, r3
 8009756:	79fb      	ldrb	r3, [r7, #7]
 8009758:	429a      	cmp	r2, r3
 800975a:	d0b4      	beq.n	80096c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800975c:	2300      	movs	r3, #0
}
 800975e:	4618      	mov	r0, r3
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}

08009766 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b084      	sub	sp, #16
 800976a:	af00      	add	r7, sp, #0
 800976c:	60f8      	str	r0, [r7, #12]
 800976e:	60b9      	str	r1, [r7, #8]
 8009770:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009772:	e033      	b.n	80097dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009774:	687a      	ldr	r2, [r7, #4]
 8009776:	68b9      	ldr	r1, [r7, #8]
 8009778:	68f8      	ldr	r0, [r7, #12]
 800977a:	f000 f90b 	bl	8009994 <I2C_IsErrorOccurred>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d001      	beq.n	8009788 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009784:	2301      	movs	r3, #1
 8009786:	e031      	b.n	80097ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800978e:	d025      	beq.n	80097dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009790:	f7fa fb70 	bl	8003e74 <HAL_GetTick>
 8009794:	4602      	mov	r2, r0
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	1ad3      	subs	r3, r2, r3
 800979a:	68ba      	ldr	r2, [r7, #8]
 800979c:	429a      	cmp	r2, r3
 800979e:	d302      	bcc.n	80097a6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d11a      	bne.n	80097dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	699b      	ldr	r3, [r3, #24]
 80097ac:	f003 0302 	and.w	r3, r3, #2
 80097b0:	2b02      	cmp	r3, #2
 80097b2:	d013      	beq.n	80097dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80097b8:	f043 0220 	orr.w	r2, r3, #32
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	2220      	movs	r2, #32
 80097c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	2200      	movs	r2, #0
 80097cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2200      	movs	r2, #0
 80097d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80097d8:	2301      	movs	r3, #1
 80097da:	e007      	b.n	80097ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	699b      	ldr	r3, [r3, #24]
 80097e2:	f003 0302 	and.w	r3, r3, #2
 80097e6:	2b02      	cmp	r3, #2
 80097e8:	d1c4      	bne.n	8009774 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80097ea:	2300      	movs	r3, #0
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3710      	adds	r7, #16
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b084      	sub	sp, #16
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	60f8      	str	r0, [r7, #12]
 80097fc:	60b9      	str	r1, [r7, #8]
 80097fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009800:	e02f      	b.n	8009862 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009802:	687a      	ldr	r2, [r7, #4]
 8009804:	68b9      	ldr	r1, [r7, #8]
 8009806:	68f8      	ldr	r0, [r7, #12]
 8009808:	f000 f8c4 	bl	8009994 <I2C_IsErrorOccurred>
 800980c:	4603      	mov	r3, r0
 800980e:	2b00      	cmp	r3, #0
 8009810:	d001      	beq.n	8009816 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009812:	2301      	movs	r3, #1
 8009814:	e02d      	b.n	8009872 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009816:	f7fa fb2d 	bl	8003e74 <HAL_GetTick>
 800981a:	4602      	mov	r2, r0
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	1ad3      	subs	r3, r2, r3
 8009820:	68ba      	ldr	r2, [r7, #8]
 8009822:	429a      	cmp	r2, r3
 8009824:	d302      	bcc.n	800982c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d11a      	bne.n	8009862 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	699b      	ldr	r3, [r3, #24]
 8009832:	f003 0320 	and.w	r3, r3, #32
 8009836:	2b20      	cmp	r3, #32
 8009838:	d013      	beq.n	8009862 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800983e:	f043 0220 	orr.w	r2, r3, #32
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	2220      	movs	r2, #32
 800984a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	2200      	movs	r2, #0
 8009852:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	2200      	movs	r2, #0
 800985a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800985e:	2301      	movs	r3, #1
 8009860:	e007      	b.n	8009872 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	699b      	ldr	r3, [r3, #24]
 8009868:	f003 0320 	and.w	r3, r3, #32
 800986c:	2b20      	cmp	r3, #32
 800986e:	d1c8      	bne.n	8009802 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009870:	2300      	movs	r3, #0
}
 8009872:	4618      	mov	r0, r3
 8009874:	3710      	adds	r7, #16
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}
	...

0800987c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b086      	sub	sp, #24
 8009880:	af00      	add	r7, sp, #0
 8009882:	60f8      	str	r0, [r7, #12]
 8009884:	60b9      	str	r1, [r7, #8]
 8009886:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009888:	2300      	movs	r3, #0
 800988a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800988c:	e071      	b.n	8009972 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800988e:	687a      	ldr	r2, [r7, #4]
 8009890:	68b9      	ldr	r1, [r7, #8]
 8009892:	68f8      	ldr	r0, [r7, #12]
 8009894:	f000 f87e 	bl	8009994 <I2C_IsErrorOccurred>
 8009898:	4603      	mov	r3, r0
 800989a:	2b00      	cmp	r3, #0
 800989c:	d001      	beq.n	80098a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800989e:	2301      	movs	r3, #1
 80098a0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	699b      	ldr	r3, [r3, #24]
 80098a8:	f003 0320 	and.w	r3, r3, #32
 80098ac:	2b20      	cmp	r3, #32
 80098ae:	d13b      	bne.n	8009928 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80098b0:	7dfb      	ldrb	r3, [r7, #23]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d138      	bne.n	8009928 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	699b      	ldr	r3, [r3, #24]
 80098bc:	f003 0304 	and.w	r3, r3, #4
 80098c0:	2b04      	cmp	r3, #4
 80098c2:	d105      	bne.n	80098d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d001      	beq.n	80098d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80098cc:	2300      	movs	r3, #0
 80098ce:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	699b      	ldr	r3, [r3, #24]
 80098d6:	f003 0310 	and.w	r3, r3, #16
 80098da:	2b10      	cmp	r3, #16
 80098dc:	d121      	bne.n	8009922 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	2210      	movs	r2, #16
 80098e4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	2204      	movs	r2, #4
 80098ea:	645a      	str	r2, [r3, #68]	; 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	2220      	movs	r2, #32
 80098f2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	6859      	ldr	r1, [r3, #4]
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681a      	ldr	r2, [r3, #0]
 80098fe:	4b24      	ldr	r3, [pc, #144]	; (8009990 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8009900:	400b      	ands	r3, r1
 8009902:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	2220      	movs	r2, #32
 8009908:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	2200      	movs	r2, #0
 8009910:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	2200      	movs	r2, #0
 8009918:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 800991c:	2301      	movs	r3, #1
 800991e:	75fb      	strb	r3, [r7, #23]
 8009920:	e002      	b.n	8009928 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	2200      	movs	r2, #0
 8009926:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009928:	f7fa faa4 	bl	8003e74 <HAL_GetTick>
 800992c:	4602      	mov	r2, r0
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	1ad3      	subs	r3, r2, r3
 8009932:	68ba      	ldr	r2, [r7, #8]
 8009934:	429a      	cmp	r2, r3
 8009936:	d302      	bcc.n	800993e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d119      	bne.n	8009972 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800993e:	7dfb      	ldrb	r3, [r7, #23]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d116      	bne.n	8009972 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	699b      	ldr	r3, [r3, #24]
 800994a:	f003 0304 	and.w	r3, r3, #4
 800994e:	2b04      	cmp	r3, #4
 8009950:	d00f      	beq.n	8009972 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009956:	f043 0220 	orr.w	r2, r3, #32
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	2220      	movs	r2, #32
 8009962:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2200      	movs	r2, #0
 800996a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 800996e:	2301      	movs	r3, #1
 8009970:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	699b      	ldr	r3, [r3, #24]
 8009978:	f003 0304 	and.w	r3, r3, #4
 800997c:	2b04      	cmp	r3, #4
 800997e:	d002      	beq.n	8009986 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8009980:	7dfb      	ldrb	r3, [r7, #23]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d083      	beq.n	800988e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8009986:	7dfb      	ldrb	r3, [r7, #23]
}
 8009988:	4618      	mov	r0, r3
 800998a:	3718      	adds	r7, #24
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}
 8009990:	fe00e800 	.word	0xfe00e800

08009994 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b08a      	sub	sp, #40	; 0x28
 8009998:	af00      	add	r7, sp, #0
 800999a:	60f8      	str	r0, [r7, #12]
 800999c:	60b9      	str	r1, [r7, #8]
 800999e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80099a0:	2300      	movs	r3, #0
 80099a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	699b      	ldr	r3, [r3, #24]
 80099ac:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80099ae:	2300      	movs	r3, #0
 80099b0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80099b6:	69bb      	ldr	r3, [r7, #24]
 80099b8:	f003 0310 	and.w	r3, r3, #16
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d068      	beq.n	8009a92 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	2210      	movs	r2, #16
 80099c6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80099c8:	e049      	b.n	8009a5e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80099d0:	d045      	beq.n	8009a5e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80099d2:	f7fa fa4f 	bl	8003e74 <HAL_GetTick>
 80099d6:	4602      	mov	r2, r0
 80099d8:	69fb      	ldr	r3, [r7, #28]
 80099da:	1ad3      	subs	r3, r2, r3
 80099dc:	68ba      	ldr	r2, [r7, #8]
 80099de:	429a      	cmp	r2, r3
 80099e0:	d302      	bcc.n	80099e8 <I2C_IsErrorOccurred+0x54>
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d13a      	bne.n	8009a5e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	685b      	ldr	r3, [r3, #4]
 80099ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80099f2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80099fa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	699b      	ldr	r3, [r3, #24]
 8009a02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009a06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a0a:	d121      	bne.n	8009a50 <I2C_IsErrorOccurred+0xbc>
 8009a0c:	697b      	ldr	r3, [r7, #20]
 8009a0e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009a12:	d01d      	beq.n	8009a50 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009a14:	7cfb      	ldrb	r3, [r7, #19]
 8009a16:	2b20      	cmp	r3, #32
 8009a18:	d01a      	beq.n	8009a50 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	685a      	ldr	r2, [r3, #4]
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009a28:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009a2a:	f7fa fa23 	bl	8003e74 <HAL_GetTick>
 8009a2e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009a30:	e00e      	b.n	8009a50 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009a32:	f7fa fa1f 	bl	8003e74 <HAL_GetTick>
 8009a36:	4602      	mov	r2, r0
 8009a38:	69fb      	ldr	r3, [r7, #28]
 8009a3a:	1ad3      	subs	r3, r2, r3
 8009a3c:	2b19      	cmp	r3, #25
 8009a3e:	d907      	bls.n	8009a50 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009a40:	6a3b      	ldr	r3, [r7, #32]
 8009a42:	f043 0320 	orr.w	r3, r3, #32
 8009a46:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009a48:	2301      	movs	r3, #1
 8009a4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8009a4e:	e006      	b.n	8009a5e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	699b      	ldr	r3, [r3, #24]
 8009a56:	f003 0320 	and.w	r3, r3, #32
 8009a5a:	2b20      	cmp	r3, #32
 8009a5c:	d1e9      	bne.n	8009a32 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	699b      	ldr	r3, [r3, #24]
 8009a64:	f003 0320 	and.w	r3, r3, #32
 8009a68:	2b20      	cmp	r3, #32
 8009a6a:	d003      	beq.n	8009a74 <I2C_IsErrorOccurred+0xe0>
 8009a6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d0aa      	beq.n	80099ca <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009a74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d103      	bne.n	8009a84 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	2220      	movs	r2, #32
 8009a82:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009a84:	6a3b      	ldr	r3, [r7, #32]
 8009a86:	f043 0304 	orr.w	r3, r3, #4
 8009a8a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	699b      	ldr	r3, [r3, #24]
 8009a98:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009a9a:	69bb      	ldr	r3, [r7, #24]
 8009a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d00b      	beq.n	8009abc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009aa4:	6a3b      	ldr	r3, [r7, #32]
 8009aa6:	f043 0301 	orr.w	r3, r3, #1
 8009aaa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009ab4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009abc:	69bb      	ldr	r3, [r7, #24]
 8009abe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d00b      	beq.n	8009ade <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009ac6:	6a3b      	ldr	r3, [r7, #32]
 8009ac8:	f043 0308 	orr.w	r3, r3, #8
 8009acc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009ad6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009ad8:	2301      	movs	r3, #1
 8009ada:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009ade:	69bb      	ldr	r3, [r7, #24]
 8009ae0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d00b      	beq.n	8009b00 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009ae8:	6a3b      	ldr	r3, [r7, #32]
 8009aea:	f043 0302 	orr.w	r3, r3, #2
 8009aee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009af8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009afa:	2301      	movs	r3, #1
 8009afc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8009b00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d01c      	beq.n	8009b42 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009b08:	68f8      	ldr	r0, [r7, #12]
 8009b0a:	f7ff fdaf 	bl	800966c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	6859      	ldr	r1, [r3, #4]
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	681a      	ldr	r2, [r3, #0]
 8009b18:	4b0d      	ldr	r3, [pc, #52]	; (8009b50 <I2C_IsErrorOccurred+0x1bc>)
 8009b1a:	400b      	ands	r3, r1
 8009b1c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b22:	6a3b      	ldr	r3, [r7, #32]
 8009b24:	431a      	orrs	r2, r3
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	2220      	movs	r2, #32
 8009b2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2200      	movs	r2, #0
 8009b36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8009b42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8009b46:	4618      	mov	r0, r3
 8009b48:	3728      	adds	r7, #40	; 0x28
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}
 8009b4e:	bf00      	nop
 8009b50:	fe00e800 	.word	0xfe00e800

08009b54 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b087      	sub	sp, #28
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	60f8      	str	r0, [r7, #12]
 8009b5c:	607b      	str	r3, [r7, #4]
 8009b5e:	460b      	mov	r3, r1
 8009b60:	817b      	strh	r3, [r7, #10]
 8009b62:	4613      	mov	r3, r2
 8009b64:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009b66:	897b      	ldrh	r3, [r7, #10]
 8009b68:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009b6c:	7a7b      	ldrb	r3, [r7, #9]
 8009b6e:	041b      	lsls	r3, r3, #16
 8009b70:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009b74:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009b7a:	6a3b      	ldr	r3, [r7, #32]
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009b82:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	685a      	ldr	r2, [r3, #4]
 8009b8a:	6a3b      	ldr	r3, [r7, #32]
 8009b8c:	0d5b      	lsrs	r3, r3, #21
 8009b8e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8009b92:	4b08      	ldr	r3, [pc, #32]	; (8009bb4 <I2C_TransferConfig+0x60>)
 8009b94:	430b      	orrs	r3, r1
 8009b96:	43db      	mvns	r3, r3
 8009b98:	ea02 0103 	and.w	r1, r2, r3
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	697a      	ldr	r2, [r7, #20]
 8009ba2:	430a      	orrs	r2, r1
 8009ba4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009ba6:	bf00      	nop
 8009ba8:	371c      	adds	r7, #28
 8009baa:	46bd      	mov	sp, r7
 8009bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop
 8009bb4:	03ff63ff 	.word	0x03ff63ff

08009bb8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b083      	sub	sp, #12
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
 8009bc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009bc8:	b2db      	uxtb	r3, r3
 8009bca:	2b20      	cmp	r3, #32
 8009bcc:	d138      	bne.n	8009c40 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	d101      	bne.n	8009bdc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009bd8:	2302      	movs	r3, #2
 8009bda:	e032      	b.n	8009c42 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2201      	movs	r2, #1
 8009be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2224      	movs	r2, #36	; 0x24
 8009be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	681a      	ldr	r2, [r3, #0]
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	f022 0201 	bic.w	r2, r2, #1
 8009bfa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	681a      	ldr	r2, [r3, #0]
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009c0a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	6819      	ldr	r1, [r3, #0]
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	683a      	ldr	r2, [r7, #0]
 8009c18:	430a      	orrs	r2, r1
 8009c1a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	681a      	ldr	r2, [r3, #0]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f042 0201 	orr.w	r2, r2, #1
 8009c2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2220      	movs	r2, #32
 8009c30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	e000      	b.n	8009c42 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009c40:	2302      	movs	r3, #2
  }
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	370c      	adds	r7, #12
 8009c46:	46bd      	mov	sp, r7
 8009c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4c:	4770      	bx	lr

08009c4e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009c4e:	b480      	push	{r7}
 8009c50:	b085      	sub	sp, #20
 8009c52:	af00      	add	r7, sp, #0
 8009c54:	6078      	str	r0, [r7, #4]
 8009c56:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c5e:	b2db      	uxtb	r3, r3
 8009c60:	2b20      	cmp	r3, #32
 8009c62:	d139      	bne.n	8009cd8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009c6a:	2b01      	cmp	r3, #1
 8009c6c:	d101      	bne.n	8009c72 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009c6e:	2302      	movs	r3, #2
 8009c70:	e033      	b.n	8009cda <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2201      	movs	r2, #1
 8009c76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2224      	movs	r2, #36	; 0x24
 8009c7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	681a      	ldr	r2, [r3, #0]
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f022 0201 	bic.w	r2, r2, #1
 8009c90:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009ca0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	021b      	lsls	r3, r3, #8
 8009ca6:	68fa      	ldr	r2, [r7, #12]
 8009ca8:	4313      	orrs	r3, r2
 8009caa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	68fa      	ldr	r2, [r7, #12]
 8009cb2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	681a      	ldr	r2, [r3, #0]
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	f042 0201 	orr.w	r2, r2, #1
 8009cc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2220      	movs	r2, #32
 8009cc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	e000      	b.n	8009cda <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009cd8:	2302      	movs	r3, #2
  }
}
 8009cda:	4618      	mov	r0, r3
 8009cdc:	3714      	adds	r7, #20
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce4:	4770      	bx	lr
	...

08009ce8 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8009ce8:	b480      	push	{r7}
 8009cea:	b085      	sub	sp, #20
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009cf0:	4b0d      	ldr	r3, [pc, #52]	; (8009d28 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8009cf2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8009cf6:	4a0c      	ldr	r2, [pc, #48]	; (8009d28 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8009cf8:	f043 0302 	orr.w	r3, r3, #2
 8009cfc:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8009d00:	4b09      	ldr	r3, [pc, #36]	; (8009d28 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8009d02:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8009d06:	f003 0302 	and.w	r3, r3, #2
 8009d0a:	60fb      	str	r3, [r7, #12]
 8009d0c:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8009d0e:	4b07      	ldr	r3, [pc, #28]	; (8009d2c <HAL_I2CEx_EnableFastModePlus+0x44>)
 8009d10:	685a      	ldr	r2, [r3, #4]
 8009d12:	4906      	ldr	r1, [pc, #24]	; (8009d2c <HAL_I2CEx_EnableFastModePlus+0x44>)
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	4313      	orrs	r3, r2
 8009d18:	604b      	str	r3, [r1, #4]
}
 8009d1a:	bf00      	nop
 8009d1c:	3714      	adds	r7, #20
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d24:	4770      	bx	lr
 8009d26:	bf00      	nop
 8009d28:	58024400 	.word	0x58024400
 8009d2c:	58000400 	.word	0x58000400

08009d30 <HAL_PWR_EnterSTOPMode>:
  *         is waking up. By keeping the internal regulator ON during STOP mode,
  *         the consumption is higher although the startup time is reduced.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b083      	sub	sp, #12
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
 8009d38:	460b      	mov	r3, r1
 8009d3a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));

  /* Select the regulator state in STOP mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8009d3c:	4b18      	ldr	r3, [pc, #96]	; (8009da0 <HAL_PWR_EnterSTOPMode+0x70>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f023 0201 	bic.w	r2, r3, #1
 8009d44:	4916      	ldr	r1, [pc, #88]	; (8009da0 <HAL_PWR_EnterSTOPMode+0x70>)
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	4313      	orrs	r3, r2
 8009d4a:	600b      	str	r3, [r1, #0]
    /* Keep DSTOP mode when Cortex-M4 enters DEEP-SLEEP */
    CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3));
  }
#else /* Single core devices */
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 8009d4c:	4b14      	ldr	r3, [pc, #80]	; (8009da0 <HAL_PWR_EnterSTOPMode+0x70>)
 8009d4e:	691b      	ldr	r3, [r3, #16]
 8009d50:	4a13      	ldr	r2, [pc, #76]	; (8009da0 <HAL_PWR_EnterSTOPMode+0x70>)
 8009d52:	f023 0305 	bic.w	r3, r3, #5
 8009d56:	6113      	str	r3, [r2, #16]

#if defined (PWR_CPUCR_PDDS_D2)
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2);
 8009d58:	4b11      	ldr	r3, [pc, #68]	; (8009da0 <HAL_PWR_EnterSTOPMode+0x70>)
 8009d5a:	691b      	ldr	r3, [r3, #16]
 8009d5c:	4a10      	ldr	r2, [pc, #64]	; (8009da0 <HAL_PWR_EnterSTOPMode+0x70>)
 8009d5e:	f023 0302 	bic.w	r3, r3, #2
 8009d62:	6113      	str	r3, [r2, #16]
#endif /* PWR_CPUCR_PDDS_D2 */
#endif /* defined (DUAL_CORE) */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8009d64:	4b0f      	ldr	r3, [pc, #60]	; (8009da4 <HAL_PWR_EnterSTOPMode+0x74>)
 8009d66:	691b      	ldr	r3, [r3, #16]
 8009d68:	4a0e      	ldr	r2, [pc, #56]	; (8009da4 <HAL_PWR_EnterSTOPMode+0x74>)
 8009d6a:	f043 0304 	orr.w	r3, r3, #4
 8009d6e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8009d70:	f3bf 8f4f 	dsb	sy
}
 8009d74:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009d76:	f3bf 8f6f 	isb	sy
}
 8009d7a:	bf00      	nop
  /* Ensure that all instructions are done before entering STOP mode */
  __DSB ();
  __ISB ();

  /* Select STOP mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8009d7c:	78fb      	ldrb	r3, [r7, #3]
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d101      	bne.n	8009d86 <HAL_PWR_EnterSTOPMode+0x56>
  {
    /* Request Wait For Interrupt */
    __WFI ();
 8009d82:	bf30      	wfi
 8009d84:	e000      	b.n	8009d88 <HAL_PWR_EnterSTOPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __WFE ();
 8009d86:	bf20      	wfe
  }

  /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8009d88:	4b06      	ldr	r3, [pc, #24]	; (8009da4 <HAL_PWR_EnterSTOPMode+0x74>)
 8009d8a:	691b      	ldr	r3, [r3, #16]
 8009d8c:	4a05      	ldr	r2, [pc, #20]	; (8009da4 <HAL_PWR_EnterSTOPMode+0x74>)
 8009d8e:	f023 0304 	bic.w	r3, r3, #4
 8009d92:	6113      	str	r3, [r2, #16]
}
 8009d94:	bf00      	nop
 8009d96:	370c      	adds	r7, #12
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr
 8009da0:	58024800 	.word	0x58024800
 8009da4:	e000ed00 	.word	0xe000ed00

08009da8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b084      	sub	sp, #16
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009db0:	4b19      	ldr	r3, [pc, #100]	; (8009e18 <HAL_PWREx_ConfigSupply+0x70>)
 8009db2:	68db      	ldr	r3, [r3, #12]
 8009db4:	f003 0304 	and.w	r3, r3, #4
 8009db8:	2b04      	cmp	r3, #4
 8009dba:	d00a      	beq.n	8009dd2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009dbc:	4b16      	ldr	r3, [pc, #88]	; (8009e18 <HAL_PWREx_ConfigSupply+0x70>)
 8009dbe:	68db      	ldr	r3, [r3, #12]
 8009dc0:	f003 0307 	and.w	r3, r3, #7
 8009dc4:	687a      	ldr	r2, [r7, #4]
 8009dc6:	429a      	cmp	r2, r3
 8009dc8:	d001      	beq.n	8009dce <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8009dca:	2301      	movs	r3, #1
 8009dcc:	e01f      	b.n	8009e0e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	e01d      	b.n	8009e0e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8009dd2:	4b11      	ldr	r3, [pc, #68]	; (8009e18 <HAL_PWREx_ConfigSupply+0x70>)
 8009dd4:	68db      	ldr	r3, [r3, #12]
 8009dd6:	f023 0207 	bic.w	r2, r3, #7
 8009dda:	490f      	ldr	r1, [pc, #60]	; (8009e18 <HAL_PWREx_ConfigSupply+0x70>)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	4313      	orrs	r3, r2
 8009de0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8009de2:	f7fa f847 	bl	8003e74 <HAL_GetTick>
 8009de6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009de8:	e009      	b.n	8009dfe <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009dea:	f7fa f843 	bl	8003e74 <HAL_GetTick>
 8009dee:	4602      	mov	r2, r0
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	1ad3      	subs	r3, r2, r3
 8009df4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009df8:	d901      	bls.n	8009dfe <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	e007      	b.n	8009e0e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009dfe:	4b06      	ldr	r3, [pc, #24]	; (8009e18 <HAL_PWREx_ConfigSupply+0x70>)
 8009e00:	685b      	ldr	r3, [r3, #4]
 8009e02:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009e06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e0a:	d1ee      	bne.n	8009dea <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009e0c:	2300      	movs	r3, #0
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3710      	adds	r7, #16
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
 8009e16:	bf00      	nop
 8009e18:	58024800 	.word	0x58024800

08009e1c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b08c      	sub	sp, #48	; 0x30
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d102      	bne.n	8009e30 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	f000 bc48 	b.w	800a6c0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f003 0301 	and.w	r3, r3, #1
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	f000 8088 	beq.w	8009f4e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009e3e:	4b99      	ldr	r3, [pc, #612]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009e40:	691b      	ldr	r3, [r3, #16]
 8009e42:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009e46:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009e48:	4b96      	ldr	r3, [pc, #600]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e4c:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e50:	2b10      	cmp	r3, #16
 8009e52:	d007      	beq.n	8009e64 <HAL_RCC_OscConfig+0x48>
 8009e54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e56:	2b18      	cmp	r3, #24
 8009e58:	d111      	bne.n	8009e7e <HAL_RCC_OscConfig+0x62>
 8009e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e5c:	f003 0303 	and.w	r3, r3, #3
 8009e60:	2b02      	cmp	r3, #2
 8009e62:	d10c      	bne.n	8009e7e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e64:	4b8f      	ldr	r3, [pc, #572]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d06d      	beq.n	8009f4c <HAL_RCC_OscConfig+0x130>
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d169      	bne.n	8009f4c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8009e78:	2301      	movs	r3, #1
 8009e7a:	f000 bc21 	b.w	800a6c0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	685b      	ldr	r3, [r3, #4]
 8009e82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e86:	d106      	bne.n	8009e96 <HAL_RCC_OscConfig+0x7a>
 8009e88:	4b86      	ldr	r3, [pc, #536]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	4a85      	ldr	r2, [pc, #532]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009e8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e92:	6013      	str	r3, [r2, #0]
 8009e94:	e02e      	b.n	8009ef4 <HAL_RCC_OscConfig+0xd8>
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	685b      	ldr	r3, [r3, #4]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d10c      	bne.n	8009eb8 <HAL_RCC_OscConfig+0x9c>
 8009e9e:	4b81      	ldr	r3, [pc, #516]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	4a80      	ldr	r2, [pc, #512]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009ea4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009ea8:	6013      	str	r3, [r2, #0]
 8009eaa:	4b7e      	ldr	r3, [pc, #504]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	4a7d      	ldr	r2, [pc, #500]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009eb0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009eb4:	6013      	str	r3, [r2, #0]
 8009eb6:	e01d      	b.n	8009ef4 <HAL_RCC_OscConfig+0xd8>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	685b      	ldr	r3, [r3, #4]
 8009ebc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009ec0:	d10c      	bne.n	8009edc <HAL_RCC_OscConfig+0xc0>
 8009ec2:	4b78      	ldr	r3, [pc, #480]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4a77      	ldr	r2, [pc, #476]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009ec8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009ecc:	6013      	str	r3, [r2, #0]
 8009ece:	4b75      	ldr	r3, [pc, #468]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	4a74      	ldr	r2, [pc, #464]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009ed4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009ed8:	6013      	str	r3, [r2, #0]
 8009eda:	e00b      	b.n	8009ef4 <HAL_RCC_OscConfig+0xd8>
 8009edc:	4b71      	ldr	r3, [pc, #452]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4a70      	ldr	r2, [pc, #448]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009ee2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009ee6:	6013      	str	r3, [r2, #0]
 8009ee8:	4b6e      	ldr	r3, [pc, #440]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	4a6d      	ldr	r2, [pc, #436]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009eee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009ef2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d013      	beq.n	8009f24 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009efc:	f7f9 ffba 	bl	8003e74 <HAL_GetTick>
 8009f00:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009f02:	e008      	b.n	8009f16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009f04:	f7f9 ffb6 	bl	8003e74 <HAL_GetTick>
 8009f08:	4602      	mov	r2, r0
 8009f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f0c:	1ad3      	subs	r3, r2, r3
 8009f0e:	2b64      	cmp	r3, #100	; 0x64
 8009f10:	d901      	bls.n	8009f16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009f12:	2303      	movs	r3, #3
 8009f14:	e3d4      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009f16:	4b63      	ldr	r3, [pc, #396]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d0f0      	beq.n	8009f04 <HAL_RCC_OscConfig+0xe8>
 8009f22:	e014      	b.n	8009f4e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f24:	f7f9 ffa6 	bl	8003e74 <HAL_GetTick>
 8009f28:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009f2a:	e008      	b.n	8009f3e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009f2c:	f7f9 ffa2 	bl	8003e74 <HAL_GetTick>
 8009f30:	4602      	mov	r2, r0
 8009f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f34:	1ad3      	subs	r3, r2, r3
 8009f36:	2b64      	cmp	r3, #100	; 0x64
 8009f38:	d901      	bls.n	8009f3e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8009f3a:	2303      	movs	r3, #3
 8009f3c:	e3c0      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009f3e:	4b59      	ldr	r3, [pc, #356]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d1f0      	bne.n	8009f2c <HAL_RCC_OscConfig+0x110>
 8009f4a:	e000      	b.n	8009f4e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009f4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f003 0302 	and.w	r3, r3, #2
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	f000 80ca 	beq.w	800a0f0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009f5c:	4b51      	ldr	r3, [pc, #324]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009f5e:	691b      	ldr	r3, [r3, #16]
 8009f60:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009f64:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009f66:	4b4f      	ldr	r3, [pc, #316]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f6a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009f6c:	6a3b      	ldr	r3, [r7, #32]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d007      	beq.n	8009f82 <HAL_RCC_OscConfig+0x166>
 8009f72:	6a3b      	ldr	r3, [r7, #32]
 8009f74:	2b18      	cmp	r3, #24
 8009f76:	d156      	bne.n	800a026 <HAL_RCC_OscConfig+0x20a>
 8009f78:	69fb      	ldr	r3, [r7, #28]
 8009f7a:	f003 0303 	and.w	r3, r3, #3
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d151      	bne.n	800a026 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009f82:	4b48      	ldr	r3, [pc, #288]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f003 0304 	and.w	r3, r3, #4
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d005      	beq.n	8009f9a <HAL_RCC_OscConfig+0x17e>
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	68db      	ldr	r3, [r3, #12]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d101      	bne.n	8009f9a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8009f96:	2301      	movs	r3, #1
 8009f98:	e392      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009f9a:	4b42      	ldr	r3, [pc, #264]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	f023 0219 	bic.w	r2, r3, #25
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	68db      	ldr	r3, [r3, #12]
 8009fa6:	493f      	ldr	r1, [pc, #252]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009fa8:	4313      	orrs	r3, r2
 8009faa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fac:	f7f9 ff62 	bl	8003e74 <HAL_GetTick>
 8009fb0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009fb2:	e008      	b.n	8009fc6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009fb4:	f7f9 ff5e 	bl	8003e74 <HAL_GetTick>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fbc:	1ad3      	subs	r3, r2, r3
 8009fbe:	2b02      	cmp	r3, #2
 8009fc0:	d901      	bls.n	8009fc6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009fc2:	2303      	movs	r3, #3
 8009fc4:	e37c      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009fc6:	4b37      	ldr	r3, [pc, #220]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f003 0304 	and.w	r3, r3, #4
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d0f0      	beq.n	8009fb4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009fd2:	f7f9 ff5b 	bl	8003e8c <HAL_GetREVID>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	f241 0203 	movw	r2, #4099	; 0x1003
 8009fdc:	4293      	cmp	r3, r2
 8009fde:	d817      	bhi.n	800a010 <HAL_RCC_OscConfig+0x1f4>
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	691b      	ldr	r3, [r3, #16]
 8009fe4:	2b40      	cmp	r3, #64	; 0x40
 8009fe6:	d108      	bne.n	8009ffa <HAL_RCC_OscConfig+0x1de>
 8009fe8:	4b2e      	ldr	r3, [pc, #184]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009ff0:	4a2c      	ldr	r2, [pc, #176]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009ff2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009ff6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009ff8:	e07a      	b.n	800a0f0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ffa:	4b2a      	ldr	r3, [pc, #168]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 8009ffc:	685b      	ldr	r3, [r3, #4]
 8009ffe:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	691b      	ldr	r3, [r3, #16]
 800a006:	031b      	lsls	r3, r3, #12
 800a008:	4926      	ldr	r1, [pc, #152]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 800a00a:	4313      	orrs	r3, r2
 800a00c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a00e:	e06f      	b.n	800a0f0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a010:	4b24      	ldr	r3, [pc, #144]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 800a012:	685b      	ldr	r3, [r3, #4]
 800a014:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	691b      	ldr	r3, [r3, #16]
 800a01c:	061b      	lsls	r3, r3, #24
 800a01e:	4921      	ldr	r1, [pc, #132]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 800a020:	4313      	orrs	r3, r2
 800a022:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a024:	e064      	b.n	800a0f0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	68db      	ldr	r3, [r3, #12]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d047      	beq.n	800a0be <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a02e:	4b1d      	ldr	r3, [pc, #116]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f023 0219 	bic.w	r2, r3, #25
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	68db      	ldr	r3, [r3, #12]
 800a03a:	491a      	ldr	r1, [pc, #104]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 800a03c:	4313      	orrs	r3, r2
 800a03e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a040:	f7f9 ff18 	bl	8003e74 <HAL_GetTick>
 800a044:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a046:	e008      	b.n	800a05a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a048:	f7f9 ff14 	bl	8003e74 <HAL_GetTick>
 800a04c:	4602      	mov	r2, r0
 800a04e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a050:	1ad3      	subs	r3, r2, r3
 800a052:	2b02      	cmp	r3, #2
 800a054:	d901      	bls.n	800a05a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a056:	2303      	movs	r3, #3
 800a058:	e332      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a05a:	4b12      	ldr	r3, [pc, #72]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f003 0304 	and.w	r3, r3, #4
 800a062:	2b00      	cmp	r3, #0
 800a064:	d0f0      	beq.n	800a048 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a066:	f7f9 ff11 	bl	8003e8c <HAL_GetREVID>
 800a06a:	4603      	mov	r3, r0
 800a06c:	f241 0203 	movw	r2, #4099	; 0x1003
 800a070:	4293      	cmp	r3, r2
 800a072:	d819      	bhi.n	800a0a8 <HAL_RCC_OscConfig+0x28c>
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	691b      	ldr	r3, [r3, #16]
 800a078:	2b40      	cmp	r3, #64	; 0x40
 800a07a:	d108      	bne.n	800a08e <HAL_RCC_OscConfig+0x272>
 800a07c:	4b09      	ldr	r3, [pc, #36]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 800a07e:	685b      	ldr	r3, [r3, #4]
 800a080:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800a084:	4a07      	ldr	r2, [pc, #28]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 800a086:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a08a:	6053      	str	r3, [r2, #4]
 800a08c:	e030      	b.n	800a0f0 <HAL_RCC_OscConfig+0x2d4>
 800a08e:	4b05      	ldr	r3, [pc, #20]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 800a090:	685b      	ldr	r3, [r3, #4]
 800a092:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	691b      	ldr	r3, [r3, #16]
 800a09a:	031b      	lsls	r3, r3, #12
 800a09c:	4901      	ldr	r1, [pc, #4]	; (800a0a4 <HAL_RCC_OscConfig+0x288>)
 800a09e:	4313      	orrs	r3, r2
 800a0a0:	604b      	str	r3, [r1, #4]
 800a0a2:	e025      	b.n	800a0f0 <HAL_RCC_OscConfig+0x2d4>
 800a0a4:	58024400 	.word	0x58024400
 800a0a8:	4b9a      	ldr	r3, [pc, #616]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a0aa:	685b      	ldr	r3, [r3, #4]
 800a0ac:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	691b      	ldr	r3, [r3, #16]
 800a0b4:	061b      	lsls	r3, r3, #24
 800a0b6:	4997      	ldr	r1, [pc, #604]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a0b8:	4313      	orrs	r3, r2
 800a0ba:	604b      	str	r3, [r1, #4]
 800a0bc:	e018      	b.n	800a0f0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a0be:	4b95      	ldr	r3, [pc, #596]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	4a94      	ldr	r2, [pc, #592]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a0c4:	f023 0301 	bic.w	r3, r3, #1
 800a0c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0ca:	f7f9 fed3 	bl	8003e74 <HAL_GetTick>
 800a0ce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a0d0:	e008      	b.n	800a0e4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a0d2:	f7f9 fecf 	bl	8003e74 <HAL_GetTick>
 800a0d6:	4602      	mov	r2, r0
 800a0d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0da:	1ad3      	subs	r3, r2, r3
 800a0dc:	2b02      	cmp	r3, #2
 800a0de:	d901      	bls.n	800a0e4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a0e0:	2303      	movs	r3, #3
 800a0e2:	e2ed      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a0e4:	4b8b      	ldr	r3, [pc, #556]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f003 0304 	and.w	r3, r3, #4
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d1f0      	bne.n	800a0d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f003 0310 	and.w	r3, r3, #16
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	f000 80a9 	beq.w	800a250 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a0fe:	4b85      	ldr	r3, [pc, #532]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a100:	691b      	ldr	r3, [r3, #16]
 800a102:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a106:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a108:	4b82      	ldr	r3, [pc, #520]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a10a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a10c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a10e:	69bb      	ldr	r3, [r7, #24]
 800a110:	2b08      	cmp	r3, #8
 800a112:	d007      	beq.n	800a124 <HAL_RCC_OscConfig+0x308>
 800a114:	69bb      	ldr	r3, [r7, #24]
 800a116:	2b18      	cmp	r3, #24
 800a118:	d13a      	bne.n	800a190 <HAL_RCC_OscConfig+0x374>
 800a11a:	697b      	ldr	r3, [r7, #20]
 800a11c:	f003 0303 	and.w	r3, r3, #3
 800a120:	2b01      	cmp	r3, #1
 800a122:	d135      	bne.n	800a190 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a124:	4b7b      	ldr	r3, [pc, #492]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d005      	beq.n	800a13c <HAL_RCC_OscConfig+0x320>
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	69db      	ldr	r3, [r3, #28]
 800a134:	2b80      	cmp	r3, #128	; 0x80
 800a136:	d001      	beq.n	800a13c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800a138:	2301      	movs	r3, #1
 800a13a:	e2c1      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a13c:	f7f9 fea6 	bl	8003e8c <HAL_GetREVID>
 800a140:	4603      	mov	r3, r0
 800a142:	f241 0203 	movw	r2, #4099	; 0x1003
 800a146:	4293      	cmp	r3, r2
 800a148:	d817      	bhi.n	800a17a <HAL_RCC_OscConfig+0x35e>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6a1b      	ldr	r3, [r3, #32]
 800a14e:	2b20      	cmp	r3, #32
 800a150:	d108      	bne.n	800a164 <HAL_RCC_OscConfig+0x348>
 800a152:	4b70      	ldr	r3, [pc, #448]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a154:	685b      	ldr	r3, [r3, #4]
 800a156:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a15a:	4a6e      	ldr	r2, [pc, #440]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a15c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a160:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a162:	e075      	b.n	800a250 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a164:	4b6b      	ldr	r3, [pc, #428]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6a1b      	ldr	r3, [r3, #32]
 800a170:	069b      	lsls	r3, r3, #26
 800a172:	4968      	ldr	r1, [pc, #416]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a174:	4313      	orrs	r3, r2
 800a176:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a178:	e06a      	b.n	800a250 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a17a:	4b66      	ldr	r3, [pc, #408]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a17c:	68db      	ldr	r3, [r3, #12]
 800a17e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6a1b      	ldr	r3, [r3, #32]
 800a186:	061b      	lsls	r3, r3, #24
 800a188:	4962      	ldr	r1, [pc, #392]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a18a:	4313      	orrs	r3, r2
 800a18c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a18e:	e05f      	b.n	800a250 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	69db      	ldr	r3, [r3, #28]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d042      	beq.n	800a21e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a198:	4b5e      	ldr	r3, [pc, #376]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	4a5d      	ldr	r2, [pc, #372]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a19e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1a4:	f7f9 fe66 	bl	8003e74 <HAL_GetTick>
 800a1a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a1aa:	e008      	b.n	800a1be <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a1ac:	f7f9 fe62 	bl	8003e74 <HAL_GetTick>
 800a1b0:	4602      	mov	r2, r0
 800a1b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b4:	1ad3      	subs	r3, r2, r3
 800a1b6:	2b02      	cmp	r3, #2
 800a1b8:	d901      	bls.n	800a1be <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a1ba:	2303      	movs	r3, #3
 800a1bc:	e280      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a1be:	4b55      	ldr	r3, [pc, #340]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d0f0      	beq.n	800a1ac <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a1ca:	f7f9 fe5f 	bl	8003e8c <HAL_GetREVID>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	f241 0203 	movw	r2, #4099	; 0x1003
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d817      	bhi.n	800a208 <HAL_RCC_OscConfig+0x3ec>
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6a1b      	ldr	r3, [r3, #32]
 800a1dc:	2b20      	cmp	r3, #32
 800a1de:	d108      	bne.n	800a1f2 <HAL_RCC_OscConfig+0x3d6>
 800a1e0:	4b4c      	ldr	r3, [pc, #304]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a1e2:	685b      	ldr	r3, [r3, #4]
 800a1e4:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a1e8:	4a4a      	ldr	r2, [pc, #296]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a1ea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a1ee:	6053      	str	r3, [r2, #4]
 800a1f0:	e02e      	b.n	800a250 <HAL_RCC_OscConfig+0x434>
 800a1f2:	4b48      	ldr	r3, [pc, #288]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a1f4:	685b      	ldr	r3, [r3, #4]
 800a1f6:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6a1b      	ldr	r3, [r3, #32]
 800a1fe:	069b      	lsls	r3, r3, #26
 800a200:	4944      	ldr	r1, [pc, #272]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a202:	4313      	orrs	r3, r2
 800a204:	604b      	str	r3, [r1, #4]
 800a206:	e023      	b.n	800a250 <HAL_RCC_OscConfig+0x434>
 800a208:	4b42      	ldr	r3, [pc, #264]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a20a:	68db      	ldr	r3, [r3, #12]
 800a20c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	6a1b      	ldr	r3, [r3, #32]
 800a214:	061b      	lsls	r3, r3, #24
 800a216:	493f      	ldr	r1, [pc, #252]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a218:	4313      	orrs	r3, r2
 800a21a:	60cb      	str	r3, [r1, #12]
 800a21c:	e018      	b.n	800a250 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a21e:	4b3d      	ldr	r3, [pc, #244]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	4a3c      	ldr	r2, [pc, #240]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a224:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a228:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a22a:	f7f9 fe23 	bl	8003e74 <HAL_GetTick>
 800a22e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a230:	e008      	b.n	800a244 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a232:	f7f9 fe1f 	bl	8003e74 <HAL_GetTick>
 800a236:	4602      	mov	r2, r0
 800a238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a23a:	1ad3      	subs	r3, r2, r3
 800a23c:	2b02      	cmp	r3, #2
 800a23e:	d901      	bls.n	800a244 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a240:	2303      	movs	r3, #3
 800a242:	e23d      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a244:	4b33      	ldr	r3, [pc, #204]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d1f0      	bne.n	800a232 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f003 0308 	and.w	r3, r3, #8
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d036      	beq.n	800a2ca <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	695b      	ldr	r3, [r3, #20]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d019      	beq.n	800a298 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a264:	4b2b      	ldr	r3, [pc, #172]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a266:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a268:	4a2a      	ldr	r2, [pc, #168]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a26a:	f043 0301 	orr.w	r3, r3, #1
 800a26e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a270:	f7f9 fe00 	bl	8003e74 <HAL_GetTick>
 800a274:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a276:	e008      	b.n	800a28a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a278:	f7f9 fdfc 	bl	8003e74 <HAL_GetTick>
 800a27c:	4602      	mov	r2, r0
 800a27e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a280:	1ad3      	subs	r3, r2, r3
 800a282:	2b02      	cmp	r3, #2
 800a284:	d901      	bls.n	800a28a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a286:	2303      	movs	r3, #3
 800a288:	e21a      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a28a:	4b22      	ldr	r3, [pc, #136]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a28c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a28e:	f003 0302 	and.w	r3, r3, #2
 800a292:	2b00      	cmp	r3, #0
 800a294:	d0f0      	beq.n	800a278 <HAL_RCC_OscConfig+0x45c>
 800a296:	e018      	b.n	800a2ca <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a298:	4b1e      	ldr	r3, [pc, #120]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a29a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a29c:	4a1d      	ldr	r2, [pc, #116]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a29e:	f023 0301 	bic.w	r3, r3, #1
 800a2a2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2a4:	f7f9 fde6 	bl	8003e74 <HAL_GetTick>
 800a2a8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a2aa:	e008      	b.n	800a2be <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a2ac:	f7f9 fde2 	bl	8003e74 <HAL_GetTick>
 800a2b0:	4602      	mov	r2, r0
 800a2b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2b4:	1ad3      	subs	r3, r2, r3
 800a2b6:	2b02      	cmp	r3, #2
 800a2b8:	d901      	bls.n	800a2be <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800a2ba:	2303      	movs	r3, #3
 800a2bc:	e200      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a2be:	4b15      	ldr	r3, [pc, #84]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a2c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a2c2:	f003 0302 	and.w	r3, r3, #2
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d1f0      	bne.n	800a2ac <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	f003 0320 	and.w	r3, r3, #32
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d039      	beq.n	800a34a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	699b      	ldr	r3, [r3, #24]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d01c      	beq.n	800a318 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a2de:	4b0d      	ldr	r3, [pc, #52]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	4a0c      	ldr	r2, [pc, #48]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a2e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a2e8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a2ea:	f7f9 fdc3 	bl	8003e74 <HAL_GetTick>
 800a2ee:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a2f0:	e008      	b.n	800a304 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a2f2:	f7f9 fdbf 	bl	8003e74 <HAL_GetTick>
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2fa:	1ad3      	subs	r3, r2, r3
 800a2fc:	2b02      	cmp	r3, #2
 800a2fe:	d901      	bls.n	800a304 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800a300:	2303      	movs	r3, #3
 800a302:	e1dd      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a304:	4b03      	ldr	r3, [pc, #12]	; (800a314 <HAL_RCC_OscConfig+0x4f8>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d0f0      	beq.n	800a2f2 <HAL_RCC_OscConfig+0x4d6>
 800a310:	e01b      	b.n	800a34a <HAL_RCC_OscConfig+0x52e>
 800a312:	bf00      	nop
 800a314:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a318:	4b9b      	ldr	r3, [pc, #620]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	4a9a      	ldr	r2, [pc, #616]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a31e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a322:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a324:	f7f9 fda6 	bl	8003e74 <HAL_GetTick>
 800a328:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a32a:	e008      	b.n	800a33e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a32c:	f7f9 fda2 	bl	8003e74 <HAL_GetTick>
 800a330:	4602      	mov	r2, r0
 800a332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a334:	1ad3      	subs	r3, r2, r3
 800a336:	2b02      	cmp	r3, #2
 800a338:	d901      	bls.n	800a33e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800a33a:	2303      	movs	r3, #3
 800a33c:	e1c0      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a33e:	4b92      	ldr	r3, [pc, #584]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a346:	2b00      	cmp	r3, #0
 800a348:	d1f0      	bne.n	800a32c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f003 0304 	and.w	r3, r3, #4
 800a352:	2b00      	cmp	r3, #0
 800a354:	f000 8081 	beq.w	800a45a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a358:	4b8c      	ldr	r3, [pc, #560]	; (800a58c <HAL_RCC_OscConfig+0x770>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4a8b      	ldr	r2, [pc, #556]	; (800a58c <HAL_RCC_OscConfig+0x770>)
 800a35e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a362:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a364:	f7f9 fd86 	bl	8003e74 <HAL_GetTick>
 800a368:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a36a:	e008      	b.n	800a37e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a36c:	f7f9 fd82 	bl	8003e74 <HAL_GetTick>
 800a370:	4602      	mov	r2, r0
 800a372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a374:	1ad3      	subs	r3, r2, r3
 800a376:	2b64      	cmp	r3, #100	; 0x64
 800a378:	d901      	bls.n	800a37e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800a37a:	2303      	movs	r3, #3
 800a37c:	e1a0      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a37e:	4b83      	ldr	r3, [pc, #524]	; (800a58c <HAL_RCC_OscConfig+0x770>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a386:	2b00      	cmp	r3, #0
 800a388:	d0f0      	beq.n	800a36c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	689b      	ldr	r3, [r3, #8]
 800a38e:	2b01      	cmp	r3, #1
 800a390:	d106      	bne.n	800a3a0 <HAL_RCC_OscConfig+0x584>
 800a392:	4b7d      	ldr	r3, [pc, #500]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a396:	4a7c      	ldr	r2, [pc, #496]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a398:	f043 0301 	orr.w	r3, r3, #1
 800a39c:	6713      	str	r3, [r2, #112]	; 0x70
 800a39e:	e02d      	b.n	800a3fc <HAL_RCC_OscConfig+0x5e0>
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	689b      	ldr	r3, [r3, #8]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d10c      	bne.n	800a3c2 <HAL_RCC_OscConfig+0x5a6>
 800a3a8:	4b77      	ldr	r3, [pc, #476]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a3aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3ac:	4a76      	ldr	r2, [pc, #472]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a3ae:	f023 0301 	bic.w	r3, r3, #1
 800a3b2:	6713      	str	r3, [r2, #112]	; 0x70
 800a3b4:	4b74      	ldr	r3, [pc, #464]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a3b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3b8:	4a73      	ldr	r2, [pc, #460]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a3ba:	f023 0304 	bic.w	r3, r3, #4
 800a3be:	6713      	str	r3, [r2, #112]	; 0x70
 800a3c0:	e01c      	b.n	800a3fc <HAL_RCC_OscConfig+0x5e0>
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	689b      	ldr	r3, [r3, #8]
 800a3c6:	2b05      	cmp	r3, #5
 800a3c8:	d10c      	bne.n	800a3e4 <HAL_RCC_OscConfig+0x5c8>
 800a3ca:	4b6f      	ldr	r3, [pc, #444]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a3cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3ce:	4a6e      	ldr	r2, [pc, #440]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a3d0:	f043 0304 	orr.w	r3, r3, #4
 800a3d4:	6713      	str	r3, [r2, #112]	; 0x70
 800a3d6:	4b6c      	ldr	r3, [pc, #432]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a3d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3da:	4a6b      	ldr	r2, [pc, #428]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a3dc:	f043 0301 	orr.w	r3, r3, #1
 800a3e0:	6713      	str	r3, [r2, #112]	; 0x70
 800a3e2:	e00b      	b.n	800a3fc <HAL_RCC_OscConfig+0x5e0>
 800a3e4:	4b68      	ldr	r3, [pc, #416]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a3e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3e8:	4a67      	ldr	r2, [pc, #412]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a3ea:	f023 0301 	bic.w	r3, r3, #1
 800a3ee:	6713      	str	r3, [r2, #112]	; 0x70
 800a3f0:	4b65      	ldr	r3, [pc, #404]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a3f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3f4:	4a64      	ldr	r2, [pc, #400]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a3f6:	f023 0304 	bic.w	r3, r3, #4
 800a3fa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	689b      	ldr	r3, [r3, #8]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d015      	beq.n	800a430 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a404:	f7f9 fd36 	bl	8003e74 <HAL_GetTick>
 800a408:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a40a:	e00a      	b.n	800a422 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a40c:	f7f9 fd32 	bl	8003e74 <HAL_GetTick>
 800a410:	4602      	mov	r2, r0
 800a412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a414:	1ad3      	subs	r3, r2, r3
 800a416:	f241 3288 	movw	r2, #5000	; 0x1388
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d901      	bls.n	800a422 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800a41e:	2303      	movs	r3, #3
 800a420:	e14e      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a422:	4b59      	ldr	r3, [pc, #356]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a424:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a426:	f003 0302 	and.w	r3, r3, #2
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d0ee      	beq.n	800a40c <HAL_RCC_OscConfig+0x5f0>
 800a42e:	e014      	b.n	800a45a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a430:	f7f9 fd20 	bl	8003e74 <HAL_GetTick>
 800a434:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a436:	e00a      	b.n	800a44e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a438:	f7f9 fd1c 	bl	8003e74 <HAL_GetTick>
 800a43c:	4602      	mov	r2, r0
 800a43e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a440:	1ad3      	subs	r3, r2, r3
 800a442:	f241 3288 	movw	r2, #5000	; 0x1388
 800a446:	4293      	cmp	r3, r2
 800a448:	d901      	bls.n	800a44e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800a44a:	2303      	movs	r3, #3
 800a44c:	e138      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a44e:	4b4e      	ldr	r3, [pc, #312]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a450:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a452:	f003 0302 	and.w	r3, r3, #2
 800a456:	2b00      	cmp	r3, #0
 800a458:	d1ee      	bne.n	800a438 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a45e:	2b00      	cmp	r3, #0
 800a460:	f000 812d 	beq.w	800a6be <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a464:	4b48      	ldr	r3, [pc, #288]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a466:	691b      	ldr	r3, [r3, #16]
 800a468:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a46c:	2b18      	cmp	r3, #24
 800a46e:	f000 80bd 	beq.w	800a5ec <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a476:	2b02      	cmp	r3, #2
 800a478:	f040 809e 	bne.w	800a5b8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a47c:	4b42      	ldr	r3, [pc, #264]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a41      	ldr	r2, [pc, #260]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a482:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a486:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a488:	f7f9 fcf4 	bl	8003e74 <HAL_GetTick>
 800a48c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a48e:	e008      	b.n	800a4a2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a490:	f7f9 fcf0 	bl	8003e74 <HAL_GetTick>
 800a494:	4602      	mov	r2, r0
 800a496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a498:	1ad3      	subs	r3, r2, r3
 800a49a:	2b02      	cmp	r3, #2
 800a49c:	d901      	bls.n	800a4a2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800a49e:	2303      	movs	r3, #3
 800a4a0:	e10e      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a4a2:	4b39      	ldr	r3, [pc, #228]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d1f0      	bne.n	800a490 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a4ae:	4b36      	ldr	r3, [pc, #216]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a4b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a4b2:	4b37      	ldr	r3, [pc, #220]	; (800a590 <HAL_RCC_OscConfig+0x774>)
 800a4b4:	4013      	ands	r3, r2
 800a4b6:	687a      	ldr	r2, [r7, #4]
 800a4b8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800a4ba:	687a      	ldr	r2, [r7, #4]
 800a4bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a4be:	0112      	lsls	r2, r2, #4
 800a4c0:	430a      	orrs	r2, r1
 800a4c2:	4931      	ldr	r1, [pc, #196]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a4c4:	4313      	orrs	r3, r2
 800a4c6:	628b      	str	r3, [r1, #40]	; 0x28
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4cc:	3b01      	subs	r3, #1
 800a4ce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4d6:	3b01      	subs	r3, #1
 800a4d8:	025b      	lsls	r3, r3, #9
 800a4da:	b29b      	uxth	r3, r3
 800a4dc:	431a      	orrs	r2, r3
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4e2:	3b01      	subs	r3, #1
 800a4e4:	041b      	lsls	r3, r3, #16
 800a4e6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a4ea:	431a      	orrs	r2, r3
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4f0:	3b01      	subs	r3, #1
 800a4f2:	061b      	lsls	r3, r3, #24
 800a4f4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a4f8:	4923      	ldr	r1, [pc, #140]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a4fa:	4313      	orrs	r3, r2
 800a4fc:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800a4fe:	4b22      	ldr	r3, [pc, #136]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a502:	4a21      	ldr	r2, [pc, #132]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a504:	f023 0301 	bic.w	r3, r3, #1
 800a508:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a50a:	4b1f      	ldr	r3, [pc, #124]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a50c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a50e:	4b21      	ldr	r3, [pc, #132]	; (800a594 <HAL_RCC_OscConfig+0x778>)
 800a510:	4013      	ands	r3, r2
 800a512:	687a      	ldr	r2, [r7, #4]
 800a514:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a516:	00d2      	lsls	r2, r2, #3
 800a518:	491b      	ldr	r1, [pc, #108]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a51a:	4313      	orrs	r3, r2
 800a51c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a51e:	4b1a      	ldr	r3, [pc, #104]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a522:	f023 020c 	bic.w	r2, r3, #12
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a52a:	4917      	ldr	r1, [pc, #92]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a52c:	4313      	orrs	r3, r2
 800a52e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a530:	4b15      	ldr	r3, [pc, #84]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a534:	f023 0202 	bic.w	r2, r3, #2
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a53c:	4912      	ldr	r1, [pc, #72]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a53e:	4313      	orrs	r3, r2
 800a540:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a542:	4b11      	ldr	r3, [pc, #68]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a546:	4a10      	ldr	r2, [pc, #64]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a548:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a54c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a54e:	4b0e      	ldr	r3, [pc, #56]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a552:	4a0d      	ldr	r2, [pc, #52]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a558:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a55a:	4b0b      	ldr	r3, [pc, #44]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a55c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a55e:	4a0a      	ldr	r2, [pc, #40]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a560:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a564:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800a566:	4b08      	ldr	r3, [pc, #32]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a56a:	4a07      	ldr	r2, [pc, #28]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a56c:	f043 0301 	orr.w	r3, r3, #1
 800a570:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a572:	4b05      	ldr	r3, [pc, #20]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	4a04      	ldr	r2, [pc, #16]	; (800a588 <HAL_RCC_OscConfig+0x76c>)
 800a578:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a57c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a57e:	f7f9 fc79 	bl	8003e74 <HAL_GetTick>
 800a582:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a584:	e011      	b.n	800a5aa <HAL_RCC_OscConfig+0x78e>
 800a586:	bf00      	nop
 800a588:	58024400 	.word	0x58024400
 800a58c:	58024800 	.word	0x58024800
 800a590:	fffffc0c 	.word	0xfffffc0c
 800a594:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a598:	f7f9 fc6c 	bl	8003e74 <HAL_GetTick>
 800a59c:	4602      	mov	r2, r0
 800a59e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5a0:	1ad3      	subs	r3, r2, r3
 800a5a2:	2b02      	cmp	r3, #2
 800a5a4:	d901      	bls.n	800a5aa <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800a5a6:	2303      	movs	r3, #3
 800a5a8:	e08a      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a5aa:	4b47      	ldr	r3, [pc, #284]	; (800a6c8 <HAL_RCC_OscConfig+0x8ac>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d0f0      	beq.n	800a598 <HAL_RCC_OscConfig+0x77c>
 800a5b6:	e082      	b.n	800a6be <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a5b8:	4b43      	ldr	r3, [pc, #268]	; (800a6c8 <HAL_RCC_OscConfig+0x8ac>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	4a42      	ldr	r2, [pc, #264]	; (800a6c8 <HAL_RCC_OscConfig+0x8ac>)
 800a5be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a5c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5c4:	f7f9 fc56 	bl	8003e74 <HAL_GetTick>
 800a5c8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a5ca:	e008      	b.n	800a5de <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a5cc:	f7f9 fc52 	bl	8003e74 <HAL_GetTick>
 800a5d0:	4602      	mov	r2, r0
 800a5d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5d4:	1ad3      	subs	r3, r2, r3
 800a5d6:	2b02      	cmp	r3, #2
 800a5d8:	d901      	bls.n	800a5de <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800a5da:	2303      	movs	r3, #3
 800a5dc:	e070      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a5de:	4b3a      	ldr	r3, [pc, #232]	; (800a6c8 <HAL_RCC_OscConfig+0x8ac>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d1f0      	bne.n	800a5cc <HAL_RCC_OscConfig+0x7b0>
 800a5ea:	e068      	b.n	800a6be <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a5ec:	4b36      	ldr	r3, [pc, #216]	; (800a6c8 <HAL_RCC_OscConfig+0x8ac>)
 800a5ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5f0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a5f2:	4b35      	ldr	r3, [pc, #212]	; (800a6c8 <HAL_RCC_OscConfig+0x8ac>)
 800a5f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5f6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5fc:	2b01      	cmp	r3, #1
 800a5fe:	d031      	beq.n	800a664 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a600:	693b      	ldr	r3, [r7, #16]
 800a602:	f003 0203 	and.w	r2, r3, #3
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a60a:	429a      	cmp	r2, r3
 800a60c:	d12a      	bne.n	800a664 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	091b      	lsrs	r3, r3, #4
 800a612:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a61a:	429a      	cmp	r2, r3
 800a61c:	d122      	bne.n	800a664 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a628:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a62a:	429a      	cmp	r2, r3
 800a62c:	d11a      	bne.n	800a664 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	0a5b      	lsrs	r3, r3, #9
 800a632:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a63a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a63c:	429a      	cmp	r2, r3
 800a63e:	d111      	bne.n	800a664 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	0c1b      	lsrs	r3, r3, #16
 800a644:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a64c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a64e:	429a      	cmp	r2, r3
 800a650:	d108      	bne.n	800a664 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	0e1b      	lsrs	r3, r3, #24
 800a656:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a65e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a660:	429a      	cmp	r2, r3
 800a662:	d001      	beq.n	800a668 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800a664:	2301      	movs	r3, #1
 800a666:	e02b      	b.n	800a6c0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a668:	4b17      	ldr	r3, [pc, #92]	; (800a6c8 <HAL_RCC_OscConfig+0x8ac>)
 800a66a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a66c:	08db      	lsrs	r3, r3, #3
 800a66e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a672:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a678:	693a      	ldr	r2, [r7, #16]
 800a67a:	429a      	cmp	r2, r3
 800a67c:	d01f      	beq.n	800a6be <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800a67e:	4b12      	ldr	r3, [pc, #72]	; (800a6c8 <HAL_RCC_OscConfig+0x8ac>)
 800a680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a682:	4a11      	ldr	r2, [pc, #68]	; (800a6c8 <HAL_RCC_OscConfig+0x8ac>)
 800a684:	f023 0301 	bic.w	r3, r3, #1
 800a688:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a68a:	f7f9 fbf3 	bl	8003e74 <HAL_GetTick>
 800a68e:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800a690:	bf00      	nop
 800a692:	f7f9 fbef 	bl	8003e74 <HAL_GetTick>
 800a696:	4602      	mov	r2, r0
 800a698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a69a:	4293      	cmp	r3, r2
 800a69c:	d0f9      	beq.n	800a692 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a69e:	4b0a      	ldr	r3, [pc, #40]	; (800a6c8 <HAL_RCC_OscConfig+0x8ac>)
 800a6a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a6a2:	4b0a      	ldr	r3, [pc, #40]	; (800a6cc <HAL_RCC_OscConfig+0x8b0>)
 800a6a4:	4013      	ands	r3, r2
 800a6a6:	687a      	ldr	r2, [r7, #4]
 800a6a8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a6aa:	00d2      	lsls	r2, r2, #3
 800a6ac:	4906      	ldr	r1, [pc, #24]	; (800a6c8 <HAL_RCC_OscConfig+0x8ac>)
 800a6ae:	4313      	orrs	r3, r2
 800a6b0:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800a6b2:	4b05      	ldr	r3, [pc, #20]	; (800a6c8 <HAL_RCC_OscConfig+0x8ac>)
 800a6b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6b6:	4a04      	ldr	r2, [pc, #16]	; (800a6c8 <HAL_RCC_OscConfig+0x8ac>)
 800a6b8:	f043 0301 	orr.w	r3, r3, #1
 800a6bc:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800a6be:	2300      	movs	r3, #0
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	3730      	adds	r7, #48	; 0x30
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}
 800a6c8:	58024400 	.word	0x58024400
 800a6cc:	ffff0007 	.word	0xffff0007

0800a6d0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b086      	sub	sp, #24
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
 800a6d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d101      	bne.n	800a6e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	e19c      	b.n	800aa1e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a6e4:	4b8a      	ldr	r3, [pc, #552]	; (800a910 <HAL_RCC_ClockConfig+0x240>)
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	f003 030f 	and.w	r3, r3, #15
 800a6ec:	683a      	ldr	r2, [r7, #0]
 800a6ee:	429a      	cmp	r2, r3
 800a6f0:	d910      	bls.n	800a714 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a6f2:	4b87      	ldr	r3, [pc, #540]	; (800a910 <HAL_RCC_ClockConfig+0x240>)
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f023 020f 	bic.w	r2, r3, #15
 800a6fa:	4985      	ldr	r1, [pc, #532]	; (800a910 <HAL_RCC_ClockConfig+0x240>)
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	4313      	orrs	r3, r2
 800a700:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a702:	4b83      	ldr	r3, [pc, #524]	; (800a910 <HAL_RCC_ClockConfig+0x240>)
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	f003 030f 	and.w	r3, r3, #15
 800a70a:	683a      	ldr	r2, [r7, #0]
 800a70c:	429a      	cmp	r2, r3
 800a70e:	d001      	beq.n	800a714 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a710:	2301      	movs	r3, #1
 800a712:	e184      	b.n	800aa1e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f003 0304 	and.w	r3, r3, #4
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d010      	beq.n	800a742 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	691a      	ldr	r2, [r3, #16]
 800a724:	4b7b      	ldr	r3, [pc, #492]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a726:	699b      	ldr	r3, [r3, #24]
 800a728:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a72c:	429a      	cmp	r2, r3
 800a72e:	d908      	bls.n	800a742 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a730:	4b78      	ldr	r3, [pc, #480]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a732:	699b      	ldr	r3, [r3, #24]
 800a734:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	691b      	ldr	r3, [r3, #16]
 800a73c:	4975      	ldr	r1, [pc, #468]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a73e:	4313      	orrs	r3, r2
 800a740:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f003 0308 	and.w	r3, r3, #8
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d010      	beq.n	800a770 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	695a      	ldr	r2, [r3, #20]
 800a752:	4b70      	ldr	r3, [pc, #448]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a754:	69db      	ldr	r3, [r3, #28]
 800a756:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a75a:	429a      	cmp	r2, r3
 800a75c:	d908      	bls.n	800a770 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a75e:	4b6d      	ldr	r3, [pc, #436]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a760:	69db      	ldr	r3, [r3, #28]
 800a762:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	695b      	ldr	r3, [r3, #20]
 800a76a:	496a      	ldr	r1, [pc, #424]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a76c:	4313      	orrs	r3, r2
 800a76e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f003 0310 	and.w	r3, r3, #16
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d010      	beq.n	800a79e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	699a      	ldr	r2, [r3, #24]
 800a780:	4b64      	ldr	r3, [pc, #400]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a782:	69db      	ldr	r3, [r3, #28]
 800a784:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a788:	429a      	cmp	r2, r3
 800a78a:	d908      	bls.n	800a79e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a78c:	4b61      	ldr	r3, [pc, #388]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a78e:	69db      	ldr	r3, [r3, #28]
 800a790:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	699b      	ldr	r3, [r3, #24]
 800a798:	495e      	ldr	r1, [pc, #376]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a79a:	4313      	orrs	r3, r2
 800a79c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	f003 0320 	and.w	r3, r3, #32
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d010      	beq.n	800a7cc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	69da      	ldr	r2, [r3, #28]
 800a7ae:	4b59      	ldr	r3, [pc, #356]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a7b0:	6a1b      	ldr	r3, [r3, #32]
 800a7b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a7b6:	429a      	cmp	r2, r3
 800a7b8:	d908      	bls.n	800a7cc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a7ba:	4b56      	ldr	r3, [pc, #344]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a7bc:	6a1b      	ldr	r3, [r3, #32]
 800a7be:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	69db      	ldr	r3, [r3, #28]
 800a7c6:	4953      	ldr	r1, [pc, #332]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a7c8:	4313      	orrs	r3, r2
 800a7ca:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	f003 0302 	and.w	r3, r3, #2
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d010      	beq.n	800a7fa <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	68da      	ldr	r2, [r3, #12]
 800a7dc:	4b4d      	ldr	r3, [pc, #308]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a7de:	699b      	ldr	r3, [r3, #24]
 800a7e0:	f003 030f 	and.w	r3, r3, #15
 800a7e4:	429a      	cmp	r2, r3
 800a7e6:	d908      	bls.n	800a7fa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a7e8:	4b4a      	ldr	r3, [pc, #296]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a7ea:	699b      	ldr	r3, [r3, #24]
 800a7ec:	f023 020f 	bic.w	r2, r3, #15
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	68db      	ldr	r3, [r3, #12]
 800a7f4:	4947      	ldr	r1, [pc, #284]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a7f6:	4313      	orrs	r3, r2
 800a7f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f003 0301 	and.w	r3, r3, #1
 800a802:	2b00      	cmp	r3, #0
 800a804:	d055      	beq.n	800a8b2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a806:	4b43      	ldr	r3, [pc, #268]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a808:	699b      	ldr	r3, [r3, #24]
 800a80a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	689b      	ldr	r3, [r3, #8]
 800a812:	4940      	ldr	r1, [pc, #256]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a814:	4313      	orrs	r3, r2
 800a816:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	685b      	ldr	r3, [r3, #4]
 800a81c:	2b02      	cmp	r3, #2
 800a81e:	d107      	bne.n	800a830 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a820:	4b3c      	ldr	r3, [pc, #240]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d121      	bne.n	800a870 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a82c:	2301      	movs	r3, #1
 800a82e:	e0f6      	b.n	800aa1e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	685b      	ldr	r3, [r3, #4]
 800a834:	2b03      	cmp	r3, #3
 800a836:	d107      	bne.n	800a848 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a838:	4b36      	ldr	r3, [pc, #216]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a840:	2b00      	cmp	r3, #0
 800a842:	d115      	bne.n	800a870 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a844:	2301      	movs	r3, #1
 800a846:	e0ea      	b.n	800aa1e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	2b01      	cmp	r3, #1
 800a84e:	d107      	bne.n	800a860 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a850:	4b30      	ldr	r3, [pc, #192]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d109      	bne.n	800a870 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a85c:	2301      	movs	r3, #1
 800a85e:	e0de      	b.n	800aa1e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a860:	4b2c      	ldr	r3, [pc, #176]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	f003 0304 	and.w	r3, r3, #4
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d101      	bne.n	800a870 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a86c:	2301      	movs	r3, #1
 800a86e:	e0d6      	b.n	800aa1e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a870:	4b28      	ldr	r3, [pc, #160]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a872:	691b      	ldr	r3, [r3, #16]
 800a874:	f023 0207 	bic.w	r2, r3, #7
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	685b      	ldr	r3, [r3, #4]
 800a87c:	4925      	ldr	r1, [pc, #148]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a87e:	4313      	orrs	r3, r2
 800a880:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a882:	f7f9 faf7 	bl	8003e74 <HAL_GetTick>
 800a886:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a888:	e00a      	b.n	800a8a0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a88a:	f7f9 faf3 	bl	8003e74 <HAL_GetTick>
 800a88e:	4602      	mov	r2, r0
 800a890:	697b      	ldr	r3, [r7, #20]
 800a892:	1ad3      	subs	r3, r2, r3
 800a894:	f241 3288 	movw	r2, #5000	; 0x1388
 800a898:	4293      	cmp	r3, r2
 800a89a:	d901      	bls.n	800a8a0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a89c:	2303      	movs	r3, #3
 800a89e:	e0be      	b.n	800aa1e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a8a0:	4b1c      	ldr	r3, [pc, #112]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a8a2:	691b      	ldr	r3, [r3, #16]
 800a8a4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	685b      	ldr	r3, [r3, #4]
 800a8ac:	00db      	lsls	r3, r3, #3
 800a8ae:	429a      	cmp	r2, r3
 800a8b0:	d1eb      	bne.n	800a88a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f003 0302 	and.w	r3, r3, #2
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d010      	beq.n	800a8e0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	68da      	ldr	r2, [r3, #12]
 800a8c2:	4b14      	ldr	r3, [pc, #80]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a8c4:	699b      	ldr	r3, [r3, #24]
 800a8c6:	f003 030f 	and.w	r3, r3, #15
 800a8ca:	429a      	cmp	r2, r3
 800a8cc:	d208      	bcs.n	800a8e0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a8ce:	4b11      	ldr	r3, [pc, #68]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a8d0:	699b      	ldr	r3, [r3, #24]
 800a8d2:	f023 020f 	bic.w	r2, r3, #15
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	68db      	ldr	r3, [r3, #12]
 800a8da:	490e      	ldr	r1, [pc, #56]	; (800a914 <HAL_RCC_ClockConfig+0x244>)
 800a8dc:	4313      	orrs	r3, r2
 800a8de:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a8e0:	4b0b      	ldr	r3, [pc, #44]	; (800a910 <HAL_RCC_ClockConfig+0x240>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	f003 030f 	and.w	r3, r3, #15
 800a8e8:	683a      	ldr	r2, [r7, #0]
 800a8ea:	429a      	cmp	r2, r3
 800a8ec:	d214      	bcs.n	800a918 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a8ee:	4b08      	ldr	r3, [pc, #32]	; (800a910 <HAL_RCC_ClockConfig+0x240>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	f023 020f 	bic.w	r2, r3, #15
 800a8f6:	4906      	ldr	r1, [pc, #24]	; (800a910 <HAL_RCC_ClockConfig+0x240>)
 800a8f8:	683b      	ldr	r3, [r7, #0]
 800a8fa:	4313      	orrs	r3, r2
 800a8fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a8fe:	4b04      	ldr	r3, [pc, #16]	; (800a910 <HAL_RCC_ClockConfig+0x240>)
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	f003 030f 	and.w	r3, r3, #15
 800a906:	683a      	ldr	r2, [r7, #0]
 800a908:	429a      	cmp	r2, r3
 800a90a:	d005      	beq.n	800a918 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a90c:	2301      	movs	r3, #1
 800a90e:	e086      	b.n	800aa1e <HAL_RCC_ClockConfig+0x34e>
 800a910:	52002000 	.word	0x52002000
 800a914:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f003 0304 	and.w	r3, r3, #4
 800a920:	2b00      	cmp	r3, #0
 800a922:	d010      	beq.n	800a946 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	691a      	ldr	r2, [r3, #16]
 800a928:	4b3f      	ldr	r3, [pc, #252]	; (800aa28 <HAL_RCC_ClockConfig+0x358>)
 800a92a:	699b      	ldr	r3, [r3, #24]
 800a92c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a930:	429a      	cmp	r2, r3
 800a932:	d208      	bcs.n	800a946 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a934:	4b3c      	ldr	r3, [pc, #240]	; (800aa28 <HAL_RCC_ClockConfig+0x358>)
 800a936:	699b      	ldr	r3, [r3, #24]
 800a938:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	691b      	ldr	r3, [r3, #16]
 800a940:	4939      	ldr	r1, [pc, #228]	; (800aa28 <HAL_RCC_ClockConfig+0x358>)
 800a942:	4313      	orrs	r3, r2
 800a944:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	f003 0308 	and.w	r3, r3, #8
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d010      	beq.n	800a974 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	695a      	ldr	r2, [r3, #20]
 800a956:	4b34      	ldr	r3, [pc, #208]	; (800aa28 <HAL_RCC_ClockConfig+0x358>)
 800a958:	69db      	ldr	r3, [r3, #28]
 800a95a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a95e:	429a      	cmp	r2, r3
 800a960:	d208      	bcs.n	800a974 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a962:	4b31      	ldr	r3, [pc, #196]	; (800aa28 <HAL_RCC_ClockConfig+0x358>)
 800a964:	69db      	ldr	r3, [r3, #28]
 800a966:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	695b      	ldr	r3, [r3, #20]
 800a96e:	492e      	ldr	r1, [pc, #184]	; (800aa28 <HAL_RCC_ClockConfig+0x358>)
 800a970:	4313      	orrs	r3, r2
 800a972:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	f003 0310 	and.w	r3, r3, #16
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d010      	beq.n	800a9a2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	699a      	ldr	r2, [r3, #24]
 800a984:	4b28      	ldr	r3, [pc, #160]	; (800aa28 <HAL_RCC_ClockConfig+0x358>)
 800a986:	69db      	ldr	r3, [r3, #28]
 800a988:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a98c:	429a      	cmp	r2, r3
 800a98e:	d208      	bcs.n	800a9a2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a990:	4b25      	ldr	r3, [pc, #148]	; (800aa28 <HAL_RCC_ClockConfig+0x358>)
 800a992:	69db      	ldr	r3, [r3, #28]
 800a994:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	699b      	ldr	r3, [r3, #24]
 800a99c:	4922      	ldr	r1, [pc, #136]	; (800aa28 <HAL_RCC_ClockConfig+0x358>)
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f003 0320 	and.w	r3, r3, #32
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d010      	beq.n	800a9d0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	69da      	ldr	r2, [r3, #28]
 800a9b2:	4b1d      	ldr	r3, [pc, #116]	; (800aa28 <HAL_RCC_ClockConfig+0x358>)
 800a9b4:	6a1b      	ldr	r3, [r3, #32]
 800a9b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	d208      	bcs.n	800a9d0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a9be:	4b1a      	ldr	r3, [pc, #104]	; (800aa28 <HAL_RCC_ClockConfig+0x358>)
 800a9c0:	6a1b      	ldr	r3, [r3, #32]
 800a9c2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	69db      	ldr	r3, [r3, #28]
 800a9ca:	4917      	ldr	r1, [pc, #92]	; (800aa28 <HAL_RCC_ClockConfig+0x358>)
 800a9cc:	4313      	orrs	r3, r2
 800a9ce:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a9d0:	f000 f834 	bl	800aa3c <HAL_RCC_GetSysClockFreq>
 800a9d4:	4602      	mov	r2, r0
 800a9d6:	4b14      	ldr	r3, [pc, #80]	; (800aa28 <HAL_RCC_ClockConfig+0x358>)
 800a9d8:	699b      	ldr	r3, [r3, #24]
 800a9da:	0a1b      	lsrs	r3, r3, #8
 800a9dc:	f003 030f 	and.w	r3, r3, #15
 800a9e0:	4912      	ldr	r1, [pc, #72]	; (800aa2c <HAL_RCC_ClockConfig+0x35c>)
 800a9e2:	5ccb      	ldrb	r3, [r1, r3]
 800a9e4:	f003 031f 	and.w	r3, r3, #31
 800a9e8:	fa22 f303 	lsr.w	r3, r2, r3
 800a9ec:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a9ee:	4b0e      	ldr	r3, [pc, #56]	; (800aa28 <HAL_RCC_ClockConfig+0x358>)
 800a9f0:	699b      	ldr	r3, [r3, #24]
 800a9f2:	f003 030f 	and.w	r3, r3, #15
 800a9f6:	4a0d      	ldr	r2, [pc, #52]	; (800aa2c <HAL_RCC_ClockConfig+0x35c>)
 800a9f8:	5cd3      	ldrb	r3, [r2, r3]
 800a9fa:	f003 031f 	and.w	r3, r3, #31
 800a9fe:	693a      	ldr	r2, [r7, #16]
 800aa00:	fa22 f303 	lsr.w	r3, r2, r3
 800aa04:	4a0a      	ldr	r2, [pc, #40]	; (800aa30 <HAL_RCC_ClockConfig+0x360>)
 800aa06:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800aa08:	4a0a      	ldr	r2, [pc, #40]	; (800aa34 <HAL_RCC_ClockConfig+0x364>)
 800aa0a:	693b      	ldr	r3, [r7, #16]
 800aa0c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800aa0e:	4b0a      	ldr	r3, [pc, #40]	; (800aa38 <HAL_RCC_ClockConfig+0x368>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	4618      	mov	r0, r3
 800aa14:	f7f8 f974 	bl	8002d00 <HAL_InitTick>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800aa1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa1e:	4618      	mov	r0, r3
 800aa20:	3718      	adds	r7, #24
 800aa22:	46bd      	mov	sp, r7
 800aa24:	bd80      	pop	{r7, pc}
 800aa26:	bf00      	nop
 800aa28:	58024400 	.word	0x58024400
 800aa2c:	08016e64 	.word	0x08016e64
 800aa30:	24000088 	.word	0x24000088
 800aa34:	24000084 	.word	0x24000084
 800aa38:	2400008c 	.word	0x2400008c

0800aa3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b089      	sub	sp, #36	; 0x24
 800aa40:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800aa42:	4bb3      	ldr	r3, [pc, #716]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa44:	691b      	ldr	r3, [r3, #16]
 800aa46:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800aa4a:	2b18      	cmp	r3, #24
 800aa4c:	f200 8155 	bhi.w	800acfa <HAL_RCC_GetSysClockFreq+0x2be>
 800aa50:	a201      	add	r2, pc, #4	; (adr r2, 800aa58 <HAL_RCC_GetSysClockFreq+0x1c>)
 800aa52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa56:	bf00      	nop
 800aa58:	0800aabd 	.word	0x0800aabd
 800aa5c:	0800acfb 	.word	0x0800acfb
 800aa60:	0800acfb 	.word	0x0800acfb
 800aa64:	0800acfb 	.word	0x0800acfb
 800aa68:	0800acfb 	.word	0x0800acfb
 800aa6c:	0800acfb 	.word	0x0800acfb
 800aa70:	0800acfb 	.word	0x0800acfb
 800aa74:	0800acfb 	.word	0x0800acfb
 800aa78:	0800aae3 	.word	0x0800aae3
 800aa7c:	0800acfb 	.word	0x0800acfb
 800aa80:	0800acfb 	.word	0x0800acfb
 800aa84:	0800acfb 	.word	0x0800acfb
 800aa88:	0800acfb 	.word	0x0800acfb
 800aa8c:	0800acfb 	.word	0x0800acfb
 800aa90:	0800acfb 	.word	0x0800acfb
 800aa94:	0800acfb 	.word	0x0800acfb
 800aa98:	0800aae9 	.word	0x0800aae9
 800aa9c:	0800acfb 	.word	0x0800acfb
 800aaa0:	0800acfb 	.word	0x0800acfb
 800aaa4:	0800acfb 	.word	0x0800acfb
 800aaa8:	0800acfb 	.word	0x0800acfb
 800aaac:	0800acfb 	.word	0x0800acfb
 800aab0:	0800acfb 	.word	0x0800acfb
 800aab4:	0800acfb 	.word	0x0800acfb
 800aab8:	0800aaef 	.word	0x0800aaef
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aabc:	4b94      	ldr	r3, [pc, #592]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f003 0320 	and.w	r3, r3, #32
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d009      	beq.n	800aadc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aac8:	4b91      	ldr	r3, [pc, #580]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	08db      	lsrs	r3, r3, #3
 800aace:	f003 0303 	and.w	r3, r3, #3
 800aad2:	4a90      	ldr	r2, [pc, #576]	; (800ad14 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800aad4:	fa22 f303 	lsr.w	r3, r2, r3
 800aad8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800aada:	e111      	b.n	800ad00 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800aadc:	4b8d      	ldr	r3, [pc, #564]	; (800ad14 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800aade:	61bb      	str	r3, [r7, #24]
      break;
 800aae0:	e10e      	b.n	800ad00 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800aae2:	4b8d      	ldr	r3, [pc, #564]	; (800ad18 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800aae4:	61bb      	str	r3, [r7, #24]
      break;
 800aae6:	e10b      	b.n	800ad00 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800aae8:	4b8c      	ldr	r3, [pc, #560]	; (800ad1c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800aaea:	61bb      	str	r3, [r7, #24]
      break;
 800aaec:	e108      	b.n	800ad00 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800aaee:	4b88      	ldr	r3, [pc, #544]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aaf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaf2:	f003 0303 	and.w	r3, r3, #3
 800aaf6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800aaf8:	4b85      	ldr	r3, [pc, #532]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aafa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aafc:	091b      	lsrs	r3, r3, #4
 800aafe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ab02:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800ab04:	4b82      	ldr	r3, [pc, #520]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab08:	f003 0301 	and.w	r3, r3, #1
 800ab0c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ab0e:	4b80      	ldr	r3, [pc, #512]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab12:	08db      	lsrs	r3, r3, #3
 800ab14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ab18:	68fa      	ldr	r2, [r7, #12]
 800ab1a:	fb02 f303 	mul.w	r3, r2, r3
 800ab1e:	ee07 3a90 	vmov	s15, r3
 800ab22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab26:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	f000 80e1 	beq.w	800acf4 <HAL_RCC_GetSysClockFreq+0x2b8>
 800ab32:	697b      	ldr	r3, [r7, #20]
 800ab34:	2b02      	cmp	r3, #2
 800ab36:	f000 8083 	beq.w	800ac40 <HAL_RCC_GetSysClockFreq+0x204>
 800ab3a:	697b      	ldr	r3, [r7, #20]
 800ab3c:	2b02      	cmp	r3, #2
 800ab3e:	f200 80a1 	bhi.w	800ac84 <HAL_RCC_GetSysClockFreq+0x248>
 800ab42:	697b      	ldr	r3, [r7, #20]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d003      	beq.n	800ab50 <HAL_RCC_GetSysClockFreq+0x114>
 800ab48:	697b      	ldr	r3, [r7, #20]
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d056      	beq.n	800abfc <HAL_RCC_GetSysClockFreq+0x1c0>
 800ab4e:	e099      	b.n	800ac84 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ab50:	4b6f      	ldr	r3, [pc, #444]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	f003 0320 	and.w	r3, r3, #32
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d02d      	beq.n	800abb8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab5c:	4b6c      	ldr	r3, [pc, #432]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	08db      	lsrs	r3, r3, #3
 800ab62:	f003 0303 	and.w	r3, r3, #3
 800ab66:	4a6b      	ldr	r2, [pc, #428]	; (800ad14 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ab68:	fa22 f303 	lsr.w	r3, r2, r3
 800ab6c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	ee07 3a90 	vmov	s15, r3
 800ab74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab78:	693b      	ldr	r3, [r7, #16]
 800ab7a:	ee07 3a90 	vmov	s15, r3
 800ab7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab86:	4b62      	ldr	r3, [pc, #392]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab8e:	ee07 3a90 	vmov	s15, r3
 800ab92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab96:	ed97 6a02 	vldr	s12, [r7, #8]
 800ab9a:	eddf 5a61 	vldr	s11, [pc, #388]	; 800ad20 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ab9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aba2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aba6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800abaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800abae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800abb2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800abb6:	e087      	b.n	800acc8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800abb8:	693b      	ldr	r3, [r7, #16]
 800abba:	ee07 3a90 	vmov	s15, r3
 800abbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abc2:	eddf 6a58 	vldr	s13, [pc, #352]	; 800ad24 <HAL_RCC_GetSysClockFreq+0x2e8>
 800abc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800abca:	4b51      	ldr	r3, [pc, #324]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800abcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abd2:	ee07 3a90 	vmov	s15, r3
 800abd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800abda:	ed97 6a02 	vldr	s12, [r7, #8]
 800abde:	eddf 5a50 	vldr	s11, [pc, #320]	; 800ad20 <HAL_RCC_GetSysClockFreq+0x2e4>
 800abe2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800abe6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800abea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800abee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800abf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800abf6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800abfa:	e065      	b.n	800acc8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800abfc:	693b      	ldr	r3, [r7, #16]
 800abfe:	ee07 3a90 	vmov	s15, r3
 800ac02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac06:	eddf 6a48 	vldr	s13, [pc, #288]	; 800ad28 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ac0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac0e:	4b40      	ldr	r3, [pc, #256]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ac10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac16:	ee07 3a90 	vmov	s15, r3
 800ac1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac1e:	ed97 6a02 	vldr	s12, [r7, #8]
 800ac22:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800ad20 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ac26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ac32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac36:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac3a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ac3e:	e043      	b.n	800acc8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ac40:	693b      	ldr	r3, [r7, #16]
 800ac42:	ee07 3a90 	vmov	s15, r3
 800ac46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac4a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800ad2c <HAL_RCC_GetSysClockFreq+0x2f0>
 800ac4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac52:	4b2f      	ldr	r3, [pc, #188]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ac54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac5a:	ee07 3a90 	vmov	s15, r3
 800ac5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac62:	ed97 6a02 	vldr	s12, [r7, #8]
 800ac66:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800ad20 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ac6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ac76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac7e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ac82:	e021      	b.n	800acc8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ac84:	693b      	ldr	r3, [r7, #16]
 800ac86:	ee07 3a90 	vmov	s15, r3
 800ac8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac8e:	eddf 6a26 	vldr	s13, [pc, #152]	; 800ad28 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ac92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac96:	4b1e      	ldr	r3, [pc, #120]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ac98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac9e:	ee07 3a90 	vmov	s15, r3
 800aca2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aca6:	ed97 6a02 	vldr	s12, [r7, #8]
 800acaa:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800ad20 <HAL_RCC_GetSysClockFreq+0x2e4>
 800acae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800acb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800acb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800acba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800acbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acc2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800acc6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800acc8:	4b11      	ldr	r3, [pc, #68]	; (800ad10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800acca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800accc:	0a5b      	lsrs	r3, r3, #9
 800acce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800acd2:	3301      	adds	r3, #1
 800acd4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	ee07 3a90 	vmov	s15, r3
 800acdc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ace0:	edd7 6a07 	vldr	s13, [r7, #28]
 800ace4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ace8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800acec:	ee17 3a90 	vmov	r3, s15
 800acf0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800acf2:	e005      	b.n	800ad00 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800acf4:	2300      	movs	r3, #0
 800acf6:	61bb      	str	r3, [r7, #24]
      break;
 800acf8:	e002      	b.n	800ad00 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800acfa:	4b07      	ldr	r3, [pc, #28]	; (800ad18 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800acfc:	61bb      	str	r3, [r7, #24]
      break;
 800acfe:	bf00      	nop
  }

  return sysclockfreq;
 800ad00:	69bb      	ldr	r3, [r7, #24]
}
 800ad02:	4618      	mov	r0, r3
 800ad04:	3724      	adds	r7, #36	; 0x24
 800ad06:	46bd      	mov	sp, r7
 800ad08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0c:	4770      	bx	lr
 800ad0e:	bf00      	nop
 800ad10:	58024400 	.word	0x58024400
 800ad14:	03d09000 	.word	0x03d09000
 800ad18:	003d0900 	.word	0x003d0900
 800ad1c:	017d7840 	.word	0x017d7840
 800ad20:	46000000 	.word	0x46000000
 800ad24:	4c742400 	.word	0x4c742400
 800ad28:	4a742400 	.word	0x4a742400
 800ad2c:	4bbebc20 	.word	0x4bbebc20

0800ad30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b082      	sub	sp, #8
 800ad34:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800ad36:	f7ff fe81 	bl	800aa3c <HAL_RCC_GetSysClockFreq>
 800ad3a:	4602      	mov	r2, r0
 800ad3c:	4b10      	ldr	r3, [pc, #64]	; (800ad80 <HAL_RCC_GetHCLKFreq+0x50>)
 800ad3e:	699b      	ldr	r3, [r3, #24]
 800ad40:	0a1b      	lsrs	r3, r3, #8
 800ad42:	f003 030f 	and.w	r3, r3, #15
 800ad46:	490f      	ldr	r1, [pc, #60]	; (800ad84 <HAL_RCC_GetHCLKFreq+0x54>)
 800ad48:	5ccb      	ldrb	r3, [r1, r3]
 800ad4a:	f003 031f 	and.w	r3, r3, #31
 800ad4e:	fa22 f303 	lsr.w	r3, r2, r3
 800ad52:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ad54:	4b0a      	ldr	r3, [pc, #40]	; (800ad80 <HAL_RCC_GetHCLKFreq+0x50>)
 800ad56:	699b      	ldr	r3, [r3, #24]
 800ad58:	f003 030f 	and.w	r3, r3, #15
 800ad5c:	4a09      	ldr	r2, [pc, #36]	; (800ad84 <HAL_RCC_GetHCLKFreq+0x54>)
 800ad5e:	5cd3      	ldrb	r3, [r2, r3]
 800ad60:	f003 031f 	and.w	r3, r3, #31
 800ad64:	687a      	ldr	r2, [r7, #4]
 800ad66:	fa22 f303 	lsr.w	r3, r2, r3
 800ad6a:	4a07      	ldr	r2, [pc, #28]	; (800ad88 <HAL_RCC_GetHCLKFreq+0x58>)
 800ad6c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ad6e:	4a07      	ldr	r2, [pc, #28]	; (800ad8c <HAL_RCC_GetHCLKFreq+0x5c>)
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800ad74:	4b04      	ldr	r3, [pc, #16]	; (800ad88 <HAL_RCC_GetHCLKFreq+0x58>)
 800ad76:	681b      	ldr	r3, [r3, #0]
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	3708      	adds	r7, #8
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	bd80      	pop	{r7, pc}
 800ad80:	58024400 	.word	0x58024400
 800ad84:	08016e64 	.word	0x08016e64
 800ad88:	24000088 	.word	0x24000088
 800ad8c:	24000084 	.word	0x24000084

0800ad90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800ad94:	f7ff ffcc 	bl	800ad30 <HAL_RCC_GetHCLKFreq>
 800ad98:	4602      	mov	r2, r0
 800ad9a:	4b06      	ldr	r3, [pc, #24]	; (800adb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ad9c:	69db      	ldr	r3, [r3, #28]
 800ad9e:	091b      	lsrs	r3, r3, #4
 800ada0:	f003 0307 	and.w	r3, r3, #7
 800ada4:	4904      	ldr	r1, [pc, #16]	; (800adb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ada6:	5ccb      	ldrb	r3, [r1, r3]
 800ada8:	f003 031f 	and.w	r3, r3, #31
 800adac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800adb0:	4618      	mov	r0, r3
 800adb2:	bd80      	pop	{r7, pc}
 800adb4:	58024400 	.word	0x58024400
 800adb8:	08016e64 	.word	0x08016e64

0800adbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800adc0:	f7ff ffb6 	bl	800ad30 <HAL_RCC_GetHCLKFreq>
 800adc4:	4602      	mov	r2, r0
 800adc6:	4b06      	ldr	r3, [pc, #24]	; (800ade0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800adc8:	69db      	ldr	r3, [r3, #28]
 800adca:	0a1b      	lsrs	r3, r3, #8
 800adcc:	f003 0307 	and.w	r3, r3, #7
 800add0:	4904      	ldr	r1, [pc, #16]	; (800ade4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800add2:	5ccb      	ldrb	r3, [r1, r3]
 800add4:	f003 031f 	and.w	r3, r3, #31
 800add8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800addc:	4618      	mov	r0, r3
 800adde:	bd80      	pop	{r7, pc}
 800ade0:	58024400 	.word	0x58024400
 800ade4:	08016e64 	.word	0x08016e64

0800ade8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800ade8:	b480      	push	{r7}
 800adea:	b083      	sub	sp, #12
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
 800adf0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	223f      	movs	r2, #63	; 0x3f
 800adf6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800adf8:	4b1a      	ldr	r3, [pc, #104]	; (800ae64 <HAL_RCC_GetClockConfig+0x7c>)
 800adfa:	691b      	ldr	r3, [r3, #16]
 800adfc:	f003 0207 	and.w	r2, r3, #7
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800ae04:	4b17      	ldr	r3, [pc, #92]	; (800ae64 <HAL_RCC_GetClockConfig+0x7c>)
 800ae06:	699b      	ldr	r3, [r3, #24]
 800ae08:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800ae10:	4b14      	ldr	r3, [pc, #80]	; (800ae64 <HAL_RCC_GetClockConfig+0x7c>)
 800ae12:	699b      	ldr	r3, [r3, #24]
 800ae14:	f003 020f 	and.w	r2, r3, #15
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800ae1c:	4b11      	ldr	r3, [pc, #68]	; (800ae64 <HAL_RCC_GetClockConfig+0x7c>)
 800ae1e:	699b      	ldr	r3, [r3, #24]
 800ae20:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800ae28:	4b0e      	ldr	r3, [pc, #56]	; (800ae64 <HAL_RCC_GetClockConfig+0x7c>)
 800ae2a:	69db      	ldr	r3, [r3, #28]
 800ae2c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800ae34:	4b0b      	ldr	r3, [pc, #44]	; (800ae64 <HAL_RCC_GetClockConfig+0x7c>)
 800ae36:	69db      	ldr	r3, [r3, #28]
 800ae38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800ae40:	4b08      	ldr	r3, [pc, #32]	; (800ae64 <HAL_RCC_GetClockConfig+0x7c>)
 800ae42:	6a1b      	ldr	r3, [r3, #32]
 800ae44:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800ae4c:	4b06      	ldr	r3, [pc, #24]	; (800ae68 <HAL_RCC_GetClockConfig+0x80>)
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	f003 020f 	and.w	r2, r3, #15
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	601a      	str	r2, [r3, #0]
}
 800ae58:	bf00      	nop
 800ae5a:	370c      	adds	r7, #12
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae62:	4770      	bx	lr
 800ae64:	58024400 	.word	0x58024400
 800ae68:	52002000 	.word	0x52002000

0800ae6c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ae6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ae70:	b0ca      	sub	sp, #296	; 0x128
 800ae72:	af00      	add	r7, sp, #0
 800ae74:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ae78:	2300      	movs	r3, #0
 800ae7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ae7e:	2300      	movs	r3, #0
 800ae80:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ae84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae8c:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800ae90:	2500      	movs	r5, #0
 800ae92:	ea54 0305 	orrs.w	r3, r4, r5
 800ae96:	d049      	beq.n	800af2c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800ae98:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ae9e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800aea2:	d02f      	beq.n	800af04 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800aea4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800aea8:	d828      	bhi.n	800aefc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800aeaa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aeae:	d01a      	beq.n	800aee6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800aeb0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aeb4:	d822      	bhi.n	800aefc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d003      	beq.n	800aec2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800aeba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aebe:	d007      	beq.n	800aed0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800aec0:	e01c      	b.n	800aefc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aec2:	4bb8      	ldr	r3, [pc, #736]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aec6:	4ab7      	ldr	r2, [pc, #732]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aec8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aecc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800aece:	e01a      	b.n	800af06 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800aed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aed4:	3308      	adds	r3, #8
 800aed6:	2102      	movs	r1, #2
 800aed8:	4618      	mov	r0, r3
 800aeda:	f002 fb61 	bl	800d5a0 <RCCEx_PLL2_Config>
 800aede:	4603      	mov	r3, r0
 800aee0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800aee4:	e00f      	b.n	800af06 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800aee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aeea:	3328      	adds	r3, #40	; 0x28
 800aeec:	2102      	movs	r1, #2
 800aeee:	4618      	mov	r0, r3
 800aef0:	f002 fc08 	bl	800d704 <RCCEx_PLL3_Config>
 800aef4:	4603      	mov	r3, r0
 800aef6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800aefa:	e004      	b.n	800af06 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aefc:	2301      	movs	r3, #1
 800aefe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800af02:	e000      	b.n	800af06 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800af04:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af06:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d10a      	bne.n	800af24 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800af0e:	4ba5      	ldr	r3, [pc, #660]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800af10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af12:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800af16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800af1c:	4aa1      	ldr	r2, [pc, #644]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800af1e:	430b      	orrs	r3, r1
 800af20:	6513      	str	r3, [r2, #80]	; 0x50
 800af22:	e003      	b.n	800af2c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af24:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800af28:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800af2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af34:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800af38:	f04f 0900 	mov.w	r9, #0
 800af3c:	ea58 0309 	orrs.w	r3, r8, r9
 800af40:	d047      	beq.n	800afd2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800af42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af48:	2b04      	cmp	r3, #4
 800af4a:	d82a      	bhi.n	800afa2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800af4c:	a201      	add	r2, pc, #4	; (adr r2, 800af54 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800af4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af52:	bf00      	nop
 800af54:	0800af69 	.word	0x0800af69
 800af58:	0800af77 	.word	0x0800af77
 800af5c:	0800af8d 	.word	0x0800af8d
 800af60:	0800afab 	.word	0x0800afab
 800af64:	0800afab 	.word	0x0800afab
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800af68:	4b8e      	ldr	r3, [pc, #568]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800af6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af6c:	4a8d      	ldr	r2, [pc, #564]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800af6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800af72:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800af74:	e01a      	b.n	800afac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800af76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af7a:	3308      	adds	r3, #8
 800af7c:	2100      	movs	r1, #0
 800af7e:	4618      	mov	r0, r3
 800af80:	f002 fb0e 	bl	800d5a0 <RCCEx_PLL2_Config>
 800af84:	4603      	mov	r3, r0
 800af86:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800af8a:	e00f      	b.n	800afac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800af8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af90:	3328      	adds	r3, #40	; 0x28
 800af92:	2100      	movs	r1, #0
 800af94:	4618      	mov	r0, r3
 800af96:	f002 fbb5 	bl	800d704 <RCCEx_PLL3_Config>
 800af9a:	4603      	mov	r3, r0
 800af9c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800afa0:	e004      	b.n	800afac <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800afa2:	2301      	movs	r3, #1
 800afa4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800afa8:	e000      	b.n	800afac <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800afaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800afac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d10a      	bne.n	800afca <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800afb4:	4b7b      	ldr	r3, [pc, #492]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800afb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800afb8:	f023 0107 	bic.w	r1, r3, #7
 800afbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afc2:	4a78      	ldr	r2, [pc, #480]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800afc4:	430b      	orrs	r3, r1
 800afc6:	6513      	str	r3, [r2, #80]	; 0x50
 800afc8:	e003      	b.n	800afd2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800afce:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800afd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afda:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800afde:	f04f 0b00 	mov.w	fp, #0
 800afe2:	ea5a 030b 	orrs.w	r3, sl, fp
 800afe6:	d04c      	beq.n	800b082 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800afe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800afee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aff2:	d030      	beq.n	800b056 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800aff4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aff8:	d829      	bhi.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800affa:	2bc0      	cmp	r3, #192	; 0xc0
 800affc:	d02d      	beq.n	800b05a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800affe:	2bc0      	cmp	r3, #192	; 0xc0
 800b000:	d825      	bhi.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b002:	2b80      	cmp	r3, #128	; 0x80
 800b004:	d018      	beq.n	800b038 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800b006:	2b80      	cmp	r3, #128	; 0x80
 800b008:	d821      	bhi.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d002      	beq.n	800b014 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800b00e:	2b40      	cmp	r3, #64	; 0x40
 800b010:	d007      	beq.n	800b022 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800b012:	e01c      	b.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b014:	4b63      	ldr	r3, [pc, #396]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b018:	4a62      	ldr	r2, [pc, #392]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b01a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b01e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b020:	e01c      	b.n	800b05c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b022:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b026:	3308      	adds	r3, #8
 800b028:	2100      	movs	r1, #0
 800b02a:	4618      	mov	r0, r3
 800b02c:	f002 fab8 	bl	800d5a0 <RCCEx_PLL2_Config>
 800b030:	4603      	mov	r3, r0
 800b032:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b036:	e011      	b.n	800b05c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b038:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b03c:	3328      	adds	r3, #40	; 0x28
 800b03e:	2100      	movs	r1, #0
 800b040:	4618      	mov	r0, r3
 800b042:	f002 fb5f 	bl	800d704 <RCCEx_PLL3_Config>
 800b046:	4603      	mov	r3, r0
 800b048:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b04c:	e006      	b.n	800b05c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b04e:	2301      	movs	r3, #1
 800b050:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b054:	e002      	b.n	800b05c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b056:	bf00      	nop
 800b058:	e000      	b.n	800b05c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b05a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b05c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b060:	2b00      	cmp	r3, #0
 800b062:	d10a      	bne.n	800b07a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b064:	4b4f      	ldr	r3, [pc, #316]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b066:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b068:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800b06c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b070:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b072:	4a4c      	ldr	r2, [pc, #304]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b074:	430b      	orrs	r3, r1
 800b076:	6513      	str	r3, [r2, #80]	; 0x50
 800b078:	e003      	b.n	800b082 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b07a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b07e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b082:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b08a:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800b08e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800b092:	2300      	movs	r3, #0
 800b094:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800b098:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 800b09c:	460b      	mov	r3, r1
 800b09e:	4313      	orrs	r3, r2
 800b0a0:	d053      	beq.n	800b14a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b0a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800b0aa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b0ae:	d035      	beq.n	800b11c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800b0b0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b0b4:	d82e      	bhi.n	800b114 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b0b6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b0ba:	d031      	beq.n	800b120 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800b0bc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b0c0:	d828      	bhi.n	800b114 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b0c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b0c6:	d01a      	beq.n	800b0fe <HAL_RCCEx_PeriphCLKConfig+0x292>
 800b0c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b0cc:	d822      	bhi.n	800b114 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d003      	beq.n	800b0da <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800b0d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b0d6:	d007      	beq.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800b0d8:	e01c      	b.n	800b114 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b0da:	4b32      	ldr	r3, [pc, #200]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b0dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0de:	4a31      	ldr	r2, [pc, #196]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b0e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b0e4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b0e6:	e01c      	b.n	800b122 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b0e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0ec:	3308      	adds	r3, #8
 800b0ee:	2100      	movs	r1, #0
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f002 fa55 	bl	800d5a0 <RCCEx_PLL2_Config>
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b0fc:	e011      	b.n	800b122 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b0fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b102:	3328      	adds	r3, #40	; 0x28
 800b104:	2100      	movs	r1, #0
 800b106:	4618      	mov	r0, r3
 800b108:	f002 fafc 	bl	800d704 <RCCEx_PLL3_Config>
 800b10c:	4603      	mov	r3, r0
 800b10e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b112:	e006      	b.n	800b122 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b114:	2301      	movs	r3, #1
 800b116:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b11a:	e002      	b.n	800b122 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b11c:	bf00      	nop
 800b11e:	e000      	b.n	800b122 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b120:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b122:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b126:	2b00      	cmp	r3, #0
 800b128:	d10b      	bne.n	800b142 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b12a:	4b1e      	ldr	r3, [pc, #120]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b12c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b12e:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800b132:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b136:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800b13a:	4a1a      	ldr	r2, [pc, #104]	; (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b13c:	430b      	orrs	r3, r1
 800b13e:	6593      	str	r3, [r2, #88]	; 0x58
 800b140:	e003      	b.n	800b14a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b142:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b146:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b14a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b14e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b152:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800b156:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b15a:	2300      	movs	r3, #0
 800b15c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b160:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800b164:	460b      	mov	r3, r1
 800b166:	4313      	orrs	r3, r2
 800b168:	d056      	beq.n	800b218 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800b16a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b16e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b172:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b176:	d038      	beq.n	800b1ea <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800b178:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b17c:	d831      	bhi.n	800b1e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b17e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b182:	d034      	beq.n	800b1ee <HAL_RCCEx_PeriphCLKConfig+0x382>
 800b184:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b188:	d82b      	bhi.n	800b1e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b18a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b18e:	d01d      	beq.n	800b1cc <HAL_RCCEx_PeriphCLKConfig+0x360>
 800b190:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b194:	d825      	bhi.n	800b1e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b196:	2b00      	cmp	r3, #0
 800b198:	d006      	beq.n	800b1a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800b19a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b19e:	d00a      	beq.n	800b1b6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800b1a0:	e01f      	b.n	800b1e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b1a2:	bf00      	nop
 800b1a4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b1a8:	4ba2      	ldr	r3, [pc, #648]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b1aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1ac:	4aa1      	ldr	r2, [pc, #644]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b1ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b1b2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b1b4:	e01c      	b.n	800b1f0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b1b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1ba:	3308      	adds	r3, #8
 800b1bc:	2100      	movs	r1, #0
 800b1be:	4618      	mov	r0, r3
 800b1c0:	f002 f9ee 	bl	800d5a0 <RCCEx_PLL2_Config>
 800b1c4:	4603      	mov	r3, r0
 800b1c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b1ca:	e011      	b.n	800b1f0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b1cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1d0:	3328      	adds	r3, #40	; 0x28
 800b1d2:	2100      	movs	r1, #0
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	f002 fa95 	bl	800d704 <RCCEx_PLL3_Config>
 800b1da:	4603      	mov	r3, r0
 800b1dc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b1e0:	e006      	b.n	800b1f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b1e8:	e002      	b.n	800b1f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b1ea:	bf00      	nop
 800b1ec:	e000      	b.n	800b1f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b1ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b1f0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d10b      	bne.n	800b210 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b1f8:	4b8e      	ldr	r3, [pc, #568]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b1fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1fc:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800b200:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b204:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b208:	4a8a      	ldr	r2, [pc, #552]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b20a:	430b      	orrs	r3, r1
 800b20c:	6593      	str	r3, [r2, #88]	; 0x58
 800b20e:	e003      	b.n	800b218 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b210:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b214:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b218:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b220:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800b224:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b228:	2300      	movs	r3, #0
 800b22a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b22e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800b232:	460b      	mov	r3, r1
 800b234:	4313      	orrs	r3, r2
 800b236:	d03a      	beq.n	800b2ae <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800b238:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b23c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b23e:	2b30      	cmp	r3, #48	; 0x30
 800b240:	d01f      	beq.n	800b282 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800b242:	2b30      	cmp	r3, #48	; 0x30
 800b244:	d819      	bhi.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b246:	2b20      	cmp	r3, #32
 800b248:	d00c      	beq.n	800b264 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800b24a:	2b20      	cmp	r3, #32
 800b24c:	d815      	bhi.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d019      	beq.n	800b286 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800b252:	2b10      	cmp	r3, #16
 800b254:	d111      	bne.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b256:	4b77      	ldr	r3, [pc, #476]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b25a:	4a76      	ldr	r2, [pc, #472]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b25c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b260:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b262:	e011      	b.n	800b288 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b264:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b268:	3308      	adds	r3, #8
 800b26a:	2102      	movs	r1, #2
 800b26c:	4618      	mov	r0, r3
 800b26e:	f002 f997 	bl	800d5a0 <RCCEx_PLL2_Config>
 800b272:	4603      	mov	r3, r0
 800b274:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b278:	e006      	b.n	800b288 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b27a:	2301      	movs	r3, #1
 800b27c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b280:	e002      	b.n	800b288 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b282:	bf00      	nop
 800b284:	e000      	b.n	800b288 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b286:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b288:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d10a      	bne.n	800b2a6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b290:	4b68      	ldr	r3, [pc, #416]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b294:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800b298:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b29c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b29e:	4a65      	ldr	r2, [pc, #404]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b2a0:	430b      	orrs	r3, r1
 800b2a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b2a4:	e003      	b.n	800b2ae <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2a6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b2aa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b2ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b6:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800b2ba:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800b2be:	2300      	movs	r3, #0
 800b2c0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800b2c4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800b2c8:	460b      	mov	r3, r1
 800b2ca:	4313      	orrs	r3, r2
 800b2cc:	d051      	beq.n	800b372 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800b2ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b2d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b2d8:	d035      	beq.n	800b346 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800b2da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b2de:	d82e      	bhi.n	800b33e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b2e0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b2e4:	d031      	beq.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800b2e6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b2ea:	d828      	bhi.n	800b33e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b2ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b2f0:	d01a      	beq.n	800b328 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800b2f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b2f6:	d822      	bhi.n	800b33e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d003      	beq.n	800b304 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800b2fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b300:	d007      	beq.n	800b312 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800b302:	e01c      	b.n	800b33e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b304:	4b4b      	ldr	r3, [pc, #300]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b308:	4a4a      	ldr	r2, [pc, #296]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b30a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b30e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b310:	e01c      	b.n	800b34c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b312:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b316:	3308      	adds	r3, #8
 800b318:	2100      	movs	r1, #0
 800b31a:	4618      	mov	r0, r3
 800b31c:	f002 f940 	bl	800d5a0 <RCCEx_PLL2_Config>
 800b320:	4603      	mov	r3, r0
 800b322:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b326:	e011      	b.n	800b34c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b328:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b32c:	3328      	adds	r3, #40	; 0x28
 800b32e:	2100      	movs	r1, #0
 800b330:	4618      	mov	r0, r3
 800b332:	f002 f9e7 	bl	800d704 <RCCEx_PLL3_Config>
 800b336:	4603      	mov	r3, r0
 800b338:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b33c:	e006      	b.n	800b34c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b33e:	2301      	movs	r3, #1
 800b340:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b344:	e002      	b.n	800b34c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b346:	bf00      	nop
 800b348:	e000      	b.n	800b34c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b34a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b34c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b350:	2b00      	cmp	r3, #0
 800b352:	d10a      	bne.n	800b36a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b354:	4b37      	ldr	r3, [pc, #220]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b356:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b358:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800b35c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b360:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b362:	4a34      	ldr	r2, [pc, #208]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b364:	430b      	orrs	r3, r1
 800b366:	6513      	str	r3, [r2, #80]	; 0x50
 800b368:	e003      	b.n	800b372 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b36a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b36e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b372:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37a:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800b37e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b382:	2300      	movs	r3, #0
 800b384:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800b388:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800b38c:	460b      	mov	r3, r1
 800b38e:	4313      	orrs	r3, r2
 800b390:	d056      	beq.n	800b440 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800b392:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b396:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b398:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b39c:	d033      	beq.n	800b406 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800b39e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b3a2:	d82c      	bhi.n	800b3fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b3a4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b3a8:	d02f      	beq.n	800b40a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800b3aa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b3ae:	d826      	bhi.n	800b3fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b3b0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b3b4:	d02b      	beq.n	800b40e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800b3b6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b3ba:	d820      	bhi.n	800b3fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b3bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b3c0:	d012      	beq.n	800b3e8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800b3c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b3c6:	d81a      	bhi.n	800b3fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d022      	beq.n	800b412 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800b3cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b3d0:	d115      	bne.n	800b3fe <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b3d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3d6:	3308      	adds	r3, #8
 800b3d8:	2101      	movs	r1, #1
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f002 f8e0 	bl	800d5a0 <RCCEx_PLL2_Config>
 800b3e0:	4603      	mov	r3, r0
 800b3e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b3e6:	e015      	b.n	800b414 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b3e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3ec:	3328      	adds	r3, #40	; 0x28
 800b3ee:	2101      	movs	r1, #1
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	f002 f987 	bl	800d704 <RCCEx_PLL3_Config>
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b3fc:	e00a      	b.n	800b414 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b3fe:	2301      	movs	r3, #1
 800b400:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b404:	e006      	b.n	800b414 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b406:	bf00      	nop
 800b408:	e004      	b.n	800b414 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b40a:	bf00      	nop
 800b40c:	e002      	b.n	800b414 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b40e:	bf00      	nop
 800b410:	e000      	b.n	800b414 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b412:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b414:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d10d      	bne.n	800b438 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b41c:	4b05      	ldr	r3, [pc, #20]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b41e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b420:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800b424:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b428:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b42a:	4a02      	ldr	r2, [pc, #8]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b42c:	430b      	orrs	r3, r1
 800b42e:	6513      	str	r3, [r2, #80]	; 0x50
 800b430:	e006      	b.n	800b440 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800b432:	bf00      	nop
 800b434:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b438:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b43c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b440:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b448:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800b44c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b450:	2300      	movs	r3, #0
 800b452:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b456:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800b45a:	460b      	mov	r3, r1
 800b45c:	4313      	orrs	r3, r2
 800b45e:	d055      	beq.n	800b50c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800b460:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b464:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b468:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b46c:	d033      	beq.n	800b4d6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800b46e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b472:	d82c      	bhi.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b474:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b478:	d02f      	beq.n	800b4da <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800b47a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b47e:	d826      	bhi.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b480:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b484:	d02b      	beq.n	800b4de <HAL_RCCEx_PeriphCLKConfig+0x672>
 800b486:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b48a:	d820      	bhi.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b48c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b490:	d012      	beq.n	800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800b492:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b496:	d81a      	bhi.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d022      	beq.n	800b4e2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800b49c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b4a0:	d115      	bne.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b4a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4a6:	3308      	adds	r3, #8
 800b4a8:	2101      	movs	r1, #1
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f002 f878 	bl	800d5a0 <RCCEx_PLL2_Config>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b4b6:	e015      	b.n	800b4e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b4b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4bc:	3328      	adds	r3, #40	; 0x28
 800b4be:	2101      	movs	r1, #1
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	f002 f91f 	bl	800d704 <RCCEx_PLL3_Config>
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b4cc:	e00a      	b.n	800b4e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b4d4:	e006      	b.n	800b4e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b4d6:	bf00      	nop
 800b4d8:	e004      	b.n	800b4e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b4da:	bf00      	nop
 800b4dc:	e002      	b.n	800b4e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b4de:	bf00      	nop
 800b4e0:	e000      	b.n	800b4e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b4e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b4e4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d10b      	bne.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b4ec:	4ba3      	ldr	r3, [pc, #652]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b4ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4f0:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800b4f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b4fc:	4a9f      	ldr	r2, [pc, #636]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b4fe:	430b      	orrs	r3, r1
 800b500:	6593      	str	r3, [r2, #88]	; 0x58
 800b502:	e003      	b.n	800b50c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b504:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b508:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b50c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b514:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800b518:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b51c:	2300      	movs	r3, #0
 800b51e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b522:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b526:	460b      	mov	r3, r1
 800b528:	4313      	orrs	r3, r2
 800b52a:	d037      	beq.n	800b59c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b52c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b530:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b532:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b536:	d00e      	beq.n	800b556 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800b538:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b53c:	d816      	bhi.n	800b56c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d018      	beq.n	800b574 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800b542:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b546:	d111      	bne.n	800b56c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b548:	4b8c      	ldr	r3, [pc, #560]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b54a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b54c:	4a8b      	ldr	r2, [pc, #556]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b54e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b552:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b554:	e00f      	b.n	800b576 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b556:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b55a:	3308      	adds	r3, #8
 800b55c:	2101      	movs	r1, #1
 800b55e:	4618      	mov	r0, r3
 800b560:	f002 f81e 	bl	800d5a0 <RCCEx_PLL2_Config>
 800b564:	4603      	mov	r3, r0
 800b566:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b56a:	e004      	b.n	800b576 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b56c:	2301      	movs	r3, #1
 800b56e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b572:	e000      	b.n	800b576 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800b574:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b576:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d10a      	bne.n	800b594 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b57e:	4b7f      	ldr	r3, [pc, #508]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b580:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b582:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800b586:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b58a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b58c:	4a7b      	ldr	r2, [pc, #492]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b58e:	430b      	orrs	r3, r1
 800b590:	6513      	str	r3, [r2, #80]	; 0x50
 800b592:	e003      	b.n	800b59c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b594:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b598:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b59c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5a4:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800b5a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b5b2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800b5b6:	460b      	mov	r3, r1
 800b5b8:	4313      	orrs	r3, r2
 800b5ba:	d039      	beq.n	800b630 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800b5bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b5c2:	2b03      	cmp	r3, #3
 800b5c4:	d81c      	bhi.n	800b600 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800b5c6:	a201      	add	r2, pc, #4	; (adr r2, 800b5cc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800b5c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5cc:	0800b609 	.word	0x0800b609
 800b5d0:	0800b5dd 	.word	0x0800b5dd
 800b5d4:	0800b5eb 	.word	0x0800b5eb
 800b5d8:	0800b609 	.word	0x0800b609
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b5dc:	4b67      	ldr	r3, [pc, #412]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b5de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5e0:	4a66      	ldr	r2, [pc, #408]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b5e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b5e6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b5e8:	e00f      	b.n	800b60a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b5ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5ee:	3308      	adds	r3, #8
 800b5f0:	2102      	movs	r1, #2
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	f001 ffd4 	bl	800d5a0 <RCCEx_PLL2_Config>
 800b5f8:	4603      	mov	r3, r0
 800b5fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b5fe:	e004      	b.n	800b60a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b600:	2301      	movs	r3, #1
 800b602:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b606:	e000      	b.n	800b60a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800b608:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b60a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d10a      	bne.n	800b628 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b612:	4b5a      	ldr	r3, [pc, #360]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b616:	f023 0103 	bic.w	r1, r3, #3
 800b61a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b61e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b620:	4a56      	ldr	r2, [pc, #344]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b622:	430b      	orrs	r3, r1
 800b624:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b626:	e003      	b.n	800b630 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b628:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b62c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b630:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b638:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800b63c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b640:	2300      	movs	r3, #0
 800b642:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b646:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800b64a:	460b      	mov	r3, r1
 800b64c:	4313      	orrs	r3, r2
 800b64e:	f000 809f 	beq.w	800b790 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b652:	4b4b      	ldr	r3, [pc, #300]	; (800b780 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	4a4a      	ldr	r2, [pc, #296]	; (800b780 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b658:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b65c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b65e:	f7f8 fc09 	bl	8003e74 <HAL_GetTick>
 800b662:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b666:	e00b      	b.n	800b680 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b668:	f7f8 fc04 	bl	8003e74 <HAL_GetTick>
 800b66c:	4602      	mov	r2, r0
 800b66e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b672:	1ad3      	subs	r3, r2, r3
 800b674:	2b64      	cmp	r3, #100	; 0x64
 800b676:	d903      	bls.n	800b680 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800b678:	2303      	movs	r3, #3
 800b67a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b67e:	e005      	b.n	800b68c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b680:	4b3f      	ldr	r3, [pc, #252]	; (800b780 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d0ed      	beq.n	800b668 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800b68c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b690:	2b00      	cmp	r3, #0
 800b692:	d179      	bne.n	800b788 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b694:	4b39      	ldr	r3, [pc, #228]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b696:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b698:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b69c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b6a0:	4053      	eors	r3, r2
 800b6a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d015      	beq.n	800b6d6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b6aa:	4b34      	ldr	r3, [pc, #208]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b6ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b6ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b6b2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b6b6:	4b31      	ldr	r3, [pc, #196]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b6b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b6ba:	4a30      	ldr	r2, [pc, #192]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b6bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b6c0:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b6c2:	4b2e      	ldr	r3, [pc, #184]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b6c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b6c6:	4a2d      	ldr	r2, [pc, #180]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b6c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b6cc:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b6ce:	4a2b      	ldr	r2, [pc, #172]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b6d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800b6d4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b6d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b6de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b6e2:	d118      	bne.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6e4:	f7f8 fbc6 	bl	8003e74 <HAL_GetTick>
 800b6e8:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b6ec:	e00d      	b.n	800b70a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b6ee:	f7f8 fbc1 	bl	8003e74 <HAL_GetTick>
 800b6f2:	4602      	mov	r2, r0
 800b6f4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b6f8:	1ad2      	subs	r2, r2, r3
 800b6fa:	f241 3388 	movw	r3, #5000	; 0x1388
 800b6fe:	429a      	cmp	r2, r3
 800b700:	d903      	bls.n	800b70a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800b702:	2303      	movs	r3, #3
 800b704:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800b708:	e005      	b.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b70a:	4b1c      	ldr	r3, [pc, #112]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b70c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b70e:	f003 0302 	and.w	r3, r3, #2
 800b712:	2b00      	cmp	r3, #0
 800b714:	d0eb      	beq.n	800b6ee <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800b716:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d129      	bne.n	800b772 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b71e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b722:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b726:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b72a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b72e:	d10e      	bne.n	800b74e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800b730:	4b12      	ldr	r3, [pc, #72]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b732:	691b      	ldr	r3, [r3, #16]
 800b734:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800b738:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b73c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b740:	091a      	lsrs	r2, r3, #4
 800b742:	4b10      	ldr	r3, [pc, #64]	; (800b784 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800b744:	4013      	ands	r3, r2
 800b746:	4a0d      	ldr	r2, [pc, #52]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b748:	430b      	orrs	r3, r1
 800b74a:	6113      	str	r3, [r2, #16]
 800b74c:	e005      	b.n	800b75a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800b74e:	4b0b      	ldr	r3, [pc, #44]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b750:	691b      	ldr	r3, [r3, #16]
 800b752:	4a0a      	ldr	r2, [pc, #40]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b754:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b758:	6113      	str	r3, [r2, #16]
 800b75a:	4b08      	ldr	r3, [pc, #32]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b75c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800b75e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b762:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b766:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b76a:	4a04      	ldr	r2, [pc, #16]	; (800b77c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b76c:	430b      	orrs	r3, r1
 800b76e:	6713      	str	r3, [r2, #112]	; 0x70
 800b770:	e00e      	b.n	800b790 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b772:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b776:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800b77a:	e009      	b.n	800b790 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800b77c:	58024400 	.word	0x58024400
 800b780:	58024800 	.word	0x58024800
 800b784:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b788:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b78c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b790:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b798:	f002 0301 	and.w	r3, r2, #1
 800b79c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b7a6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b7aa:	460b      	mov	r3, r1
 800b7ac:	4313      	orrs	r3, r2
 800b7ae:	f000 8089 	beq.w	800b8c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b7b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b7b8:	2b28      	cmp	r3, #40	; 0x28
 800b7ba:	d86b      	bhi.n	800b894 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800b7bc:	a201      	add	r2, pc, #4	; (adr r2, 800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b7be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7c2:	bf00      	nop
 800b7c4:	0800b89d 	.word	0x0800b89d
 800b7c8:	0800b895 	.word	0x0800b895
 800b7cc:	0800b895 	.word	0x0800b895
 800b7d0:	0800b895 	.word	0x0800b895
 800b7d4:	0800b895 	.word	0x0800b895
 800b7d8:	0800b895 	.word	0x0800b895
 800b7dc:	0800b895 	.word	0x0800b895
 800b7e0:	0800b895 	.word	0x0800b895
 800b7e4:	0800b869 	.word	0x0800b869
 800b7e8:	0800b895 	.word	0x0800b895
 800b7ec:	0800b895 	.word	0x0800b895
 800b7f0:	0800b895 	.word	0x0800b895
 800b7f4:	0800b895 	.word	0x0800b895
 800b7f8:	0800b895 	.word	0x0800b895
 800b7fc:	0800b895 	.word	0x0800b895
 800b800:	0800b895 	.word	0x0800b895
 800b804:	0800b87f 	.word	0x0800b87f
 800b808:	0800b895 	.word	0x0800b895
 800b80c:	0800b895 	.word	0x0800b895
 800b810:	0800b895 	.word	0x0800b895
 800b814:	0800b895 	.word	0x0800b895
 800b818:	0800b895 	.word	0x0800b895
 800b81c:	0800b895 	.word	0x0800b895
 800b820:	0800b895 	.word	0x0800b895
 800b824:	0800b89d 	.word	0x0800b89d
 800b828:	0800b895 	.word	0x0800b895
 800b82c:	0800b895 	.word	0x0800b895
 800b830:	0800b895 	.word	0x0800b895
 800b834:	0800b895 	.word	0x0800b895
 800b838:	0800b895 	.word	0x0800b895
 800b83c:	0800b895 	.word	0x0800b895
 800b840:	0800b895 	.word	0x0800b895
 800b844:	0800b89d 	.word	0x0800b89d
 800b848:	0800b895 	.word	0x0800b895
 800b84c:	0800b895 	.word	0x0800b895
 800b850:	0800b895 	.word	0x0800b895
 800b854:	0800b895 	.word	0x0800b895
 800b858:	0800b895 	.word	0x0800b895
 800b85c:	0800b895 	.word	0x0800b895
 800b860:	0800b895 	.word	0x0800b895
 800b864:	0800b89d 	.word	0x0800b89d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b868:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b86c:	3308      	adds	r3, #8
 800b86e:	2101      	movs	r1, #1
 800b870:	4618      	mov	r0, r3
 800b872:	f001 fe95 	bl	800d5a0 <RCCEx_PLL2_Config>
 800b876:	4603      	mov	r3, r0
 800b878:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b87c:	e00f      	b.n	800b89e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b87e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b882:	3328      	adds	r3, #40	; 0x28
 800b884:	2101      	movs	r1, #1
 800b886:	4618      	mov	r0, r3
 800b888:	f001 ff3c 	bl	800d704 <RCCEx_PLL3_Config>
 800b88c:	4603      	mov	r3, r0
 800b88e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b892:	e004      	b.n	800b89e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b894:	2301      	movs	r3, #1
 800b896:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b89a:	e000      	b.n	800b89e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800b89c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b89e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d10a      	bne.n	800b8bc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b8a6:	4bbf      	ldr	r3, [pc, #764]	; (800bba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b8a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8aa:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800b8ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b8b4:	4abb      	ldr	r2, [pc, #748]	; (800bba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b8b6:	430b      	orrs	r3, r1
 800b8b8:	6553      	str	r3, [r2, #84]	; 0x54
 800b8ba:	e003      	b.n	800b8c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8bc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b8c0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b8c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8cc:	f002 0302 	and.w	r3, r2, #2
 800b8d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b8da:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800b8de:	460b      	mov	r3, r1
 800b8e0:	4313      	orrs	r3, r2
 800b8e2:	d041      	beq.n	800b968 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b8e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b8ea:	2b05      	cmp	r3, #5
 800b8ec:	d824      	bhi.n	800b938 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800b8ee:	a201      	add	r2, pc, #4	; (adr r2, 800b8f4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800b8f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8f4:	0800b941 	.word	0x0800b941
 800b8f8:	0800b90d 	.word	0x0800b90d
 800b8fc:	0800b923 	.word	0x0800b923
 800b900:	0800b941 	.word	0x0800b941
 800b904:	0800b941 	.word	0x0800b941
 800b908:	0800b941 	.word	0x0800b941
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b90c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b910:	3308      	adds	r3, #8
 800b912:	2101      	movs	r1, #1
 800b914:	4618      	mov	r0, r3
 800b916:	f001 fe43 	bl	800d5a0 <RCCEx_PLL2_Config>
 800b91a:	4603      	mov	r3, r0
 800b91c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b920:	e00f      	b.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b922:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b926:	3328      	adds	r3, #40	; 0x28
 800b928:	2101      	movs	r1, #1
 800b92a:	4618      	mov	r0, r3
 800b92c:	f001 feea 	bl	800d704 <RCCEx_PLL3_Config>
 800b930:	4603      	mov	r3, r0
 800b932:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b936:	e004      	b.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b938:	2301      	movs	r3, #1
 800b93a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b93e:	e000      	b.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800b940:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b942:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b946:	2b00      	cmp	r3, #0
 800b948:	d10a      	bne.n	800b960 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b94a:	4b96      	ldr	r3, [pc, #600]	; (800bba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b94c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b94e:	f023 0107 	bic.w	r1, r3, #7
 800b952:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b956:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b958:	4a92      	ldr	r2, [pc, #584]	; (800bba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b95a:	430b      	orrs	r3, r1
 800b95c:	6553      	str	r3, [r2, #84]	; 0x54
 800b95e:	e003      	b.n	800b968 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b960:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b964:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b968:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b96c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b970:	f002 0304 	and.w	r3, r2, #4
 800b974:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b978:	2300      	movs	r3, #0
 800b97a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b97e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800b982:	460b      	mov	r3, r1
 800b984:	4313      	orrs	r3, r2
 800b986:	d044      	beq.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b988:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b98c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b990:	2b05      	cmp	r3, #5
 800b992:	d825      	bhi.n	800b9e0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800b994:	a201      	add	r2, pc, #4	; (adr r2, 800b99c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800b996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b99a:	bf00      	nop
 800b99c:	0800b9e9 	.word	0x0800b9e9
 800b9a0:	0800b9b5 	.word	0x0800b9b5
 800b9a4:	0800b9cb 	.word	0x0800b9cb
 800b9a8:	0800b9e9 	.word	0x0800b9e9
 800b9ac:	0800b9e9 	.word	0x0800b9e9
 800b9b0:	0800b9e9 	.word	0x0800b9e9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b9b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9b8:	3308      	adds	r3, #8
 800b9ba:	2101      	movs	r1, #1
 800b9bc:	4618      	mov	r0, r3
 800b9be:	f001 fdef 	bl	800d5a0 <RCCEx_PLL2_Config>
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b9c8:	e00f      	b.n	800b9ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b9ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9ce:	3328      	adds	r3, #40	; 0x28
 800b9d0:	2101      	movs	r1, #1
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	f001 fe96 	bl	800d704 <RCCEx_PLL3_Config>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b9de:	e004      	b.n	800b9ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b9e0:	2301      	movs	r3, #1
 800b9e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b9e6:	e000      	b.n	800b9ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800b9e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9ea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d10b      	bne.n	800ba0a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b9f2:	4b6c      	ldr	r3, [pc, #432]	; (800bba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b9f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9f6:	f023 0107 	bic.w	r1, r3, #7
 800b9fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba02:	4a68      	ldr	r2, [pc, #416]	; (800bba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ba04:	430b      	orrs	r3, r1
 800ba06:	6593      	str	r3, [r2, #88]	; 0x58
 800ba08:	e003      	b.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba0a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ba0e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ba12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1a:	f002 0320 	and.w	r3, r2, #32
 800ba1e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800ba22:	2300      	movs	r3, #0
 800ba24:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ba28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800ba2c:	460b      	mov	r3, r1
 800ba2e:	4313      	orrs	r3, r2
 800ba30:	d055      	beq.n	800bade <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800ba32:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ba3e:	d033      	beq.n	800baa8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800ba40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ba44:	d82c      	bhi.n	800baa0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800ba46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ba4a:	d02f      	beq.n	800baac <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800ba4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ba50:	d826      	bhi.n	800baa0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800ba52:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ba56:	d02b      	beq.n	800bab0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800ba58:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ba5c:	d820      	bhi.n	800baa0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800ba5e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ba62:	d012      	beq.n	800ba8a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800ba64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ba68:	d81a      	bhi.n	800baa0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d022      	beq.n	800bab4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800ba6e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ba72:	d115      	bne.n	800baa0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ba74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba78:	3308      	adds	r3, #8
 800ba7a:	2100      	movs	r1, #0
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	f001 fd8f 	bl	800d5a0 <RCCEx_PLL2_Config>
 800ba82:	4603      	mov	r3, r0
 800ba84:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ba88:	e015      	b.n	800bab6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ba8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba8e:	3328      	adds	r3, #40	; 0x28
 800ba90:	2102      	movs	r1, #2
 800ba92:	4618      	mov	r0, r3
 800ba94:	f001 fe36 	bl	800d704 <RCCEx_PLL3_Config>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ba9e:	e00a      	b.n	800bab6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800baa0:	2301      	movs	r3, #1
 800baa2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800baa6:	e006      	b.n	800bab6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800baa8:	bf00      	nop
 800baaa:	e004      	b.n	800bab6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800baac:	bf00      	nop
 800baae:	e002      	b.n	800bab6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bab0:	bf00      	nop
 800bab2:	e000      	b.n	800bab6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bab4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bab6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800baba:	2b00      	cmp	r3, #0
 800babc:	d10b      	bne.n	800bad6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800babe:	4b39      	ldr	r3, [pc, #228]	; (800bba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bac0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bac2:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800bac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800baca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bace:	4a35      	ldr	r2, [pc, #212]	; (800bba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bad0:	430b      	orrs	r3, r1
 800bad2:	6553      	str	r3, [r2, #84]	; 0x54
 800bad4:	e003      	b.n	800bade <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bad6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bada:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800bade:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae6:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800baea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800baee:	2300      	movs	r3, #0
 800baf0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800baf4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800baf8:	460b      	mov	r3, r1
 800bafa:	4313      	orrs	r3, r2
 800bafc:	d058      	beq.n	800bbb0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800bafe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb02:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bb06:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800bb0a:	d033      	beq.n	800bb74 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800bb0c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800bb10:	d82c      	bhi.n	800bb6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bb12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb16:	d02f      	beq.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800bb18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb1c:	d826      	bhi.n	800bb6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bb1e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bb22:	d02b      	beq.n	800bb7c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800bb24:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bb28:	d820      	bhi.n	800bb6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bb2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bb2e:	d012      	beq.n	800bb56 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800bb30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bb34:	d81a      	bhi.n	800bb6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d022      	beq.n	800bb80 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800bb3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bb3e:	d115      	bne.n	800bb6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bb40:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb44:	3308      	adds	r3, #8
 800bb46:	2100      	movs	r1, #0
 800bb48:	4618      	mov	r0, r3
 800bb4a:	f001 fd29 	bl	800d5a0 <RCCEx_PLL2_Config>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bb54:	e015      	b.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bb56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb5a:	3328      	adds	r3, #40	; 0x28
 800bb5c:	2102      	movs	r1, #2
 800bb5e:	4618      	mov	r0, r3
 800bb60:	f001 fdd0 	bl	800d704 <RCCEx_PLL3_Config>
 800bb64:	4603      	mov	r3, r0
 800bb66:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bb6a:	e00a      	b.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bb6c:	2301      	movs	r3, #1
 800bb6e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bb72:	e006      	b.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bb74:	bf00      	nop
 800bb76:	e004      	b.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bb78:	bf00      	nop
 800bb7a:	e002      	b.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bb7c:	bf00      	nop
 800bb7e:	e000      	b.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bb80:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d10e      	bne.n	800bba8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800bb8a:	4b06      	ldr	r3, [pc, #24]	; (800bba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bb8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb8e:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800bb92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb96:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bb9a:	4a02      	ldr	r2, [pc, #8]	; (800bba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bb9c:	430b      	orrs	r3, r1
 800bb9e:	6593      	str	r3, [r2, #88]	; 0x58
 800bba0:	e006      	b.n	800bbb0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800bba2:	bf00      	nop
 800bba4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bba8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bbac:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800bbb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb8:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800bbbc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800bbc6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800bbca:	460b      	mov	r3, r1
 800bbcc:	4313      	orrs	r3, r2
 800bbce:	d055      	beq.n	800bc7c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800bbd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbd4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800bbd8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800bbdc:	d033      	beq.n	800bc46 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800bbde:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800bbe2:	d82c      	bhi.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bbe4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bbe8:	d02f      	beq.n	800bc4a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800bbea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bbee:	d826      	bhi.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bbf0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800bbf4:	d02b      	beq.n	800bc4e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800bbf6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800bbfa:	d820      	bhi.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bbfc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bc00:	d012      	beq.n	800bc28 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800bc02:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bc06:	d81a      	bhi.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d022      	beq.n	800bc52 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800bc0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bc10:	d115      	bne.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bc12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc16:	3308      	adds	r3, #8
 800bc18:	2100      	movs	r1, #0
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	f001 fcc0 	bl	800d5a0 <RCCEx_PLL2_Config>
 800bc20:	4603      	mov	r3, r0
 800bc22:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800bc26:	e015      	b.n	800bc54 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bc28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc2c:	3328      	adds	r3, #40	; 0x28
 800bc2e:	2102      	movs	r1, #2
 800bc30:	4618      	mov	r0, r3
 800bc32:	f001 fd67 	bl	800d704 <RCCEx_PLL3_Config>
 800bc36:	4603      	mov	r3, r0
 800bc38:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800bc3c:	e00a      	b.n	800bc54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bc3e:	2301      	movs	r3, #1
 800bc40:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bc44:	e006      	b.n	800bc54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bc46:	bf00      	nop
 800bc48:	e004      	b.n	800bc54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bc4a:	bf00      	nop
 800bc4c:	e002      	b.n	800bc54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bc4e:	bf00      	nop
 800bc50:	e000      	b.n	800bc54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bc52:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc54:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d10b      	bne.n	800bc74 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800bc5c:	4ba1      	ldr	r3, [pc, #644]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bc5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc60:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800bc64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc68:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800bc6c:	4a9d      	ldr	r2, [pc, #628]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bc6e:	430b      	orrs	r3, r1
 800bc70:	6593      	str	r3, [r2, #88]	; 0x58
 800bc72:	e003      	b.n	800bc7c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc74:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc78:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800bc7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc84:	f002 0308 	and.w	r3, r2, #8
 800bc88:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800bc92:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800bc96:	460b      	mov	r3, r1
 800bc98:	4313      	orrs	r3, r2
 800bc9a:	d01e      	beq.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800bc9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bca0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bca4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bca8:	d10c      	bne.n	800bcc4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bcaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcae:	3328      	adds	r3, #40	; 0x28
 800bcb0:	2102      	movs	r1, #2
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	f001 fd26 	bl	800d704 <RCCEx_PLL3_Config>
 800bcb8:	4603      	mov	r3, r0
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d002      	beq.n	800bcc4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800bcbe:	2301      	movs	r3, #1
 800bcc0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800bcc4:	4b87      	ldr	r3, [pc, #540]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bcc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bcc8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bcd4:	4a83      	ldr	r2, [pc, #524]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bcd6:	430b      	orrs	r3, r1
 800bcd8:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bcda:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce2:	f002 0310 	and.w	r3, r2, #16
 800bce6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800bcea:	2300      	movs	r3, #0
 800bcec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800bcf0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800bcf4:	460b      	mov	r3, r1
 800bcf6:	4313      	orrs	r3, r2
 800bcf8:	d01e      	beq.n	800bd38 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800bcfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bd02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd06:	d10c      	bne.n	800bd22 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bd08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd0c:	3328      	adds	r3, #40	; 0x28
 800bd0e:	2102      	movs	r1, #2
 800bd10:	4618      	mov	r0, r3
 800bd12:	f001 fcf7 	bl	800d704 <RCCEx_PLL3_Config>
 800bd16:	4603      	mov	r3, r0
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d002      	beq.n	800bd22 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800bd1c:	2301      	movs	r3, #1
 800bd1e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bd22:	4b70      	ldr	r3, [pc, #448]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bd24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd26:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800bd2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bd32:	4a6c      	ldr	r2, [pc, #432]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bd34:	430b      	orrs	r3, r1
 800bd36:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bd38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd40:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800bd44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bd48:	2300      	movs	r3, #0
 800bd4a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bd4e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800bd52:	460b      	mov	r3, r1
 800bd54:	4313      	orrs	r3, r2
 800bd56:	d03e      	beq.n	800bdd6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800bd58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd5c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800bd60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bd64:	d022      	beq.n	800bdac <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800bd66:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bd6a:	d81b      	bhi.n	800bda4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d003      	beq.n	800bd78 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800bd70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bd74:	d00b      	beq.n	800bd8e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800bd76:	e015      	b.n	800bda4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bd78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd7c:	3308      	adds	r3, #8
 800bd7e:	2100      	movs	r1, #0
 800bd80:	4618      	mov	r0, r3
 800bd82:	f001 fc0d 	bl	800d5a0 <RCCEx_PLL2_Config>
 800bd86:	4603      	mov	r3, r0
 800bd88:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800bd8c:	e00f      	b.n	800bdae <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bd8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd92:	3328      	adds	r3, #40	; 0x28
 800bd94:	2102      	movs	r1, #2
 800bd96:	4618      	mov	r0, r3
 800bd98:	f001 fcb4 	bl	800d704 <RCCEx_PLL3_Config>
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800bda2:	e004      	b.n	800bdae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bda4:	2301      	movs	r3, #1
 800bda6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bdaa:	e000      	b.n	800bdae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800bdac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bdae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d10b      	bne.n	800bdce <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800bdb6:	4b4b      	ldr	r3, [pc, #300]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bdb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bdba:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800bdbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bdc2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800bdc6:	4a47      	ldr	r2, [pc, #284]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bdc8:	430b      	orrs	r3, r1
 800bdca:	6593      	str	r3, [r2, #88]	; 0x58
 800bdcc:	e003      	b.n	800bdd6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bdce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bdd2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800bdd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bdda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdde:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800bde2:	67bb      	str	r3, [r7, #120]	; 0x78
 800bde4:	2300      	movs	r3, #0
 800bde6:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bde8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800bdec:	460b      	mov	r3, r1
 800bdee:	4313      	orrs	r3, r2
 800bdf0:	d03b      	beq.n	800be6a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800bdf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bdf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bdfa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800bdfe:	d01f      	beq.n	800be40 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800be00:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800be04:	d818      	bhi.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800be06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800be0a:	d003      	beq.n	800be14 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800be0c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800be10:	d007      	beq.n	800be22 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800be12:	e011      	b.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800be14:	4b33      	ldr	r3, [pc, #204]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800be16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be18:	4a32      	ldr	r2, [pc, #200]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800be1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800be1e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800be20:	e00f      	b.n	800be42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800be22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be26:	3328      	adds	r3, #40	; 0x28
 800be28:	2101      	movs	r1, #1
 800be2a:	4618      	mov	r0, r3
 800be2c:	f001 fc6a 	bl	800d704 <RCCEx_PLL3_Config>
 800be30:	4603      	mov	r3, r0
 800be32:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800be36:	e004      	b.n	800be42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800be38:	2301      	movs	r3, #1
 800be3a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800be3e:	e000      	b.n	800be42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800be40:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be42:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800be46:	2b00      	cmp	r3, #0
 800be48:	d10b      	bne.n	800be62 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800be4a:	4b26      	ldr	r3, [pc, #152]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800be4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be4e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800be52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be5a:	4a22      	ldr	r2, [pc, #136]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800be5c:	430b      	orrs	r3, r1
 800be5e:	6553      	str	r3, [r2, #84]	; 0x54
 800be60:	e003      	b.n	800be6a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be62:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800be66:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800be6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be72:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800be76:	673b      	str	r3, [r7, #112]	; 0x70
 800be78:	2300      	movs	r3, #0
 800be7a:	677b      	str	r3, [r7, #116]	; 0x74
 800be7c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800be80:	460b      	mov	r3, r1
 800be82:	4313      	orrs	r3, r2
 800be84:	d034      	beq.n	800bef0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800be86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d003      	beq.n	800be98 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800be90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800be94:	d007      	beq.n	800bea6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800be96:	e011      	b.n	800bebc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800be98:	4b12      	ldr	r3, [pc, #72]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800be9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be9c:	4a11      	ldr	r2, [pc, #68]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800be9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bea2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800bea4:	e00e      	b.n	800bec4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800beaa:	3308      	adds	r3, #8
 800beac:	2102      	movs	r1, #2
 800beae:	4618      	mov	r0, r3
 800beb0:	f001 fb76 	bl	800d5a0 <RCCEx_PLL2_Config>
 800beb4:	4603      	mov	r3, r0
 800beb6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800beba:	e003      	b.n	800bec4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800bebc:	2301      	movs	r3, #1
 800bebe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bec2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bec4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d10d      	bne.n	800bee8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800becc:	4b05      	ldr	r3, [pc, #20]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bece:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bed0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800bed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bed8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800beda:	4a02      	ldr	r2, [pc, #8]	; (800bee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bedc:	430b      	orrs	r3, r1
 800bede:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bee0:	e006      	b.n	800bef0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800bee2:	bf00      	nop
 800bee4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bee8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800beec:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800bef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef8:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800befc:	66bb      	str	r3, [r7, #104]	; 0x68
 800befe:	2300      	movs	r3, #0
 800bf00:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bf02:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800bf06:	460b      	mov	r3, r1
 800bf08:	4313      	orrs	r3, r2
 800bf0a:	d00c      	beq.n	800bf26 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bf0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf10:	3328      	adds	r3, #40	; 0x28
 800bf12:	2102      	movs	r1, #2
 800bf14:	4618      	mov	r0, r3
 800bf16:	f001 fbf5 	bl	800d704 <RCCEx_PLL3_Config>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d002      	beq.n	800bf26 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800bf20:	2301      	movs	r3, #1
 800bf22:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800bf26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf2e:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800bf32:	663b      	str	r3, [r7, #96]	; 0x60
 800bf34:	2300      	movs	r3, #0
 800bf36:	667b      	str	r3, [r7, #100]	; 0x64
 800bf38:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800bf3c:	460b      	mov	r3, r1
 800bf3e:	4313      	orrs	r3, r2
 800bf40:	d038      	beq.n	800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800bf42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf46:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bf4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bf4e:	d018      	beq.n	800bf82 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800bf50:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bf54:	d811      	bhi.n	800bf7a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800bf56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf5a:	d014      	beq.n	800bf86 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800bf5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf60:	d80b      	bhi.n	800bf7a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d011      	beq.n	800bf8a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800bf66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf6a:	d106      	bne.n	800bf7a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bf6c:	4bc3      	ldr	r3, [pc, #780]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bf6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf70:	4ac2      	ldr	r2, [pc, #776]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bf72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bf76:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800bf78:	e008      	b.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bf7a:	2301      	movs	r3, #1
 800bf7c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bf80:	e004      	b.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800bf82:	bf00      	nop
 800bf84:	e002      	b.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800bf86:	bf00      	nop
 800bf88:	e000      	b.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800bf8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bf8c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d10b      	bne.n	800bfac <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bf94:	4bb9      	ldr	r3, [pc, #740]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bf96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf98:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800bf9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bfa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bfa4:	4ab5      	ldr	r2, [pc, #724]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bfa6:	430b      	orrs	r3, r1
 800bfa8:	6553      	str	r3, [r2, #84]	; 0x54
 800bfaa:	e003      	b.n	800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bfb0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800bfb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bfb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfbc:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800bfc0:	65bb      	str	r3, [r7, #88]	; 0x58
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bfc6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800bfca:	460b      	mov	r3, r1
 800bfcc:	4313      	orrs	r3, r2
 800bfce:	d009      	beq.n	800bfe4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bfd0:	4baa      	ldr	r3, [pc, #680]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bfd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfd4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800bfd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bfdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bfde:	4aa7      	ldr	r2, [pc, #668]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bfe0:	430b      	orrs	r3, r1
 800bfe2:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800bfe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bfe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfec:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800bff0:	653b      	str	r3, [r7, #80]	; 0x50
 800bff2:	2300      	movs	r3, #0
 800bff4:	657b      	str	r3, [r7, #84]	; 0x54
 800bff6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800bffa:	460b      	mov	r3, r1
 800bffc:	4313      	orrs	r3, r2
 800bffe:	d00a      	beq.n	800c016 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800c000:	4b9e      	ldr	r3, [pc, #632]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c002:	691b      	ldr	r3, [r3, #16]
 800c004:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800c008:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c00c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c010:	4a9a      	ldr	r2, [pc, #616]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c012:	430b      	orrs	r3, r1
 800c014:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c016:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c01e:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800c022:	64bb      	str	r3, [r7, #72]	; 0x48
 800c024:	2300      	movs	r3, #0
 800c026:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c028:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800c02c:	460b      	mov	r3, r1
 800c02e:	4313      	orrs	r3, r2
 800c030:	d009      	beq.n	800c046 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c032:	4b92      	ldr	r3, [pc, #584]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c034:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c036:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800c03a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c03e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c040:	4a8e      	ldr	r2, [pc, #568]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c042:	430b      	orrs	r3, r1
 800c044:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c046:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c04a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c04e:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800c052:	643b      	str	r3, [r7, #64]	; 0x40
 800c054:	2300      	movs	r3, #0
 800c056:	647b      	str	r3, [r7, #68]	; 0x44
 800c058:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800c05c:	460b      	mov	r3, r1
 800c05e:	4313      	orrs	r3, r2
 800c060:	d00e      	beq.n	800c080 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c062:	4b86      	ldr	r3, [pc, #536]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c064:	691b      	ldr	r3, [r3, #16]
 800c066:	4a85      	ldr	r2, [pc, #532]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c068:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c06c:	6113      	str	r3, [r2, #16]
 800c06e:	4b83      	ldr	r3, [pc, #524]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c070:	6919      	ldr	r1, [r3, #16]
 800c072:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c076:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800c07a:	4a80      	ldr	r2, [pc, #512]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c07c:	430b      	orrs	r3, r1
 800c07e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c080:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c084:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c088:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800c08c:	63bb      	str	r3, [r7, #56]	; 0x38
 800c08e:	2300      	movs	r3, #0
 800c090:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c092:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800c096:	460b      	mov	r3, r1
 800c098:	4313      	orrs	r3, r2
 800c09a:	d009      	beq.n	800c0b0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c09c:	4b77      	ldr	r3, [pc, #476]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c09e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c0a0:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800c0a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c0a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0aa:	4a74      	ldr	r2, [pc, #464]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c0ac:	430b      	orrs	r3, r1
 800c0ae:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c0b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0b8:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800c0bc:	633b      	str	r3, [r7, #48]	; 0x30
 800c0be:	2300      	movs	r3, #0
 800c0c0:	637b      	str	r3, [r7, #52]	; 0x34
 800c0c2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800c0c6:	460b      	mov	r3, r1
 800c0c8:	4313      	orrs	r3, r2
 800c0ca:	d00a      	beq.n	800c0e2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c0cc:	4b6b      	ldr	r3, [pc, #428]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c0ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0d0:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800c0d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c0d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c0dc:	4a67      	ldr	r2, [pc, #412]	; (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c0de:	430b      	orrs	r3, r1
 800c0e0:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c0e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c0e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ea:	2100      	movs	r1, #0
 800c0ec:	62b9      	str	r1, [r7, #40]	; 0x28
 800c0ee:	f003 0301 	and.w	r3, r3, #1
 800c0f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c0f4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800c0f8:	460b      	mov	r3, r1
 800c0fa:	4313      	orrs	r3, r2
 800c0fc:	d011      	beq.n	800c122 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c0fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c102:	3308      	adds	r3, #8
 800c104:	2100      	movs	r1, #0
 800c106:	4618      	mov	r0, r3
 800c108:	f001 fa4a 	bl	800d5a0 <RCCEx_PLL2_Config>
 800c10c:	4603      	mov	r3, r0
 800c10e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800c112:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c116:	2b00      	cmp	r3, #0
 800c118:	d003      	beq.n	800c122 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c11a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c11e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c122:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c12a:	2100      	movs	r1, #0
 800c12c:	6239      	str	r1, [r7, #32]
 800c12e:	f003 0302 	and.w	r3, r3, #2
 800c132:	627b      	str	r3, [r7, #36]	; 0x24
 800c134:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c138:	460b      	mov	r3, r1
 800c13a:	4313      	orrs	r3, r2
 800c13c:	d011      	beq.n	800c162 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c13e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c142:	3308      	adds	r3, #8
 800c144:	2101      	movs	r1, #1
 800c146:	4618      	mov	r0, r3
 800c148:	f001 fa2a 	bl	800d5a0 <RCCEx_PLL2_Config>
 800c14c:	4603      	mov	r3, r0
 800c14e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800c152:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c156:	2b00      	cmp	r3, #0
 800c158:	d003      	beq.n	800c162 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c15a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c15e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c162:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c16a:	2100      	movs	r1, #0
 800c16c:	61b9      	str	r1, [r7, #24]
 800c16e:	f003 0304 	and.w	r3, r3, #4
 800c172:	61fb      	str	r3, [r7, #28]
 800c174:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c178:	460b      	mov	r3, r1
 800c17a:	4313      	orrs	r3, r2
 800c17c:	d011      	beq.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c17e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c182:	3308      	adds	r3, #8
 800c184:	2102      	movs	r1, #2
 800c186:	4618      	mov	r0, r3
 800c188:	f001 fa0a 	bl	800d5a0 <RCCEx_PLL2_Config>
 800c18c:	4603      	mov	r3, r0
 800c18e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800c192:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c196:	2b00      	cmp	r3, #0
 800c198:	d003      	beq.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c19a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c19e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c1a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1aa:	2100      	movs	r1, #0
 800c1ac:	6139      	str	r1, [r7, #16]
 800c1ae:	f003 0308 	and.w	r3, r3, #8
 800c1b2:	617b      	str	r3, [r7, #20]
 800c1b4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c1b8:	460b      	mov	r3, r1
 800c1ba:	4313      	orrs	r3, r2
 800c1bc:	d011      	beq.n	800c1e2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c1be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c1c2:	3328      	adds	r3, #40	; 0x28
 800c1c4:	2100      	movs	r1, #0
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	f001 fa9c 	bl	800d704 <RCCEx_PLL3_Config>
 800c1cc:	4603      	mov	r3, r0
 800c1ce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 800c1d2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d003      	beq.n	800c1e2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1da:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c1de:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c1e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c1e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ea:	2100      	movs	r1, #0
 800c1ec:	60b9      	str	r1, [r7, #8]
 800c1ee:	f003 0310 	and.w	r3, r3, #16
 800c1f2:	60fb      	str	r3, [r7, #12]
 800c1f4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c1f8:	460b      	mov	r3, r1
 800c1fa:	4313      	orrs	r3, r2
 800c1fc:	d011      	beq.n	800c222 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c1fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c202:	3328      	adds	r3, #40	; 0x28
 800c204:	2101      	movs	r1, #1
 800c206:	4618      	mov	r0, r3
 800c208:	f001 fa7c 	bl	800d704 <RCCEx_PLL3_Config>
 800c20c:	4603      	mov	r3, r0
 800c20e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800c212:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c216:	2b00      	cmp	r3, #0
 800c218:	d003      	beq.n	800c222 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c21a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c21e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c222:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22a:	2100      	movs	r1, #0
 800c22c:	6039      	str	r1, [r7, #0]
 800c22e:	f003 0320 	and.w	r3, r3, #32
 800c232:	607b      	str	r3, [r7, #4]
 800c234:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c238:	460b      	mov	r3, r1
 800c23a:	4313      	orrs	r3, r2
 800c23c:	d011      	beq.n	800c262 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c23e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c242:	3328      	adds	r3, #40	; 0x28
 800c244:	2102      	movs	r1, #2
 800c246:	4618      	mov	r0, r3
 800c248:	f001 fa5c 	bl	800d704 <RCCEx_PLL3_Config>
 800c24c:	4603      	mov	r3, r0
 800c24e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800c252:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c256:	2b00      	cmp	r3, #0
 800c258:	d003      	beq.n	800c262 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c25a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c25e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800c262:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800c266:	2b00      	cmp	r3, #0
 800c268:	d101      	bne.n	800c26e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800c26a:	2300      	movs	r3, #0
 800c26c:	e000      	b.n	800c270 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800c26e:	2301      	movs	r3, #1
}
 800c270:	4618      	mov	r0, r3
 800c272:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800c276:	46bd      	mov	sp, r7
 800c278:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c27c:	58024400 	.word	0x58024400

0800c280 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800c280:	b580      	push	{r7, lr}
 800c282:	b090      	sub	sp, #64	; 0x40
 800c284:	af00      	add	r7, sp, #0
 800c286:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c28a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c28e:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800c292:	430b      	orrs	r3, r1
 800c294:	f040 8094 	bne.w	800c3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800c298:	4b9e      	ldr	r3, [pc, #632]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c29a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c29c:	f003 0307 	and.w	r3, r3, #7
 800c2a0:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c2a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2a4:	2b04      	cmp	r3, #4
 800c2a6:	f200 8087 	bhi.w	800c3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800c2aa:	a201      	add	r2, pc, #4	; (adr r2, 800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800c2ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2b0:	0800c2c5 	.word	0x0800c2c5
 800c2b4:	0800c2ed 	.word	0x0800c2ed
 800c2b8:	0800c315 	.word	0x0800c315
 800c2bc:	0800c3b1 	.word	0x0800c3b1
 800c2c0:	0800c33d 	.word	0x0800c33d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c2c4:	4b93      	ldr	r3, [pc, #588]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c2cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c2d0:	d108      	bne.n	800c2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c2d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	f001 f810 	bl	800d2fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c2dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2de:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2e0:	f000 bd45 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2e8:	f000 bd41 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c2ec:	4b89      	ldr	r3, [pc, #548]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c2f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c2f8:	d108      	bne.n	800c30c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c2fa:	f107 0318 	add.w	r3, r7, #24
 800c2fe:	4618      	mov	r0, r3
 800c300:	f000 fd54 	bl	800cdac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c304:	69bb      	ldr	r3, [r7, #24]
 800c306:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c308:	f000 bd31 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c30c:	2300      	movs	r3, #0
 800c30e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c310:	f000 bd2d 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c314:	4b7f      	ldr	r3, [pc, #508]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c31c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c320:	d108      	bne.n	800c334 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c322:	f107 030c 	add.w	r3, r7, #12
 800c326:	4618      	mov	r0, r3
 800c328:	f000 fe94 	bl	800d054 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c330:	f000 bd1d 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c334:	2300      	movs	r3, #0
 800c336:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c338:	f000 bd19 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c33c:	4b75      	ldr	r3, [pc, #468]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c33e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c340:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c344:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c346:	4b73      	ldr	r3, [pc, #460]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f003 0304 	and.w	r3, r3, #4
 800c34e:	2b04      	cmp	r3, #4
 800c350:	d10c      	bne.n	800c36c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800c352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c354:	2b00      	cmp	r3, #0
 800c356:	d109      	bne.n	800c36c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c358:	4b6e      	ldr	r3, [pc, #440]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	08db      	lsrs	r3, r3, #3
 800c35e:	f003 0303 	and.w	r3, r3, #3
 800c362:	4a6d      	ldr	r2, [pc, #436]	; (800c518 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c364:	fa22 f303 	lsr.w	r3, r2, r3
 800c368:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c36a:	e01f      	b.n	800c3ac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c36c:	4b69      	ldr	r3, [pc, #420]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c374:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c378:	d106      	bne.n	800c388 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800c37a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c37c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c380:	d102      	bne.n	800c388 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c382:	4b66      	ldr	r3, [pc, #408]	; (800c51c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c384:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c386:	e011      	b.n	800c3ac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c388:	4b62      	ldr	r3, [pc, #392]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c390:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c394:	d106      	bne.n	800c3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800c396:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c398:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c39c:	d102      	bne.n	800c3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c39e:	4b60      	ldr	r3, [pc, #384]	; (800c520 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c3a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c3a2:	e003      	b.n	800c3ac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c3a8:	f000 bce1 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c3ac:	f000 bcdf 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c3b0:	4b5c      	ldr	r3, [pc, #368]	; (800c524 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c3b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3b4:	f000 bcdb 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3bc:	f000 bcd7 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800c3c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c3c4:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800c3c8:	430b      	orrs	r3, r1
 800c3ca:	f040 80ad 	bne.w	800c528 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800c3ce:	4b51      	ldr	r3, [pc, #324]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c3d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c3d2:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800c3d6:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c3d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c3de:	d056      	beq.n	800c48e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800c3e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c3e6:	f200 8090 	bhi.w	800c50a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c3ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3ec:	2bc0      	cmp	r3, #192	; 0xc0
 800c3ee:	f000 8088 	beq.w	800c502 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800c3f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3f4:	2bc0      	cmp	r3, #192	; 0xc0
 800c3f6:	f200 8088 	bhi.w	800c50a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c3fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3fc:	2b80      	cmp	r3, #128	; 0x80
 800c3fe:	d032      	beq.n	800c466 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800c400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c402:	2b80      	cmp	r3, #128	; 0x80
 800c404:	f200 8081 	bhi.w	800c50a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d003      	beq.n	800c416 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800c40e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c410:	2b40      	cmp	r3, #64	; 0x40
 800c412:	d014      	beq.n	800c43e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800c414:	e079      	b.n	800c50a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c416:	4b3f      	ldr	r3, [pc, #252]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c41e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c422:	d108      	bne.n	800c436 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c424:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c428:	4618      	mov	r0, r3
 800c42a:	f000 ff67 	bl	800d2fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c42e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c430:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c432:	f000 bc9c 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c436:	2300      	movs	r3, #0
 800c438:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c43a:	f000 bc98 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c43e:	4b35      	ldr	r3, [pc, #212]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c446:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c44a:	d108      	bne.n	800c45e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c44c:	f107 0318 	add.w	r3, r7, #24
 800c450:	4618      	mov	r0, r3
 800c452:	f000 fcab 	bl	800cdac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c456:	69bb      	ldr	r3, [r7, #24]
 800c458:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c45a:	f000 bc88 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c45e:	2300      	movs	r3, #0
 800c460:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c462:	f000 bc84 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c466:	4b2b      	ldr	r3, [pc, #172]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c46e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c472:	d108      	bne.n	800c486 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c474:	f107 030c 	add.w	r3, r7, #12
 800c478:	4618      	mov	r0, r3
 800c47a:	f000 fdeb 	bl	800d054 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c482:	f000 bc74 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c486:	2300      	movs	r3, #0
 800c488:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c48a:	f000 bc70 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c48e:	4b21      	ldr	r3, [pc, #132]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c492:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c496:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c498:	4b1e      	ldr	r3, [pc, #120]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	f003 0304 	and.w	r3, r3, #4
 800c4a0:	2b04      	cmp	r3, #4
 800c4a2:	d10c      	bne.n	800c4be <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800c4a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d109      	bne.n	800c4be <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c4aa:	4b1a      	ldr	r3, [pc, #104]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	08db      	lsrs	r3, r3, #3
 800c4b0:	f003 0303 	and.w	r3, r3, #3
 800c4b4:	4a18      	ldr	r2, [pc, #96]	; (800c518 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c4b6:	fa22 f303 	lsr.w	r3, r2, r3
 800c4ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c4bc:	e01f      	b.n	800c4fe <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c4be:	4b15      	ldr	r3, [pc, #84]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c4c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c4ca:	d106      	bne.n	800c4da <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800c4cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c4d2:	d102      	bne.n	800c4da <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c4d4:	4b11      	ldr	r3, [pc, #68]	; (800c51c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c4d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c4d8:	e011      	b.n	800c4fe <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c4da:	4b0e      	ldr	r3, [pc, #56]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c4e2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c4e6:	d106      	bne.n	800c4f6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800c4e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c4ee:	d102      	bne.n	800c4f6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c4f0:	4b0b      	ldr	r3, [pc, #44]	; (800c520 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c4f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c4f4:	e003      	b.n	800c4fe <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c4fa:	f000 bc38 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c4fe:	f000 bc36 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c502:	4b08      	ldr	r3, [pc, #32]	; (800c524 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c504:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c506:	f000 bc32 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c50a:	2300      	movs	r3, #0
 800c50c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c50e:	f000 bc2e 	b.w	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c512:	bf00      	nop
 800c514:	58024400 	.word	0x58024400
 800c518:	03d09000 	.word	0x03d09000
 800c51c:	003d0900 	.word	0x003d0900
 800c520:	017d7840 	.word	0x017d7840
 800c524:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800c528:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c52c:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800c530:	430b      	orrs	r3, r1
 800c532:	f040 809c 	bne.w	800c66e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800c536:	4b9e      	ldr	r3, [pc, #632]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c53a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800c53e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c542:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c546:	d054      	beq.n	800c5f2 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800c548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c54a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c54e:	f200 808b 	bhi.w	800c668 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c554:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c558:	f000 8083 	beq.w	800c662 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800c55c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c55e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c562:	f200 8081 	bhi.w	800c668 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c568:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c56c:	d02f      	beq.n	800c5ce <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800c56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c570:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c574:	d878      	bhi.n	800c668 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d004      	beq.n	800c586 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800c57c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c57e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c582:	d012      	beq.n	800c5aa <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800c584:	e070      	b.n	800c668 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c586:	4b8a      	ldr	r3, [pc, #552]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c58e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c592:	d107      	bne.n	800c5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c594:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c598:	4618      	mov	r0, r3
 800c59a:	f000 feaf 	bl	800d2fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c59e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c5a2:	e3e4      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c5a8:	e3e1      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c5aa:	4b81      	ldr	r3, [pc, #516]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c5b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c5b6:	d107      	bne.n	800c5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c5b8:	f107 0318 	add.w	r3, r7, #24
 800c5bc:	4618      	mov	r0, r3
 800c5be:	f000 fbf5 	bl	800cdac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c5c2:	69bb      	ldr	r3, [r7, #24]
 800c5c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c5c6:	e3d2      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c5cc:	e3cf      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c5ce:	4b78      	ldr	r3, [pc, #480]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c5d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c5da:	d107      	bne.n	800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c5dc:	f107 030c 	add.w	r3, r7, #12
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	f000 fd37 	bl	800d054 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c5ea:	e3c0      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c5f0:	e3bd      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c5f2:	4b6f      	ldr	r3, [pc, #444]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c5f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c5f6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c5fa:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c5fc:	4b6c      	ldr	r3, [pc, #432]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f003 0304 	and.w	r3, r3, #4
 800c604:	2b04      	cmp	r3, #4
 800c606:	d10c      	bne.n	800c622 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800c608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d109      	bne.n	800c622 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c60e:	4b68      	ldr	r3, [pc, #416]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	08db      	lsrs	r3, r3, #3
 800c614:	f003 0303 	and.w	r3, r3, #3
 800c618:	4a66      	ldr	r2, [pc, #408]	; (800c7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c61a:	fa22 f303 	lsr.w	r3, r2, r3
 800c61e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c620:	e01e      	b.n	800c660 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c622:	4b63      	ldr	r3, [pc, #396]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c62a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c62e:	d106      	bne.n	800c63e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800c630:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c632:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c636:	d102      	bne.n	800c63e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c638:	4b5f      	ldr	r3, [pc, #380]	; (800c7b8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c63a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c63c:	e010      	b.n	800c660 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c63e:	4b5c      	ldr	r3, [pc, #368]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c646:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c64a:	d106      	bne.n	800c65a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800c64c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c64e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c652:	d102      	bne.n	800c65a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c654:	4b59      	ldr	r3, [pc, #356]	; (800c7bc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c656:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c658:	e002      	b.n	800c660 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c65a:	2300      	movs	r3, #0
 800c65c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c65e:	e386      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c660:	e385      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c662:	4b57      	ldr	r3, [pc, #348]	; (800c7c0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c664:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c666:	e382      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c668:	2300      	movs	r3, #0
 800c66a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c66c:	e37f      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800c66e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c672:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800c676:	430b      	orrs	r3, r1
 800c678:	f040 80a7 	bne.w	800c7ca <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800c67c:	4b4c      	ldr	r3, [pc, #304]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c67e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c680:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800c684:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c688:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c68c:	d055      	beq.n	800c73a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800c68e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c690:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c694:	f200 8096 	bhi.w	800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c69a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c69e:	f000 8084 	beq.w	800c7aa <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800c6a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6a4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c6a8:	f200 808c 	bhi.w	800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c6ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c6b2:	d030      	beq.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800c6b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6b6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c6ba:	f200 8083 	bhi.w	800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c6be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d004      	beq.n	800c6ce <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800c6c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6c6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c6ca:	d012      	beq.n	800c6f2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800c6cc:	e07a      	b.n	800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c6ce:	4b38      	ldr	r3, [pc, #224]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c6d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c6da:	d107      	bne.n	800c6ec <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c6dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	f000 fe0b 	bl	800d2fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c6e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c6ea:	e340      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c6f0:	e33d      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c6f2:	4b2f      	ldr	r3, [pc, #188]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c6fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c6fe:	d107      	bne.n	800c710 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c700:	f107 0318 	add.w	r3, r7, #24
 800c704:	4618      	mov	r0, r3
 800c706:	f000 fb51 	bl	800cdac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c70a:	69bb      	ldr	r3, [r7, #24]
 800c70c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c70e:	e32e      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c710:	2300      	movs	r3, #0
 800c712:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c714:	e32b      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c716:	4b26      	ldr	r3, [pc, #152]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c71e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c722:	d107      	bne.n	800c734 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c724:	f107 030c 	add.w	r3, r7, #12
 800c728:	4618      	mov	r0, r3
 800c72a:	f000 fc93 	bl	800d054 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c732:	e31c      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c734:	2300      	movs	r3, #0
 800c736:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c738:	e319      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c73a:	4b1d      	ldr	r3, [pc, #116]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c73c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c73e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c742:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c744:	4b1a      	ldr	r3, [pc, #104]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	f003 0304 	and.w	r3, r3, #4
 800c74c:	2b04      	cmp	r3, #4
 800c74e:	d10c      	bne.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800c750:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c752:	2b00      	cmp	r3, #0
 800c754:	d109      	bne.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c756:	4b16      	ldr	r3, [pc, #88]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	08db      	lsrs	r3, r3, #3
 800c75c:	f003 0303 	and.w	r3, r3, #3
 800c760:	4a14      	ldr	r2, [pc, #80]	; (800c7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c762:	fa22 f303 	lsr.w	r3, r2, r3
 800c766:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c768:	e01e      	b.n	800c7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c76a:	4b11      	ldr	r3, [pc, #68]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c772:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c776:	d106      	bne.n	800c786 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800c778:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c77a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c77e:	d102      	bne.n	800c786 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c780:	4b0d      	ldr	r3, [pc, #52]	; (800c7b8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c782:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c784:	e010      	b.n	800c7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c786:	4b0a      	ldr	r3, [pc, #40]	; (800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c78e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c792:	d106      	bne.n	800c7a2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800c794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c796:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c79a:	d102      	bne.n	800c7a2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c79c:	4b07      	ldr	r3, [pc, #28]	; (800c7bc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c79e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c7a0:	e002      	b.n	800c7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c7a6:	e2e2      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c7a8:	e2e1      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c7aa:	4b05      	ldr	r3, [pc, #20]	; (800c7c0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c7ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7ae:	e2de      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c7b0:	58024400 	.word	0x58024400
 800c7b4:	03d09000 	.word	0x03d09000
 800c7b8:	003d0900 	.word	0x003d0900
 800c7bc:	017d7840 	.word	0x017d7840
 800c7c0:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7c8:	e2d1      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c7ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c7ce:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800c7d2:	430b      	orrs	r3, r1
 800c7d4:	f040 809c 	bne.w	800c910 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c7d8:	4b93      	ldr	r3, [pc, #588]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c7da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c7dc:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800c7e0:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c7e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c7e8:	d054      	beq.n	800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800c7ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c7f0:	f200 808b 	bhi.w	800c90a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c7f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7f6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c7fa:	f000 8083 	beq.w	800c904 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800c7fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c800:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c804:	f200 8081 	bhi.w	800c90a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c80a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c80e:	d02f      	beq.n	800c870 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800c810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c812:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c816:	d878      	bhi.n	800c90a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d004      	beq.n	800c828 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800c81e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c820:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c824:	d012      	beq.n	800c84c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800c826:	e070      	b.n	800c90a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c828:	4b7f      	ldr	r3, [pc, #508]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c830:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c834:	d107      	bne.n	800c846 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c836:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c83a:	4618      	mov	r0, r3
 800c83c:	f000 fd5e 	bl	800d2fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c842:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c844:	e293      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c846:	2300      	movs	r3, #0
 800c848:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c84a:	e290      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c84c:	4b76      	ldr	r3, [pc, #472]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c854:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c858:	d107      	bne.n	800c86a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c85a:	f107 0318 	add.w	r3, r7, #24
 800c85e:	4618      	mov	r0, r3
 800c860:	f000 faa4 	bl	800cdac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c864:	69bb      	ldr	r3, [r7, #24]
 800c866:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c868:	e281      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c86a:	2300      	movs	r3, #0
 800c86c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c86e:	e27e      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c870:	4b6d      	ldr	r3, [pc, #436]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c878:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c87c:	d107      	bne.n	800c88e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c87e:	f107 030c 	add.w	r3, r7, #12
 800c882:	4618      	mov	r0, r3
 800c884:	f000 fbe6 	bl	800d054 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c88c:	e26f      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c88e:	2300      	movs	r3, #0
 800c890:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c892:	e26c      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c894:	4b64      	ldr	r3, [pc, #400]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c896:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c898:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c89c:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c89e:	4b62      	ldr	r3, [pc, #392]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	f003 0304 	and.w	r3, r3, #4
 800c8a6:	2b04      	cmp	r3, #4
 800c8a8:	d10c      	bne.n	800c8c4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800c8aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d109      	bne.n	800c8c4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c8b0:	4b5d      	ldr	r3, [pc, #372]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	08db      	lsrs	r3, r3, #3
 800c8b6:	f003 0303 	and.w	r3, r3, #3
 800c8ba:	4a5c      	ldr	r2, [pc, #368]	; (800ca2c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c8bc:	fa22 f303 	lsr.w	r3, r2, r3
 800c8c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c8c2:	e01e      	b.n	800c902 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c8c4:	4b58      	ldr	r3, [pc, #352]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c8cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c8d0:	d106      	bne.n	800c8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800c8d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8d4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c8d8:	d102      	bne.n	800c8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c8da:	4b55      	ldr	r3, [pc, #340]	; (800ca30 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c8dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c8de:	e010      	b.n	800c902 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c8e0:	4b51      	ldr	r3, [pc, #324]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c8e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c8ec:	d106      	bne.n	800c8fc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800c8ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c8f4:	d102      	bne.n	800c8fc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c8f6:	4b4f      	ldr	r3, [pc, #316]	; (800ca34 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c8f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c8fa:	e002      	b.n	800c902 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c900:	e235      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c902:	e234      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c904:	4b4c      	ldr	r3, [pc, #304]	; (800ca38 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800c906:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c908:	e231      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c90a:	2300      	movs	r3, #0
 800c90c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c90e:	e22e      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c910:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c914:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800c918:	430b      	orrs	r3, r1
 800c91a:	f040 808f 	bne.w	800ca3c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c91e:	4b42      	ldr	r3, [pc, #264]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c920:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c922:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800c926:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800c928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c92a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c92e:	d06b      	beq.n	800ca08 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800c930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c932:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c936:	d874      	bhi.n	800ca22 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c93a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c93e:	d056      	beq.n	800c9ee <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800c940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c942:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c946:	d86c      	bhi.n	800ca22 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c94a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c94e:	d03b      	beq.n	800c9c8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800c950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c952:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c956:	d864      	bhi.n	800ca22 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c95a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c95e:	d021      	beq.n	800c9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800c960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c962:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c966:	d85c      	bhi.n	800ca22 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d004      	beq.n	800c978 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800c96e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c970:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c974:	d004      	beq.n	800c980 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800c976:	e054      	b.n	800ca22 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c978:	f7fe fa0a 	bl	800ad90 <HAL_RCC_GetPCLK1Freq>
 800c97c:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c97e:	e1f6      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c980:	4b29      	ldr	r3, [pc, #164]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c988:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c98c:	d107      	bne.n	800c99e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c98e:	f107 0318 	add.w	r3, r7, #24
 800c992:	4618      	mov	r0, r3
 800c994:	f000 fa0a 	bl	800cdac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c998:	69fb      	ldr	r3, [r7, #28]
 800c99a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c99c:	e1e7      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c99e:	2300      	movs	r3, #0
 800c9a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c9a2:	e1e4      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c9a4:	4b20      	ldr	r3, [pc, #128]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c9ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c9b0:	d107      	bne.n	800c9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c9b2:	f107 030c 	add.w	r3, r7, #12
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	f000 fb4c 	bl	800d054 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c9bc:	693b      	ldr	r3, [r7, #16]
 800c9be:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c9c0:	e1d5      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c9c6:	e1d2      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c9c8:	4b17      	ldr	r3, [pc, #92]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	f003 0304 	and.w	r3, r3, #4
 800c9d0:	2b04      	cmp	r3, #4
 800c9d2:	d109      	bne.n	800c9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c9d4:	4b14      	ldr	r3, [pc, #80]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	08db      	lsrs	r3, r3, #3
 800c9da:	f003 0303 	and.w	r3, r3, #3
 800c9de:	4a13      	ldr	r2, [pc, #76]	; (800ca2c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c9e0:	fa22 f303 	lsr.w	r3, r2, r3
 800c9e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c9e6:	e1c2      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c9ec:	e1bf      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c9ee:	4b0e      	ldr	r3, [pc, #56]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c9f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c9fa:	d102      	bne.n	800ca02 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800c9fc:	4b0c      	ldr	r3, [pc, #48]	; (800ca30 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c9fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca00:	e1b5      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca02:	2300      	movs	r3, #0
 800ca04:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca06:	e1b2      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ca08:	4b07      	ldr	r3, [pc, #28]	; (800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ca10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ca14:	d102      	bne.n	800ca1c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800ca16:	4b07      	ldr	r3, [pc, #28]	; (800ca34 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800ca18:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca1a:	e1a8      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca20:	e1a5      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ca22:	2300      	movs	r3, #0
 800ca24:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca26:	e1a2      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ca28:	58024400 	.word	0x58024400
 800ca2c:	03d09000 	.word	0x03d09000
 800ca30:	003d0900 	.word	0x003d0900
 800ca34:	017d7840 	.word	0x017d7840
 800ca38:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800ca3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca40:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800ca44:	430b      	orrs	r3, r1
 800ca46:	d173      	bne.n	800cb30 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800ca48:	4b9c      	ldr	r3, [pc, #624]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ca4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ca4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800ca50:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800ca52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca54:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ca58:	d02f      	beq.n	800caba <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800ca5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca5c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ca60:	d863      	bhi.n	800cb2a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800ca62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d004      	beq.n	800ca72 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800ca68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ca6e:	d012      	beq.n	800ca96 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800ca70:	e05b      	b.n	800cb2a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ca72:	4b92      	ldr	r3, [pc, #584]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ca7a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ca7e:	d107      	bne.n	800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ca80:	f107 0318 	add.w	r3, r7, #24
 800ca84:	4618      	mov	r0, r3
 800ca86:	f000 f991 	bl	800cdac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ca8a:	69bb      	ldr	r3, [r7, #24]
 800ca8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca8e:	e16e      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca90:	2300      	movs	r3, #0
 800ca92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca94:	e16b      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ca96:	4b89      	ldr	r3, [pc, #548]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ca9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800caa2:	d107      	bne.n	800cab4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800caa4:	f107 030c 	add.w	r3, r7, #12
 800caa8:	4618      	mov	r0, r3
 800caaa:	f000 fad3 	bl	800d054 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800caae:	697b      	ldr	r3, [r7, #20]
 800cab0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cab2:	e15c      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cab4:	2300      	movs	r3, #0
 800cab6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cab8:	e159      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800caba:	4b80      	ldr	r3, [pc, #512]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cabc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cabe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cac2:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cac4:	4b7d      	ldr	r3, [pc, #500]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	f003 0304 	and.w	r3, r3, #4
 800cacc:	2b04      	cmp	r3, #4
 800cace:	d10c      	bne.n	800caea <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800cad0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d109      	bne.n	800caea <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cad6:	4b79      	ldr	r3, [pc, #484]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	08db      	lsrs	r3, r3, #3
 800cadc:	f003 0303 	and.w	r3, r3, #3
 800cae0:	4a77      	ldr	r2, [pc, #476]	; (800ccc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800cae2:	fa22 f303 	lsr.w	r3, r2, r3
 800cae6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cae8:	e01e      	b.n	800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800caea:	4b74      	ldr	r3, [pc, #464]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800caf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800caf6:	d106      	bne.n	800cb06 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800caf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cafa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cafe:	d102      	bne.n	800cb06 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cb00:	4b70      	ldr	r3, [pc, #448]	; (800ccc4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800cb02:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cb04:	e010      	b.n	800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cb06:	4b6d      	ldr	r3, [pc, #436]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cb0e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cb12:	d106      	bne.n	800cb22 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800cb14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cb1a:	d102      	bne.n	800cb22 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cb1c:	4b6a      	ldr	r3, [pc, #424]	; (800ccc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800cb1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cb20:	e002      	b.n	800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cb22:	2300      	movs	r3, #0
 800cb24:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800cb26:	e122      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cb28:	e121      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb2e:	e11e      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800cb30:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb34:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800cb38:	430b      	orrs	r3, r1
 800cb3a:	d133      	bne.n	800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800cb3c:	4b5f      	ldr	r3, [pc, #380]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cb3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cb40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cb44:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800cb46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d004      	beq.n	800cb56 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800cb4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cb52:	d012      	beq.n	800cb7a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800cb54:	e023      	b.n	800cb9e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cb56:	4b59      	ldr	r3, [pc, #356]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cb5e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cb62:	d107      	bne.n	800cb74 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cb64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cb68:	4618      	mov	r0, r3
 800cb6a:	f000 fbc7 	bl	800d2fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cb6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb70:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cb72:	e0fc      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cb74:	2300      	movs	r3, #0
 800cb76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb78:	e0f9      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cb7a:	4b50      	ldr	r3, [pc, #320]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cb82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cb86:	d107      	bne.n	800cb98 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cb88:	f107 0318 	add.w	r3, r7, #24
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	f000 f90d 	bl	800cdac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800cb92:	6a3b      	ldr	r3, [r7, #32]
 800cb94:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cb96:	e0ea      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cb98:	2300      	movs	r3, #0
 800cb9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb9c:	e0e7      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800cb9e:	2300      	movs	r3, #0
 800cba0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cba2:	e0e4      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800cba4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cba8:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800cbac:	430b      	orrs	r3, r1
 800cbae:	f040 808d 	bne.w	800cccc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800cbb2:	4b42      	ldr	r3, [pc, #264]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cbb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cbb6:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800cbba:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800cbbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cbc2:	d06b      	beq.n	800cc9c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800cbc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cbca:	d874      	bhi.n	800ccb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cbcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cbd2:	d056      	beq.n	800cc82 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800cbd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cbda:	d86c      	bhi.n	800ccb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cbdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbde:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cbe2:	d03b      	beq.n	800cc5c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800cbe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbe6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cbea:	d864      	bhi.n	800ccb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cbec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cbf2:	d021      	beq.n	800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800cbf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbf6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cbfa:	d85c      	bhi.n	800ccb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cbfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d004      	beq.n	800cc0c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800cc02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc04:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cc08:	d004      	beq.n	800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800cc0a:	e054      	b.n	800ccb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800cc0c:	f000 f8b8 	bl	800cd80 <HAL_RCCEx_GetD3PCLK1Freq>
 800cc10:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800cc12:	e0ac      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cc14:	4b29      	ldr	r3, [pc, #164]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cc1c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cc20:	d107      	bne.n	800cc32 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cc22:	f107 0318 	add.w	r3, r7, #24
 800cc26:	4618      	mov	r0, r3
 800cc28:	f000 f8c0 	bl	800cdac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cc2c:	69fb      	ldr	r3, [r7, #28]
 800cc2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc30:	e09d      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc32:	2300      	movs	r3, #0
 800cc34:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc36:	e09a      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cc38:	4b20      	ldr	r3, [pc, #128]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cc40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cc44:	d107      	bne.n	800cc56 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cc46:	f107 030c 	add.w	r3, r7, #12
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	f000 fa02 	bl	800d054 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800cc50:	693b      	ldr	r3, [r7, #16]
 800cc52:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc54:	e08b      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc56:	2300      	movs	r3, #0
 800cc58:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc5a:	e088      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cc5c:	4b17      	ldr	r3, [pc, #92]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f003 0304 	and.w	r3, r3, #4
 800cc64:	2b04      	cmp	r3, #4
 800cc66:	d109      	bne.n	800cc7c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cc68:	4b14      	ldr	r3, [pc, #80]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	08db      	lsrs	r3, r3, #3
 800cc6e:	f003 0303 	and.w	r3, r3, #3
 800cc72:	4a13      	ldr	r2, [pc, #76]	; (800ccc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800cc74:	fa22 f303 	lsr.w	r3, r2, r3
 800cc78:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc7a:	e078      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc80:	e075      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800cc82:	4b0e      	ldr	r3, [pc, #56]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cc8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cc8e:	d102      	bne.n	800cc96 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800cc90:	4b0c      	ldr	r3, [pc, #48]	; (800ccc4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800cc92:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc94:	e06b      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc96:	2300      	movs	r3, #0
 800cc98:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc9a:	e068      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800cc9c:	4b07      	ldr	r3, [pc, #28]	; (800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cca4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cca8:	d102      	bne.n	800ccb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800ccaa:	4b07      	ldr	r3, [pc, #28]	; (800ccc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800ccac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ccae:	e05e      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ccb0:	2300      	movs	r3, #0
 800ccb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ccb4:	e05b      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ccba:	e058      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ccbc:	58024400 	.word	0x58024400
 800ccc0:	03d09000 	.word	0x03d09000
 800ccc4:	003d0900 	.word	0x003d0900
 800ccc8:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800cccc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ccd0:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800ccd4:	430b      	orrs	r3, r1
 800ccd6:	d148      	bne.n	800cd6a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800ccd8:	4b27      	ldr	r3, [pc, #156]	; (800cd78 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ccda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ccdc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cce0:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800cce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cce4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cce8:	d02a      	beq.n	800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800ccea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ccf0:	d838      	bhi.n	800cd64 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800ccf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d004      	beq.n	800cd02 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800ccf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccfa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ccfe:	d00d      	beq.n	800cd1c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800cd00:	e030      	b.n	800cd64 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800cd02:	4b1d      	ldr	r3, [pc, #116]	; (800cd78 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd0a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cd0e:	d102      	bne.n	800cd16 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800cd10:	4b1a      	ldr	r3, [pc, #104]	; (800cd7c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800cd12:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd14:	e02b      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd16:	2300      	movs	r3, #0
 800cd18:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd1a:	e028      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cd1c:	4b16      	ldr	r3, [pc, #88]	; (800cd78 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cd24:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cd28:	d107      	bne.n	800cd3a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cd2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cd2e:	4618      	mov	r0, r3
 800cd30:	f000 fae4 	bl	800d2fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cd34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd36:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd38:	e019      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd3e:	e016      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cd40:	4b0d      	ldr	r3, [pc, #52]	; (800cd78 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cd48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cd4c:	d107      	bne.n	800cd5e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cd4e:	f107 0318 	add.w	r3, r7, #24
 800cd52:	4618      	mov	r0, r3
 800cd54:	f000 f82a 	bl	800cdac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cd58:	69fb      	ldr	r3, [r7, #28]
 800cd5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd5c:	e007      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd5e:	2300      	movs	r3, #0
 800cd60:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd62:	e004      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800cd64:	2300      	movs	r3, #0
 800cd66:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd68:	e001      	b.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800cd6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800cd70:	4618      	mov	r0, r3
 800cd72:	3740      	adds	r7, #64	; 0x40
 800cd74:	46bd      	mov	sp, r7
 800cd76:	bd80      	pop	{r7, pc}
 800cd78:	58024400 	.word	0x58024400
 800cd7c:	017d7840 	.word	0x017d7840

0800cd80 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800cd84:	f7fd ffd4 	bl	800ad30 <HAL_RCC_GetHCLKFreq>
 800cd88:	4602      	mov	r2, r0
 800cd8a:	4b06      	ldr	r3, [pc, #24]	; (800cda4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800cd8c:	6a1b      	ldr	r3, [r3, #32]
 800cd8e:	091b      	lsrs	r3, r3, #4
 800cd90:	f003 0307 	and.w	r3, r3, #7
 800cd94:	4904      	ldr	r1, [pc, #16]	; (800cda8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800cd96:	5ccb      	ldrb	r3, [r1, r3]
 800cd98:	f003 031f 	and.w	r3, r3, #31
 800cd9c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800cda0:	4618      	mov	r0, r3
 800cda2:	bd80      	pop	{r7, pc}
 800cda4:	58024400 	.word	0x58024400
 800cda8:	08016e64 	.word	0x08016e64

0800cdac <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800cdac:	b480      	push	{r7}
 800cdae:	b089      	sub	sp, #36	; 0x24
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cdb4:	4ba1      	ldr	r3, [pc, #644]	; (800d03c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cdb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cdb8:	f003 0303 	and.w	r3, r3, #3
 800cdbc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800cdbe:	4b9f      	ldr	r3, [pc, #636]	; (800d03c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cdc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cdc2:	0b1b      	lsrs	r3, r3, #12
 800cdc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cdc8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800cdca:	4b9c      	ldr	r3, [pc, #624]	; (800d03c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cdcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdce:	091b      	lsrs	r3, r3, #4
 800cdd0:	f003 0301 	and.w	r3, r3, #1
 800cdd4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800cdd6:	4b99      	ldr	r3, [pc, #612]	; (800d03c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cdd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cdda:	08db      	lsrs	r3, r3, #3
 800cddc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cde0:	693a      	ldr	r2, [r7, #16]
 800cde2:	fb02 f303 	mul.w	r3, r2, r3
 800cde6:	ee07 3a90 	vmov	s15, r3
 800cdea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cdee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800cdf2:	697b      	ldr	r3, [r7, #20]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	f000 8111 	beq.w	800d01c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800cdfa:	69bb      	ldr	r3, [r7, #24]
 800cdfc:	2b02      	cmp	r3, #2
 800cdfe:	f000 8083 	beq.w	800cf08 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800ce02:	69bb      	ldr	r3, [r7, #24]
 800ce04:	2b02      	cmp	r3, #2
 800ce06:	f200 80a1 	bhi.w	800cf4c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800ce0a:	69bb      	ldr	r3, [r7, #24]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d003      	beq.n	800ce18 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800ce10:	69bb      	ldr	r3, [r7, #24]
 800ce12:	2b01      	cmp	r3, #1
 800ce14:	d056      	beq.n	800cec4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800ce16:	e099      	b.n	800cf4c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ce18:	4b88      	ldr	r3, [pc, #544]	; (800d03c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	f003 0320 	and.w	r3, r3, #32
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d02d      	beq.n	800ce80 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ce24:	4b85      	ldr	r3, [pc, #532]	; (800d03c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	08db      	lsrs	r3, r3, #3
 800ce2a:	f003 0303 	and.w	r3, r3, #3
 800ce2e:	4a84      	ldr	r2, [pc, #528]	; (800d040 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800ce30:	fa22 f303 	lsr.w	r3, r2, r3
 800ce34:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ce36:	68bb      	ldr	r3, [r7, #8]
 800ce38:	ee07 3a90 	vmov	s15, r3
 800ce3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce40:	697b      	ldr	r3, [r7, #20]
 800ce42:	ee07 3a90 	vmov	s15, r3
 800ce46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ce4e:	4b7b      	ldr	r3, [pc, #492]	; (800d03c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce56:	ee07 3a90 	vmov	s15, r3
 800ce5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce5e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ce62:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d044 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ce66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ce6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ce6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ce72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ce76:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce7a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ce7e:	e087      	b.n	800cf90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ce80:	697b      	ldr	r3, [r7, #20]
 800ce82:	ee07 3a90 	vmov	s15, r3
 800ce86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce8a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d048 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800ce8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ce92:	4b6a      	ldr	r3, [pc, #424]	; (800d03c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce9a:	ee07 3a90 	vmov	s15, r3
 800ce9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cea2:	ed97 6a03 	vldr	s12, [r7, #12]
 800cea6:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d044 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ceaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ceae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ceb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ceb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ceba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cebe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cec2:	e065      	b.n	800cf90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cec4:	697b      	ldr	r3, [r7, #20]
 800cec6:	ee07 3a90 	vmov	s15, r3
 800ceca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cece:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d04c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ced2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ced6:	4b59      	ldr	r3, [pc, #356]	; (800d03c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ced8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ceda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cede:	ee07 3a90 	vmov	s15, r3
 800cee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cee6:	ed97 6a03 	vldr	s12, [r7, #12]
 800ceea:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d044 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ceee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cef6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cefa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cefe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cf06:	e043      	b.n	800cf90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cf08:	697b      	ldr	r3, [r7, #20]
 800cf0a:	ee07 3a90 	vmov	s15, r3
 800cf0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf12:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d050 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800cf16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf1a:	4b48      	ldr	r3, [pc, #288]	; (800d03c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cf1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf22:	ee07 3a90 	vmov	s15, r3
 800cf26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf2a:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf2e:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d044 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cf32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cf3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cf3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf42:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cf4a:	e021      	b.n	800cf90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cf4c:	697b      	ldr	r3, [r7, #20]
 800cf4e:	ee07 3a90 	vmov	s15, r3
 800cf52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf56:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d04c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800cf5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf5e:	4b37      	ldr	r3, [pc, #220]	; (800d03c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cf60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf66:	ee07 3a90 	vmov	s15, r3
 800cf6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf6e:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf72:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d044 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cf76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cf7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cf82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf86:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cf8e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800cf90:	4b2a      	ldr	r3, [pc, #168]	; (800d03c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cf92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf94:	0a5b      	lsrs	r3, r3, #9
 800cf96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cf9a:	ee07 3a90 	vmov	s15, r3
 800cf9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cfa2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cfa6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cfaa:	edd7 6a07 	vldr	s13, [r7, #28]
 800cfae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cfb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cfb6:	ee17 2a90 	vmov	r2, s15
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800cfbe:	4b1f      	ldr	r3, [pc, #124]	; (800d03c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cfc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfc2:	0c1b      	lsrs	r3, r3, #16
 800cfc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cfc8:	ee07 3a90 	vmov	s15, r3
 800cfcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cfd0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cfd4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cfd8:	edd7 6a07 	vldr	s13, [r7, #28]
 800cfdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cfe0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cfe4:	ee17 2a90 	vmov	r2, s15
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800cfec:	4b13      	ldr	r3, [pc, #76]	; (800d03c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cfee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cff0:	0e1b      	lsrs	r3, r3, #24
 800cff2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cff6:	ee07 3a90 	vmov	s15, r3
 800cffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cffe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d002:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d006:	edd7 6a07 	vldr	s13, [r7, #28]
 800d00a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d00e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d012:	ee17 2a90 	vmov	r2, s15
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d01a:	e008      	b.n	800d02e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	2200      	movs	r2, #0
 800d020:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	2200      	movs	r2, #0
 800d026:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	2200      	movs	r2, #0
 800d02c:	609a      	str	r2, [r3, #8]
}
 800d02e:	bf00      	nop
 800d030:	3724      	adds	r7, #36	; 0x24
 800d032:	46bd      	mov	sp, r7
 800d034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d038:	4770      	bx	lr
 800d03a:	bf00      	nop
 800d03c:	58024400 	.word	0x58024400
 800d040:	03d09000 	.word	0x03d09000
 800d044:	46000000 	.word	0x46000000
 800d048:	4c742400 	.word	0x4c742400
 800d04c:	4a742400 	.word	0x4a742400
 800d050:	4bbebc20 	.word	0x4bbebc20

0800d054 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800d054:	b480      	push	{r7}
 800d056:	b089      	sub	sp, #36	; 0x24
 800d058:	af00      	add	r7, sp, #0
 800d05a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d05c:	4ba1      	ldr	r3, [pc, #644]	; (800d2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d05e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d060:	f003 0303 	and.w	r3, r3, #3
 800d064:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d066:	4b9f      	ldr	r3, [pc, #636]	; (800d2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d06a:	0d1b      	lsrs	r3, r3, #20
 800d06c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d070:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d072:	4b9c      	ldr	r3, [pc, #624]	; (800d2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d076:	0a1b      	lsrs	r3, r3, #8
 800d078:	f003 0301 	and.w	r3, r3, #1
 800d07c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d07e:	4b99      	ldr	r3, [pc, #612]	; (800d2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d082:	08db      	lsrs	r3, r3, #3
 800d084:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d088:	693a      	ldr	r2, [r7, #16]
 800d08a:	fb02 f303 	mul.w	r3, r2, r3
 800d08e:	ee07 3a90 	vmov	s15, r3
 800d092:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d096:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d09a:	697b      	ldr	r3, [r7, #20]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	f000 8111 	beq.w	800d2c4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d0a2:	69bb      	ldr	r3, [r7, #24]
 800d0a4:	2b02      	cmp	r3, #2
 800d0a6:	f000 8083 	beq.w	800d1b0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d0aa:	69bb      	ldr	r3, [r7, #24]
 800d0ac:	2b02      	cmp	r3, #2
 800d0ae:	f200 80a1 	bhi.w	800d1f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d0b2:	69bb      	ldr	r3, [r7, #24]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d003      	beq.n	800d0c0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d0b8:	69bb      	ldr	r3, [r7, #24]
 800d0ba:	2b01      	cmp	r3, #1
 800d0bc:	d056      	beq.n	800d16c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d0be:	e099      	b.n	800d1f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d0c0:	4b88      	ldr	r3, [pc, #544]	; (800d2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	f003 0320 	and.w	r3, r3, #32
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d02d      	beq.n	800d128 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d0cc:	4b85      	ldr	r3, [pc, #532]	; (800d2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	08db      	lsrs	r3, r3, #3
 800d0d2:	f003 0303 	and.w	r3, r3, #3
 800d0d6:	4a84      	ldr	r2, [pc, #528]	; (800d2e8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d0d8:	fa22 f303 	lsr.w	r3, r2, r3
 800d0dc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d0de:	68bb      	ldr	r3, [r7, #8]
 800d0e0:	ee07 3a90 	vmov	s15, r3
 800d0e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d0e8:	697b      	ldr	r3, [r7, #20]
 800d0ea:	ee07 3a90 	vmov	s15, r3
 800d0ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d0f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d0f6:	4b7b      	ldr	r3, [pc, #492]	; (800d2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d0f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d0fe:	ee07 3a90 	vmov	s15, r3
 800d102:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d106:	ed97 6a03 	vldr	s12, [r7, #12]
 800d10a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d2ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d10e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d112:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d116:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d11a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d11e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d122:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d126:	e087      	b.n	800d238 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d128:	697b      	ldr	r3, [r7, #20]
 800d12a:	ee07 3a90 	vmov	s15, r3
 800d12e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d132:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d2f0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d136:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d13a:	4b6a      	ldr	r3, [pc, #424]	; (800d2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d13c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d13e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d142:	ee07 3a90 	vmov	s15, r3
 800d146:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d14a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d14e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d2ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d152:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d156:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d15a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d15e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d162:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d166:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d16a:	e065      	b.n	800d238 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d16c:	697b      	ldr	r3, [r7, #20]
 800d16e:	ee07 3a90 	vmov	s15, r3
 800d172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d176:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d2f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d17a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d17e:	4b59      	ldr	r3, [pc, #356]	; (800d2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d186:	ee07 3a90 	vmov	s15, r3
 800d18a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d18e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d192:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d2ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d196:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d19a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d19e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d1a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d1a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d1ae:	e043      	b.n	800d238 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d1b0:	697b      	ldr	r3, [r7, #20]
 800d1b2:	ee07 3a90 	vmov	s15, r3
 800d1b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1ba:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d2f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d1be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d1c2:	4b48      	ldr	r3, [pc, #288]	; (800d2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d1c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d1ca:	ee07 3a90 	vmov	s15, r3
 800d1ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d1d2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d1d6:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d2ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d1da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d1de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d1e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d1e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d1ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d1f2:	e021      	b.n	800d238 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d1f4:	697b      	ldr	r3, [r7, #20]
 800d1f6:	ee07 3a90 	vmov	s15, r3
 800d1fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1fe:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d2f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d206:	4b37      	ldr	r3, [pc, #220]	; (800d2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d20a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d20e:	ee07 3a90 	vmov	s15, r3
 800d212:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d216:	ed97 6a03 	vldr	s12, [r7, #12]
 800d21a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d2ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d21e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d222:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d226:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d22a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d22e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d232:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d236:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800d238:	4b2a      	ldr	r3, [pc, #168]	; (800d2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d23a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d23c:	0a5b      	lsrs	r3, r3, #9
 800d23e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d242:	ee07 3a90 	vmov	s15, r3
 800d246:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d24a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d24e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d252:	edd7 6a07 	vldr	s13, [r7, #28]
 800d256:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d25a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d25e:	ee17 2a90 	vmov	r2, s15
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800d266:	4b1f      	ldr	r3, [pc, #124]	; (800d2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d26a:	0c1b      	lsrs	r3, r3, #16
 800d26c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d270:	ee07 3a90 	vmov	s15, r3
 800d274:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d278:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d27c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d280:	edd7 6a07 	vldr	s13, [r7, #28]
 800d284:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d288:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d28c:	ee17 2a90 	vmov	r2, s15
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800d294:	4b13      	ldr	r3, [pc, #76]	; (800d2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d298:	0e1b      	lsrs	r3, r3, #24
 800d29a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d29e:	ee07 3a90 	vmov	s15, r3
 800d2a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d2aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d2ae:	edd7 6a07 	vldr	s13, [r7, #28]
 800d2b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d2b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d2ba:	ee17 2a90 	vmov	r2, s15
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d2c2:	e008      	b.n	800d2d6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	2200      	movs	r2, #0
 800d2c8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	2200      	movs	r2, #0
 800d2ce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	2200      	movs	r2, #0
 800d2d4:	609a      	str	r2, [r3, #8]
}
 800d2d6:	bf00      	nop
 800d2d8:	3724      	adds	r7, #36	; 0x24
 800d2da:	46bd      	mov	sp, r7
 800d2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e0:	4770      	bx	lr
 800d2e2:	bf00      	nop
 800d2e4:	58024400 	.word	0x58024400
 800d2e8:	03d09000 	.word	0x03d09000
 800d2ec:	46000000 	.word	0x46000000
 800d2f0:	4c742400 	.word	0x4c742400
 800d2f4:	4a742400 	.word	0x4a742400
 800d2f8:	4bbebc20 	.word	0x4bbebc20

0800d2fc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800d2fc:	b480      	push	{r7}
 800d2fe:	b089      	sub	sp, #36	; 0x24
 800d300:	af00      	add	r7, sp, #0
 800d302:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d304:	4ba0      	ldr	r3, [pc, #640]	; (800d588 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d308:	f003 0303 	and.w	r3, r3, #3
 800d30c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800d30e:	4b9e      	ldr	r3, [pc, #632]	; (800d588 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d312:	091b      	lsrs	r3, r3, #4
 800d314:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d318:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800d31a:	4b9b      	ldr	r3, [pc, #620]	; (800d588 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d31c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d31e:	f003 0301 	and.w	r3, r3, #1
 800d322:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d324:	4b98      	ldr	r3, [pc, #608]	; (800d588 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d328:	08db      	lsrs	r3, r3, #3
 800d32a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d32e:	693a      	ldr	r2, [r7, #16]
 800d330:	fb02 f303 	mul.w	r3, r2, r3
 800d334:	ee07 3a90 	vmov	s15, r3
 800d338:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d33c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800d340:	697b      	ldr	r3, [r7, #20]
 800d342:	2b00      	cmp	r3, #0
 800d344:	f000 8111 	beq.w	800d56a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800d348:	69bb      	ldr	r3, [r7, #24]
 800d34a:	2b02      	cmp	r3, #2
 800d34c:	f000 8083 	beq.w	800d456 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800d350:	69bb      	ldr	r3, [r7, #24]
 800d352:	2b02      	cmp	r3, #2
 800d354:	f200 80a1 	bhi.w	800d49a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800d358:	69bb      	ldr	r3, [r7, #24]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d003      	beq.n	800d366 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800d35e:	69bb      	ldr	r3, [r7, #24]
 800d360:	2b01      	cmp	r3, #1
 800d362:	d056      	beq.n	800d412 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800d364:	e099      	b.n	800d49a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d366:	4b88      	ldr	r3, [pc, #544]	; (800d588 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	f003 0320 	and.w	r3, r3, #32
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d02d      	beq.n	800d3ce <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d372:	4b85      	ldr	r3, [pc, #532]	; (800d588 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	08db      	lsrs	r3, r3, #3
 800d378:	f003 0303 	and.w	r3, r3, #3
 800d37c:	4a83      	ldr	r2, [pc, #524]	; (800d58c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800d37e:	fa22 f303 	lsr.w	r3, r2, r3
 800d382:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d384:	68bb      	ldr	r3, [r7, #8]
 800d386:	ee07 3a90 	vmov	s15, r3
 800d38a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d38e:	697b      	ldr	r3, [r7, #20]
 800d390:	ee07 3a90 	vmov	s15, r3
 800d394:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d398:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d39c:	4b7a      	ldr	r3, [pc, #488]	; (800d588 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d39e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3a4:	ee07 3a90 	vmov	s15, r3
 800d3a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d3ac:	ed97 6a03 	vldr	s12, [r7, #12]
 800d3b0:	eddf 5a77 	vldr	s11, [pc, #476]	; 800d590 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d3b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d3b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d3bc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d3c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d3c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d3c8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d3cc:	e087      	b.n	800d4de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d3ce:	697b      	ldr	r3, [r7, #20]
 800d3d0:	ee07 3a90 	vmov	s15, r3
 800d3d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d3d8:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800d594 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d3dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d3e0:	4b69      	ldr	r3, [pc, #420]	; (800d588 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d3e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3e8:	ee07 3a90 	vmov	s15, r3
 800d3ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d3f0:	ed97 6a03 	vldr	s12, [r7, #12]
 800d3f4:	eddf 5a66 	vldr	s11, [pc, #408]	; 800d590 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d3f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d3fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d400:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d404:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d408:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d40c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d410:	e065      	b.n	800d4de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d412:	697b      	ldr	r3, [r7, #20]
 800d414:	ee07 3a90 	vmov	s15, r3
 800d418:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d41c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800d598 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800d420:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d424:	4b58      	ldr	r3, [pc, #352]	; (800d588 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d42c:	ee07 3a90 	vmov	s15, r3
 800d430:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d434:	ed97 6a03 	vldr	s12, [r7, #12]
 800d438:	eddf 5a55 	vldr	s11, [pc, #340]	; 800d590 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d43c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d440:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d444:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d448:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d44c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d450:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d454:	e043      	b.n	800d4de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d456:	697b      	ldr	r3, [r7, #20]
 800d458:	ee07 3a90 	vmov	s15, r3
 800d45c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d460:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800d59c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800d464:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d468:	4b47      	ldr	r3, [pc, #284]	; (800d588 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d46a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d46c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d470:	ee07 3a90 	vmov	s15, r3
 800d474:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d478:	ed97 6a03 	vldr	s12, [r7, #12]
 800d47c:	eddf 5a44 	vldr	s11, [pc, #272]	; 800d590 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d480:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d484:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d488:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d48c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d490:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d494:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d498:	e021      	b.n	800d4de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d49a:	697b      	ldr	r3, [r7, #20]
 800d49c:	ee07 3a90 	vmov	s15, r3
 800d4a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4a4:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800d594 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d4a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4ac:	4b36      	ldr	r3, [pc, #216]	; (800d588 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d4ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4b4:	ee07 3a90 	vmov	s15, r3
 800d4b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d4bc:	ed97 6a03 	vldr	s12, [r7, #12]
 800d4c0:	eddf 5a33 	vldr	s11, [pc, #204]	; 800d590 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d4c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d4c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d4cc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d4d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d4d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d4dc:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800d4de:	4b2a      	ldr	r3, [pc, #168]	; (800d588 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d4e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4e2:	0a5b      	lsrs	r3, r3, #9
 800d4e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d4e8:	ee07 3a90 	vmov	s15, r3
 800d4ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4f0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d4f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d4f8:	edd7 6a07 	vldr	s13, [r7, #28]
 800d4fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d500:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d504:	ee17 2a90 	vmov	r2, s15
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800d50c:	4b1e      	ldr	r3, [pc, #120]	; (800d588 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d50e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d510:	0c1b      	lsrs	r3, r3, #16
 800d512:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d516:	ee07 3a90 	vmov	s15, r3
 800d51a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d51e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d522:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d526:	edd7 6a07 	vldr	s13, [r7, #28]
 800d52a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d52e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d532:	ee17 2a90 	vmov	r2, s15
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800d53a:	4b13      	ldr	r3, [pc, #76]	; (800d588 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d53c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d53e:	0e1b      	lsrs	r3, r3, #24
 800d540:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d544:	ee07 3a90 	vmov	s15, r3
 800d548:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d54c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d550:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d554:	edd7 6a07 	vldr	s13, [r7, #28]
 800d558:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d55c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d560:	ee17 2a90 	vmov	r2, s15
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800d568:	e008      	b.n	800d57c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	2200      	movs	r2, #0
 800d56e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	2200      	movs	r2, #0
 800d574:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	2200      	movs	r2, #0
 800d57a:	609a      	str	r2, [r3, #8]
}
 800d57c:	bf00      	nop
 800d57e:	3724      	adds	r7, #36	; 0x24
 800d580:	46bd      	mov	sp, r7
 800d582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d586:	4770      	bx	lr
 800d588:	58024400 	.word	0x58024400
 800d58c:	03d09000 	.word	0x03d09000
 800d590:	46000000 	.word	0x46000000
 800d594:	4c742400 	.word	0x4c742400
 800d598:	4a742400 	.word	0x4a742400
 800d59c:	4bbebc20 	.word	0x4bbebc20

0800d5a0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	b084      	sub	sp, #16
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	6078      	str	r0, [r7, #4]
 800d5a8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d5ae:	4b53      	ldr	r3, [pc, #332]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d5b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5b2:	f003 0303 	and.w	r3, r3, #3
 800d5b6:	2b03      	cmp	r3, #3
 800d5b8:	d101      	bne.n	800d5be <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d5ba:	2301      	movs	r3, #1
 800d5bc:	e099      	b.n	800d6f2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d5be:	4b4f      	ldr	r3, [pc, #316]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	4a4e      	ldr	r2, [pc, #312]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d5c4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d5c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d5ca:	f7f6 fc53 	bl	8003e74 <HAL_GetTick>
 800d5ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d5d0:	e008      	b.n	800d5e4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d5d2:	f7f6 fc4f 	bl	8003e74 <HAL_GetTick>
 800d5d6:	4602      	mov	r2, r0
 800d5d8:	68bb      	ldr	r3, [r7, #8]
 800d5da:	1ad3      	subs	r3, r2, r3
 800d5dc:	2b02      	cmp	r3, #2
 800d5de:	d901      	bls.n	800d5e4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d5e0:	2303      	movs	r3, #3
 800d5e2:	e086      	b.n	800d6f2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d5e4:	4b45      	ldr	r3, [pc, #276]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d1f0      	bne.n	800d5d2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d5f0:	4b42      	ldr	r3, [pc, #264]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d5f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5f4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	031b      	lsls	r3, r3, #12
 800d5fe:	493f      	ldr	r1, [pc, #252]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d600:	4313      	orrs	r3, r2
 800d602:	628b      	str	r3, [r1, #40]	; 0x28
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	685b      	ldr	r3, [r3, #4]
 800d608:	3b01      	subs	r3, #1
 800d60a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	689b      	ldr	r3, [r3, #8]
 800d612:	3b01      	subs	r3, #1
 800d614:	025b      	lsls	r3, r3, #9
 800d616:	b29b      	uxth	r3, r3
 800d618:	431a      	orrs	r2, r3
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	68db      	ldr	r3, [r3, #12]
 800d61e:	3b01      	subs	r3, #1
 800d620:	041b      	lsls	r3, r3, #16
 800d622:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d626:	431a      	orrs	r2, r3
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	691b      	ldr	r3, [r3, #16]
 800d62c:	3b01      	subs	r3, #1
 800d62e:	061b      	lsls	r3, r3, #24
 800d630:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d634:	4931      	ldr	r1, [pc, #196]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d636:	4313      	orrs	r3, r2
 800d638:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d63a:	4b30      	ldr	r3, [pc, #192]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d63c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d63e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	695b      	ldr	r3, [r3, #20]
 800d646:	492d      	ldr	r1, [pc, #180]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d648:	4313      	orrs	r3, r2
 800d64a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d64c:	4b2b      	ldr	r3, [pc, #172]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d64e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d650:	f023 0220 	bic.w	r2, r3, #32
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	699b      	ldr	r3, [r3, #24]
 800d658:	4928      	ldr	r1, [pc, #160]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d65a:	4313      	orrs	r3, r2
 800d65c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d65e:	4b27      	ldr	r3, [pc, #156]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d662:	4a26      	ldr	r2, [pc, #152]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d664:	f023 0310 	bic.w	r3, r3, #16
 800d668:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d66a:	4b24      	ldr	r3, [pc, #144]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d66c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d66e:	4b24      	ldr	r3, [pc, #144]	; (800d700 <RCCEx_PLL2_Config+0x160>)
 800d670:	4013      	ands	r3, r2
 800d672:	687a      	ldr	r2, [r7, #4]
 800d674:	69d2      	ldr	r2, [r2, #28]
 800d676:	00d2      	lsls	r2, r2, #3
 800d678:	4920      	ldr	r1, [pc, #128]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d67a:	4313      	orrs	r3, r2
 800d67c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d67e:	4b1f      	ldr	r3, [pc, #124]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d682:	4a1e      	ldr	r2, [pc, #120]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d684:	f043 0310 	orr.w	r3, r3, #16
 800d688:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d68a:	683b      	ldr	r3, [r7, #0]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d106      	bne.n	800d69e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d690:	4b1a      	ldr	r3, [pc, #104]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d694:	4a19      	ldr	r2, [pc, #100]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d696:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d69a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d69c:	e00f      	b.n	800d6be <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d69e:	683b      	ldr	r3, [r7, #0]
 800d6a0:	2b01      	cmp	r3, #1
 800d6a2:	d106      	bne.n	800d6b2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d6a4:	4b15      	ldr	r3, [pc, #84]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d6a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6a8:	4a14      	ldr	r2, [pc, #80]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d6aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d6ae:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d6b0:	e005      	b.n	800d6be <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d6b2:	4b12      	ldr	r3, [pc, #72]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d6b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6b6:	4a11      	ldr	r2, [pc, #68]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d6b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d6bc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d6be:	4b0f      	ldr	r3, [pc, #60]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	4a0e      	ldr	r2, [pc, #56]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d6c4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d6c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d6ca:	f7f6 fbd3 	bl	8003e74 <HAL_GetTick>
 800d6ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d6d0:	e008      	b.n	800d6e4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d6d2:	f7f6 fbcf 	bl	8003e74 <HAL_GetTick>
 800d6d6:	4602      	mov	r2, r0
 800d6d8:	68bb      	ldr	r3, [r7, #8]
 800d6da:	1ad3      	subs	r3, r2, r3
 800d6dc:	2b02      	cmp	r3, #2
 800d6de:	d901      	bls.n	800d6e4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d6e0:	2303      	movs	r3, #3
 800d6e2:	e006      	b.n	800d6f2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d6e4:	4b05      	ldr	r3, [pc, #20]	; (800d6fc <RCCEx_PLL2_Config+0x15c>)
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d0f0      	beq.n	800d6d2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d6f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6f2:	4618      	mov	r0, r3
 800d6f4:	3710      	adds	r7, #16
 800d6f6:	46bd      	mov	sp, r7
 800d6f8:	bd80      	pop	{r7, pc}
 800d6fa:	bf00      	nop
 800d6fc:	58024400 	.word	0x58024400
 800d700:	ffff0007 	.word	0xffff0007

0800d704 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d704:	b580      	push	{r7, lr}
 800d706:	b084      	sub	sp, #16
 800d708:	af00      	add	r7, sp, #0
 800d70a:	6078      	str	r0, [r7, #4]
 800d70c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d70e:	2300      	movs	r3, #0
 800d710:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d712:	4b53      	ldr	r3, [pc, #332]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d716:	f003 0303 	and.w	r3, r3, #3
 800d71a:	2b03      	cmp	r3, #3
 800d71c:	d101      	bne.n	800d722 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d71e:	2301      	movs	r3, #1
 800d720:	e099      	b.n	800d856 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d722:	4b4f      	ldr	r3, [pc, #316]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	4a4e      	ldr	r2, [pc, #312]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d728:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d72c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d72e:	f7f6 fba1 	bl	8003e74 <HAL_GetTick>
 800d732:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d734:	e008      	b.n	800d748 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d736:	f7f6 fb9d 	bl	8003e74 <HAL_GetTick>
 800d73a:	4602      	mov	r2, r0
 800d73c:	68bb      	ldr	r3, [r7, #8]
 800d73e:	1ad3      	subs	r3, r2, r3
 800d740:	2b02      	cmp	r3, #2
 800d742:	d901      	bls.n	800d748 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d744:	2303      	movs	r3, #3
 800d746:	e086      	b.n	800d856 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d748:	4b45      	ldr	r3, [pc, #276]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d750:	2b00      	cmp	r3, #0
 800d752:	d1f0      	bne.n	800d736 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d754:	4b42      	ldr	r3, [pc, #264]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d758:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	051b      	lsls	r3, r3, #20
 800d762:	493f      	ldr	r1, [pc, #252]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d764:	4313      	orrs	r3, r2
 800d766:	628b      	str	r3, [r1, #40]	; 0x28
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	685b      	ldr	r3, [r3, #4]
 800d76c:	3b01      	subs	r3, #1
 800d76e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	689b      	ldr	r3, [r3, #8]
 800d776:	3b01      	subs	r3, #1
 800d778:	025b      	lsls	r3, r3, #9
 800d77a:	b29b      	uxth	r3, r3
 800d77c:	431a      	orrs	r2, r3
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	68db      	ldr	r3, [r3, #12]
 800d782:	3b01      	subs	r3, #1
 800d784:	041b      	lsls	r3, r3, #16
 800d786:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d78a:	431a      	orrs	r2, r3
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	691b      	ldr	r3, [r3, #16]
 800d790:	3b01      	subs	r3, #1
 800d792:	061b      	lsls	r3, r3, #24
 800d794:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d798:	4931      	ldr	r1, [pc, #196]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d79a:	4313      	orrs	r3, r2
 800d79c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d79e:	4b30      	ldr	r3, [pc, #192]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d7a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7a2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	695b      	ldr	r3, [r3, #20]
 800d7aa:	492d      	ldr	r1, [pc, #180]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d7ac:	4313      	orrs	r3, r2
 800d7ae:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d7b0:	4b2b      	ldr	r3, [pc, #172]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d7b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7b4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	699b      	ldr	r3, [r3, #24]
 800d7bc:	4928      	ldr	r1, [pc, #160]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d7be:	4313      	orrs	r3, r2
 800d7c0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d7c2:	4b27      	ldr	r3, [pc, #156]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d7c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7c6:	4a26      	ldr	r2, [pc, #152]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d7c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d7cc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d7ce:	4b24      	ldr	r3, [pc, #144]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d7d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d7d2:	4b24      	ldr	r3, [pc, #144]	; (800d864 <RCCEx_PLL3_Config+0x160>)
 800d7d4:	4013      	ands	r3, r2
 800d7d6:	687a      	ldr	r2, [r7, #4]
 800d7d8:	69d2      	ldr	r2, [r2, #28]
 800d7da:	00d2      	lsls	r2, r2, #3
 800d7dc:	4920      	ldr	r1, [pc, #128]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d7de:	4313      	orrs	r3, r2
 800d7e0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d7e2:	4b1f      	ldr	r3, [pc, #124]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d7e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7e6:	4a1e      	ldr	r2, [pc, #120]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d7e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d7ec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d7ee:	683b      	ldr	r3, [r7, #0]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d106      	bne.n	800d802 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d7f4:	4b1a      	ldr	r3, [pc, #104]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d7f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7f8:	4a19      	ldr	r2, [pc, #100]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d7fa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d7fe:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d800:	e00f      	b.n	800d822 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d802:	683b      	ldr	r3, [r7, #0]
 800d804:	2b01      	cmp	r3, #1
 800d806:	d106      	bne.n	800d816 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d808:	4b15      	ldr	r3, [pc, #84]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d80a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d80c:	4a14      	ldr	r2, [pc, #80]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d80e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d812:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d814:	e005      	b.n	800d822 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d816:	4b12      	ldr	r3, [pc, #72]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d81a:	4a11      	ldr	r2, [pc, #68]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d81c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d820:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d822:	4b0f      	ldr	r3, [pc, #60]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	4a0e      	ldr	r2, [pc, #56]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d828:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d82c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d82e:	f7f6 fb21 	bl	8003e74 <HAL_GetTick>
 800d832:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d834:	e008      	b.n	800d848 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d836:	f7f6 fb1d 	bl	8003e74 <HAL_GetTick>
 800d83a:	4602      	mov	r2, r0
 800d83c:	68bb      	ldr	r3, [r7, #8]
 800d83e:	1ad3      	subs	r3, r2, r3
 800d840:	2b02      	cmp	r3, #2
 800d842:	d901      	bls.n	800d848 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d844:	2303      	movs	r3, #3
 800d846:	e006      	b.n	800d856 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d848:	4b05      	ldr	r3, [pc, #20]	; (800d860 <RCCEx_PLL3_Config+0x15c>)
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d850:	2b00      	cmp	r3, #0
 800d852:	d0f0      	beq.n	800d836 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d854:	7bfb      	ldrb	r3, [r7, #15]
}
 800d856:	4618      	mov	r0, r3
 800d858:	3710      	adds	r7, #16
 800d85a:	46bd      	mov	sp, r7
 800d85c:	bd80      	pop	{r7, pc}
 800d85e:	bf00      	nop
 800d860:	58024400 	.word	0x58024400
 800d864:	ffff0007 	.word	0xffff0007

0800d868 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b084      	sub	sp, #16
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800d870:	2301      	movs	r3, #1
 800d872:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d071      	beq.n	800d95e <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800d880:	b2db      	uxtb	r3, r3
 800d882:	2b00      	cmp	r3, #0
 800d884:	d106      	bne.n	800d894 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	2200      	movs	r2, #0
 800d88a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800d88e:	6878      	ldr	r0, [r7, #4]
 800d890:	f7f4 fef6 	bl	8002680 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	2202      	movs	r2, #2
 800d898:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	68db      	ldr	r3, [r3, #12]
 800d8a2:	f003 0310 	and.w	r3, r3, #16
 800d8a6:	2b10      	cmp	r3, #16
 800d8a8:	d050      	beq.n	800d94c <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	22ca      	movs	r2, #202	; 0xca
 800d8b0:	625a      	str	r2, [r3, #36]	; 0x24
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	2253      	movs	r2, #83	; 0x53
 800d8b8:	625a      	str	r2, [r3, #36]	; 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800d8ba:	6878      	ldr	r0, [r7, #4]
 800d8bc:	f000 fa4a 	bl	800dd54 <RTC_EnterInitMode>
 800d8c0:	4603      	mov	r3, r0
 800d8c2:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800d8c4:	7bfb      	ldrb	r3, [r7, #15]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d124      	bne.n	800d914 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	6899      	ldr	r1, [r3, #8]
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681a      	ldr	r2, [r3, #0]
 800d8d4:	4b24      	ldr	r3, [pc, #144]	; (800d968 <HAL_RTC_Init+0x100>)
 800d8d6:	400b      	ands	r3, r1
 800d8d8:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	6899      	ldr	r1, [r3, #8]
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	685a      	ldr	r2, [r3, #4]
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	691b      	ldr	r3, [r3, #16]
 800d8e8:	431a      	orrs	r2, r3
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	699b      	ldr	r3, [r3, #24]
 800d8ee:	431a      	orrs	r2, r3
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	430a      	orrs	r2, r1
 800d8f6:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	689b      	ldr	r3, [r3, #8]
 800d8fc:	0419      	lsls	r1, r3, #16
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	68da      	ldr	r2, [r3, #12]
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	430a      	orrs	r2, r1
 800d908:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800d90a:	6878      	ldr	r0, [r7, #4]
 800d90c:	f000 fa56 	bl	800ddbc <RTC_ExitInitMode>
 800d910:	4603      	mov	r3, r0
 800d912:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 800d914:	7bfb      	ldrb	r3, [r7, #15]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d113      	bne.n	800d942 <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	f022 0203 	bic.w	r2, r2, #3
 800d928:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	69da      	ldr	r2, [r3, #28]
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	695b      	ldr	r3, [r3, #20]
 800d938:	431a      	orrs	r2, r3
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	430a      	orrs	r2, r1
 800d940:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	22ff      	movs	r2, #255	; 0xff
 800d948:	625a      	str	r2, [r3, #36]	; 0x24
 800d94a:	e001      	b.n	800d950 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800d94c:	2300      	movs	r3, #0
 800d94e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800d950:	7bfb      	ldrb	r3, [r7, #15]
 800d952:	2b00      	cmp	r3, #0
 800d954:	d103      	bne.n	800d95e <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	2201      	movs	r2, #1
 800d95a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 800d95e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d960:	4618      	mov	r0, r3
 800d962:	3710      	adds	r7, #16
 800d964:	46bd      	mov	sp, r7
 800d966:	bd80      	pop	{r7, pc}
 800d968:	ff8fffbf 	.word	0xff8fffbf

0800d96c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800d96c:	b590      	push	{r4, r7, lr}
 800d96e:	b087      	sub	sp, #28
 800d970:	af00      	add	r7, sp, #0
 800d972:	60f8      	str	r0, [r7, #12]
 800d974:	60b9      	str	r1, [r7, #8]
 800d976:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d97e:	2b01      	cmp	r3, #1
 800d980:	d101      	bne.n	800d986 <HAL_RTC_SetTime+0x1a>
 800d982:	2302      	movs	r3, #2
 800d984:	e089      	b.n	800da9a <HAL_RTC_SetTime+0x12e>
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	2201      	movs	r2, #1
 800d98a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	2202      	movs	r2, #2
 800d992:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	22ca      	movs	r2, #202	; 0xca
 800d99c:	625a      	str	r2, [r3, #36]	; 0x24
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	2253      	movs	r2, #83	; 0x53
 800d9a4:	625a      	str	r2, [r3, #36]	; 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800d9a6:	68f8      	ldr	r0, [r7, #12]
 800d9a8:	f000 f9d4 	bl	800dd54 <RTC_EnterInitMode>
 800d9ac:	4603      	mov	r3, r0
 800d9ae:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800d9b0:	7cfb      	ldrb	r3, [r7, #19]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d161      	bne.n	800da7a <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d126      	bne.n	800da0a <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	689b      	ldr	r3, [r3, #8]
 800d9c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d102      	bne.n	800d9d0 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800d9ca:	68bb      	ldr	r3, [r7, #8]
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d9d0:	68bb      	ldr	r3, [r7, #8]
 800d9d2:	781b      	ldrb	r3, [r3, #0]
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	f000 fa2f 	bl	800de38 <RTC_ByteToBcd2>
 800d9da:	4603      	mov	r3, r0
 800d9dc:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800d9de:	68bb      	ldr	r3, [r7, #8]
 800d9e0:	785b      	ldrb	r3, [r3, #1]
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	f000 fa28 	bl	800de38 <RTC_ByteToBcd2>
 800d9e8:	4603      	mov	r3, r0
 800d9ea:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d9ec:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800d9ee:	68bb      	ldr	r3, [r7, #8]
 800d9f0:	789b      	ldrb	r3, [r3, #2]
 800d9f2:	4618      	mov	r0, r3
 800d9f4:	f000 fa20 	bl	800de38 <RTC_ByteToBcd2>
 800d9f8:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800d9fa:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800d9fe:	68bb      	ldr	r3, [r7, #8]
 800da00:	78db      	ldrb	r3, [r3, #3]
 800da02:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800da04:	4313      	orrs	r3, r2
 800da06:	617b      	str	r3, [r7, #20]
 800da08:	e018      	b.n	800da3c <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	689b      	ldr	r3, [r3, #8]
 800da10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da14:	2b00      	cmp	r3, #0
 800da16:	d102      	bne.n	800da1e <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800da18:	68bb      	ldr	r3, [r7, #8]
 800da1a:	2200      	movs	r2, #0
 800da1c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800da1e:	68bb      	ldr	r3, [r7, #8]
 800da20:	781b      	ldrb	r3, [r3, #0]
 800da22:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800da24:	68bb      	ldr	r3, [r7, #8]
 800da26:	785b      	ldrb	r3, [r3, #1]
 800da28:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800da2a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800da2c:	68ba      	ldr	r2, [r7, #8]
 800da2e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800da30:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800da32:	68bb      	ldr	r3, [r7, #8]
 800da34:	78db      	ldrb	r3, [r3, #3]
 800da36:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800da38:	4313      	orrs	r3, r2
 800da3a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	681a      	ldr	r2, [r3, #0]
 800da40:	6979      	ldr	r1, [r7, #20]
 800da42:	4b18      	ldr	r3, [pc, #96]	; (800daa4 <HAL_RTC_SetTime+0x138>)
 800da44:	400b      	ands	r3, r1
 800da46:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	689a      	ldr	r2, [r3, #8]
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800da56:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	6899      	ldr	r1, [r3, #8]
 800da5e:	68bb      	ldr	r3, [r7, #8]
 800da60:	68da      	ldr	r2, [r3, #12]
 800da62:	68bb      	ldr	r3, [r7, #8]
 800da64:	691b      	ldr	r3, [r3, #16]
 800da66:	431a      	orrs	r2, r3
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	430a      	orrs	r2, r1
 800da6e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800da70:	68f8      	ldr	r0, [r7, #12]
 800da72:	f000 f9a3 	bl	800ddbc <RTC_ExitInitMode>
 800da76:	4603      	mov	r3, r0
 800da78:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	22ff      	movs	r2, #255	; 0xff
 800da80:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800da82:	7cfb      	ldrb	r3, [r7, #19]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d103      	bne.n	800da90 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	2201      	movs	r2, #1
 800da8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	2200      	movs	r2, #0
 800da94:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800da98:	7cfb      	ldrb	r3, [r7, #19]
}
 800da9a:	4618      	mov	r0, r3
 800da9c:	371c      	adds	r7, #28
 800da9e:	46bd      	mov	sp, r7
 800daa0:	bd90      	pop	{r4, r7, pc}
 800daa2:	bf00      	nop
 800daa4:	007f7f7f 	.word	0x007f7f7f

0800daa8 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b086      	sub	sp, #24
 800daac:	af00      	add	r7, sp, #0
 800daae:	60f8      	str	r0, [r7, #12]
 800dab0:	60b9      	str	r1, [r7, #8]
 800dab2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800daba:	68bb      	ldr	r3, [r7, #8]
 800dabc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	691b      	ldr	r3, [r3, #16]
 800dac4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800dac8:	68bb      	ldr	r3, [r7, #8]
 800daca:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	681a      	ldr	r2, [r3, #0]
 800dad2:	4b22      	ldr	r3, [pc, #136]	; (800db5c <HAL_RTC_GetTime+0xb4>)
 800dad4:	4013      	ands	r3, r2
 800dad6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800dad8:	697b      	ldr	r3, [r7, #20]
 800dada:	0c1b      	lsrs	r3, r3, #16
 800dadc:	b2db      	uxtb	r3, r3
 800dade:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dae2:	b2da      	uxtb	r2, r3
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800dae8:	697b      	ldr	r3, [r7, #20]
 800daea:	0a1b      	lsrs	r3, r3, #8
 800daec:	b2db      	uxtb	r3, r3
 800daee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800daf2:	b2da      	uxtb	r2, r3
 800daf4:	68bb      	ldr	r3, [r7, #8]
 800daf6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 800daf8:	697b      	ldr	r3, [r7, #20]
 800dafa:	b2db      	uxtb	r3, r3
 800dafc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db00:	b2da      	uxtb	r2, r3
 800db02:	68bb      	ldr	r3, [r7, #8]
 800db04:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800db06:	697b      	ldr	r3, [r7, #20]
 800db08:	0d9b      	lsrs	r3, r3, #22
 800db0a:	b2db      	uxtb	r3, r3
 800db0c:	f003 0301 	and.w	r3, r3, #1
 800db10:	b2da      	uxtb	r2, r3
 800db12:	68bb      	ldr	r3, [r7, #8]
 800db14:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d11a      	bne.n	800db52 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800db1c:	68bb      	ldr	r3, [r7, #8]
 800db1e:	781b      	ldrb	r3, [r3, #0]
 800db20:	4618      	mov	r0, r3
 800db22:	f000 f9a9 	bl	800de78 <RTC_Bcd2ToByte>
 800db26:	4603      	mov	r3, r0
 800db28:	461a      	mov	r2, r3
 800db2a:	68bb      	ldr	r3, [r7, #8]
 800db2c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800db2e:	68bb      	ldr	r3, [r7, #8]
 800db30:	785b      	ldrb	r3, [r3, #1]
 800db32:	4618      	mov	r0, r3
 800db34:	f000 f9a0 	bl	800de78 <RTC_Bcd2ToByte>
 800db38:	4603      	mov	r3, r0
 800db3a:	461a      	mov	r2, r3
 800db3c:	68bb      	ldr	r3, [r7, #8]
 800db3e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800db40:	68bb      	ldr	r3, [r7, #8]
 800db42:	789b      	ldrb	r3, [r3, #2]
 800db44:	4618      	mov	r0, r3
 800db46:	f000 f997 	bl	800de78 <RTC_Bcd2ToByte>
 800db4a:	4603      	mov	r3, r0
 800db4c:	461a      	mov	r2, r3
 800db4e:	68bb      	ldr	r3, [r7, #8]
 800db50:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800db52:	2300      	movs	r3, #0
}
 800db54:	4618      	mov	r0, r3
 800db56:	3718      	adds	r7, #24
 800db58:	46bd      	mov	sp, r7
 800db5a:	bd80      	pop	{r7, pc}
 800db5c:	007f7f7f 	.word	0x007f7f7f

0800db60 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800db60:	b590      	push	{r4, r7, lr}
 800db62:	b087      	sub	sp, #28
 800db64:	af00      	add	r7, sp, #0
 800db66:	60f8      	str	r0, [r7, #12]
 800db68:	60b9      	str	r1, [r7, #8]
 800db6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800db72:	2b01      	cmp	r3, #1
 800db74:	d101      	bne.n	800db7a <HAL_RTC_SetDate+0x1a>
 800db76:	2302      	movs	r3, #2
 800db78:	e073      	b.n	800dc62 <HAL_RTC_SetDate+0x102>
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	2201      	movs	r2, #1
 800db7e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	2202      	movs	r2, #2
 800db86:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d10e      	bne.n	800dbae <HAL_RTC_SetDate+0x4e>
 800db90:	68bb      	ldr	r3, [r7, #8]
 800db92:	785b      	ldrb	r3, [r3, #1]
 800db94:	f003 0310 	and.w	r3, r3, #16
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d008      	beq.n	800dbae <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800db9c:	68bb      	ldr	r3, [r7, #8]
 800db9e:	785b      	ldrb	r3, [r3, #1]
 800dba0:	f023 0310 	bic.w	r3, r3, #16
 800dba4:	b2db      	uxtb	r3, r3
 800dba6:	330a      	adds	r3, #10
 800dba8:	b2da      	uxtb	r2, r3
 800dbaa:	68bb      	ldr	r3, [r7, #8]
 800dbac:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d11c      	bne.n	800dbee <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800dbb4:	68bb      	ldr	r3, [r7, #8]
 800dbb6:	78db      	ldrb	r3, [r3, #3]
 800dbb8:	4618      	mov	r0, r3
 800dbba:	f000 f93d 	bl	800de38 <RTC_ByteToBcd2>
 800dbbe:	4603      	mov	r3, r0
 800dbc0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800dbc2:	68bb      	ldr	r3, [r7, #8]
 800dbc4:	785b      	ldrb	r3, [r3, #1]
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	f000 f936 	bl	800de38 <RTC_ByteToBcd2>
 800dbcc:	4603      	mov	r3, r0
 800dbce:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800dbd0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800dbd2:	68bb      	ldr	r3, [r7, #8]
 800dbd4:	789b      	ldrb	r3, [r3, #2]
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	f000 f92e 	bl	800de38 <RTC_ByteToBcd2>
 800dbdc:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800dbde:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800dbe2:	68bb      	ldr	r3, [r7, #8]
 800dbe4:	781b      	ldrb	r3, [r3, #0]
 800dbe6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800dbe8:	4313      	orrs	r3, r2
 800dbea:	617b      	str	r3, [r7, #20]
 800dbec:	e00e      	b.n	800dc0c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800dbee:	68bb      	ldr	r3, [r7, #8]
 800dbf0:	78db      	ldrb	r3, [r3, #3]
 800dbf2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800dbf4:	68bb      	ldr	r3, [r7, #8]
 800dbf6:	785b      	ldrb	r3, [r3, #1]
 800dbf8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800dbfa:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 800dbfc:	68ba      	ldr	r2, [r7, #8]
 800dbfe:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800dc00:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800dc02:	68bb      	ldr	r3, [r7, #8]
 800dc04:	781b      	ldrb	r3, [r3, #0]
 800dc06:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800dc08:	4313      	orrs	r3, r2
 800dc0a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	22ca      	movs	r2, #202	; 0xca
 800dc12:	625a      	str	r2, [r3, #36]	; 0x24
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	2253      	movs	r2, #83	; 0x53
 800dc1a:	625a      	str	r2, [r3, #36]	; 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800dc1c:	68f8      	ldr	r0, [r7, #12]
 800dc1e:	f000 f899 	bl	800dd54 <RTC_EnterInitMode>
 800dc22:	4603      	mov	r3, r0
 800dc24:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800dc26:	7cfb      	ldrb	r3, [r7, #19]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d10a      	bne.n	800dc42 <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	681a      	ldr	r2, [r3, #0]
 800dc30:	6979      	ldr	r1, [r7, #20]
 800dc32:	4b0e      	ldr	r3, [pc, #56]	; (800dc6c <HAL_RTC_SetDate+0x10c>)
 800dc34:	400b      	ands	r3, r1
 800dc36:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800dc38:	68f8      	ldr	r0, [r7, #12]
 800dc3a:	f000 f8bf 	bl	800ddbc <RTC_ExitInitMode>
 800dc3e:	4603      	mov	r3, r0
 800dc40:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	22ff      	movs	r2, #255	; 0xff
 800dc48:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800dc4a:	7cfb      	ldrb	r3, [r7, #19]
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d103      	bne.n	800dc58 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	2201      	movs	r2, #1
 800dc54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800dc60:	7cfb      	ldrb	r3, [r7, #19]


}
 800dc62:	4618      	mov	r0, r3
 800dc64:	371c      	adds	r7, #28
 800dc66:	46bd      	mov	sp, r7
 800dc68:	bd90      	pop	{r4, r7, pc}
 800dc6a:	bf00      	nop
 800dc6c:	00ffff3f 	.word	0x00ffff3f

0800dc70 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b086      	sub	sp, #24
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	60f8      	str	r0, [r7, #12]
 800dc78:	60b9      	str	r1, [r7, #8]
 800dc7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	685a      	ldr	r2, [r3, #4]
 800dc82:	4b21      	ldr	r3, [pc, #132]	; (800dd08 <HAL_RTC_GetDate+0x98>)
 800dc84:	4013      	ands	r3, r2
 800dc86:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800dc88:	697b      	ldr	r3, [r7, #20]
 800dc8a:	0c1b      	lsrs	r3, r3, #16
 800dc8c:	b2da      	uxtb	r2, r3
 800dc8e:	68bb      	ldr	r3, [r7, #8]
 800dc90:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800dc92:	697b      	ldr	r3, [r7, #20]
 800dc94:	0a1b      	lsrs	r3, r3, #8
 800dc96:	b2db      	uxtb	r3, r3
 800dc98:	f003 031f 	and.w	r3, r3, #31
 800dc9c:	b2da      	uxtb	r2, r3
 800dc9e:	68bb      	ldr	r3, [r7, #8]
 800dca0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800dca2:	697b      	ldr	r3, [r7, #20]
 800dca4:	b2db      	uxtb	r3, r3
 800dca6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dcaa:	b2da      	uxtb	r2, r3
 800dcac:	68bb      	ldr	r3, [r7, #8]
 800dcae:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800dcb0:	697b      	ldr	r3, [r7, #20]
 800dcb2:	0b5b      	lsrs	r3, r3, #13
 800dcb4:	b2db      	uxtb	r3, r3
 800dcb6:	f003 0307 	and.w	r3, r3, #7
 800dcba:	b2da      	uxtb	r2, r3
 800dcbc:	68bb      	ldr	r3, [r7, #8]
 800dcbe:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d11a      	bne.n	800dcfc <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800dcc6:	68bb      	ldr	r3, [r7, #8]
 800dcc8:	78db      	ldrb	r3, [r3, #3]
 800dcca:	4618      	mov	r0, r3
 800dccc:	f000 f8d4 	bl	800de78 <RTC_Bcd2ToByte>
 800dcd0:	4603      	mov	r3, r0
 800dcd2:	461a      	mov	r2, r3
 800dcd4:	68bb      	ldr	r3, [r7, #8]
 800dcd6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800dcd8:	68bb      	ldr	r3, [r7, #8]
 800dcda:	785b      	ldrb	r3, [r3, #1]
 800dcdc:	4618      	mov	r0, r3
 800dcde:	f000 f8cb 	bl	800de78 <RTC_Bcd2ToByte>
 800dce2:	4603      	mov	r3, r0
 800dce4:	461a      	mov	r2, r3
 800dce6:	68bb      	ldr	r3, [r7, #8]
 800dce8:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800dcea:	68bb      	ldr	r3, [r7, #8]
 800dcec:	789b      	ldrb	r3, [r3, #2]
 800dcee:	4618      	mov	r0, r3
 800dcf0:	f000 f8c2 	bl	800de78 <RTC_Bcd2ToByte>
 800dcf4:	4603      	mov	r3, r0
 800dcf6:	461a      	mov	r2, r3
 800dcf8:	68bb      	ldr	r3, [r7, #8]
 800dcfa:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800dcfc:	2300      	movs	r3, #0
}
 800dcfe:	4618      	mov	r0, r3
 800dd00:	3718      	adds	r7, #24
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}
 800dd06:	bf00      	nop
 800dd08:	00ffff3f 	.word	0x00ffff3f

0800dd0c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800dd0c:	b580      	push	{r7, lr}
 800dd0e:	b084      	sub	sp, #16
 800dd10:	af00      	add	r7, sp, #0
 800dd12:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	4a0d      	ldr	r2, [pc, #52]	; (800dd50 <HAL_RTC_WaitForSynchro+0x44>)
 800dd1a:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800dd1c:	f7f6 f8aa 	bl	8003e74 <HAL_GetTick>
 800dd20:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800dd22:	e009      	b.n	800dd38 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800dd24:	f7f6 f8a6 	bl	8003e74 <HAL_GetTick>
 800dd28:	4602      	mov	r2, r0
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	1ad3      	subs	r3, r2, r3
 800dd2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800dd32:	d901      	bls.n	800dd38 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 800dd34:	2303      	movs	r3, #3
 800dd36:	e007      	b.n	800dd48 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	68db      	ldr	r3, [r3, #12]
 800dd3e:	f003 0320 	and.w	r3, r3, #32
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d0ee      	beq.n	800dd24 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800dd46:	2300      	movs	r3, #0
}
 800dd48:	4618      	mov	r0, r3
 800dd4a:	3710      	adds	r7, #16
 800dd4c:	46bd      	mov	sp, r7
 800dd4e:	bd80      	pop	{r7, pc}
 800dd50:	0003ff5f 	.word	0x0003ff5f

0800dd54 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800dd54:	b580      	push	{r7, lr}
 800dd56:	b084      	sub	sp, #16
 800dd58:	af00      	add	r7, sp, #0
 800dd5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800dd5c:	2300      	movs	r3, #0
 800dd5e:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	68db      	ldr	r3, [r3, #12]
 800dd66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d120      	bne.n	800ddb0 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dd76:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800dd78:	f7f6 f87c 	bl	8003e74 <HAL_GetTick>
 800dd7c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800dd7e:	e00d      	b.n	800dd9c <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800dd80:	f7f6 f878 	bl	8003e74 <HAL_GetTick>
 800dd84:	4602      	mov	r2, r0
 800dd86:	68bb      	ldr	r3, [r7, #8]
 800dd88:	1ad3      	subs	r3, r2, r3
 800dd8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800dd8e:	d905      	bls.n	800dd9c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800dd90:	2303      	movs	r3, #3
 800dd92:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	2203      	movs	r2, #3
 800dd98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	68db      	ldr	r3, [r3, #12]
 800dda2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d102      	bne.n	800ddb0 <RTC_EnterInitMode+0x5c>
 800ddaa:	7bfb      	ldrb	r3, [r7, #15]
 800ddac:	2b03      	cmp	r3, #3
 800ddae:	d1e7      	bne.n	800dd80 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800ddb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	3710      	adds	r7, #16
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	bd80      	pop	{r7, pc}
	...

0800ddbc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b084      	sub	sp, #16
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800ddc8:	4b1a      	ldr	r3, [pc, #104]	; (800de34 <RTC_ExitInitMode+0x78>)
 800ddca:	68db      	ldr	r3, [r3, #12]
 800ddcc:	4a19      	ldr	r2, [pc, #100]	; (800de34 <RTC_ExitInitMode+0x78>)
 800ddce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ddd2:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800ddd4:	4b17      	ldr	r3, [pc, #92]	; (800de34 <RTC_ExitInitMode+0x78>)
 800ddd6:	689b      	ldr	r3, [r3, #8]
 800ddd8:	f003 0320 	and.w	r3, r3, #32
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d10c      	bne.n	800ddfa <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800dde0:	6878      	ldr	r0, [r7, #4]
 800dde2:	f7ff ff93 	bl	800dd0c <HAL_RTC_WaitForSynchro>
 800dde6:	4603      	mov	r3, r0
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d01e      	beq.n	800de2a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	2203      	movs	r2, #3
 800ddf0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800ddf4:	2303      	movs	r3, #3
 800ddf6:	73fb      	strb	r3, [r7, #15]
 800ddf8:	e017      	b.n	800de2a <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800ddfa:	4b0e      	ldr	r3, [pc, #56]	; (800de34 <RTC_ExitInitMode+0x78>)
 800ddfc:	689b      	ldr	r3, [r3, #8]
 800ddfe:	4a0d      	ldr	r2, [pc, #52]	; (800de34 <RTC_ExitInitMode+0x78>)
 800de00:	f023 0320 	bic.w	r3, r3, #32
 800de04:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800de06:	6878      	ldr	r0, [r7, #4]
 800de08:	f7ff ff80 	bl	800dd0c <HAL_RTC_WaitForSynchro>
 800de0c:	4603      	mov	r3, r0
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d005      	beq.n	800de1e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	2203      	movs	r2, #3
 800de16:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800de1a:	2303      	movs	r3, #3
 800de1c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800de1e:	4b05      	ldr	r3, [pc, #20]	; (800de34 <RTC_ExitInitMode+0x78>)
 800de20:	689b      	ldr	r3, [r3, #8]
 800de22:	4a04      	ldr	r2, [pc, #16]	; (800de34 <RTC_ExitInitMode+0x78>)
 800de24:	f043 0320 	orr.w	r3, r3, #32
 800de28:	6093      	str	r3, [r2, #8]
  }

  return status;
 800de2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800de2c:	4618      	mov	r0, r3
 800de2e:	3710      	adds	r7, #16
 800de30:	46bd      	mov	sp, r7
 800de32:	bd80      	pop	{r7, pc}
 800de34:	58004000 	.word	0x58004000

0800de38 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800de38:	b480      	push	{r7}
 800de3a:	b085      	sub	sp, #20
 800de3c:	af00      	add	r7, sp, #0
 800de3e:	4603      	mov	r3, r0
 800de40:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800de42:	2300      	movs	r3, #0
 800de44:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 800de46:	79fb      	ldrb	r3, [r7, #7]
 800de48:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 800de4a:	e005      	b.n	800de58 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	3301      	adds	r3, #1
 800de50:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 800de52:	7afb      	ldrb	r3, [r7, #11]
 800de54:	3b0a      	subs	r3, #10
 800de56:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 800de58:	7afb      	ldrb	r3, [r7, #11]
 800de5a:	2b09      	cmp	r3, #9
 800de5c:	d8f6      	bhi.n	800de4c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	b2db      	uxtb	r3, r3
 800de62:	011b      	lsls	r3, r3, #4
 800de64:	b2da      	uxtb	r2, r3
 800de66:	7afb      	ldrb	r3, [r7, #11]
 800de68:	4313      	orrs	r3, r2
 800de6a:	b2db      	uxtb	r3, r3
}
 800de6c:	4618      	mov	r0, r3
 800de6e:	3714      	adds	r7, #20
 800de70:	46bd      	mov	sp, r7
 800de72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de76:	4770      	bx	lr

0800de78 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800de78:	b480      	push	{r7}
 800de7a:	b085      	sub	sp, #20
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	4603      	mov	r3, r0
 800de80:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800de82:	79fb      	ldrb	r3, [r7, #7]
 800de84:	091b      	lsrs	r3, r3, #4
 800de86:	b2db      	uxtb	r3, r3
 800de88:	461a      	mov	r2, r3
 800de8a:	0092      	lsls	r2, r2, #2
 800de8c:	4413      	add	r3, r2
 800de8e:	005b      	lsls	r3, r3, #1
 800de90:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800de92:	79fb      	ldrb	r3, [r7, #7]
 800de94:	f003 030f 	and.w	r3, r3, #15
 800de98:	b2da      	uxtb	r2, r3
 800de9a:	7bfb      	ldrb	r3, [r7, #15]
 800de9c:	4413      	add	r3, r2
 800de9e:	b2db      	uxtb	r3, r3
}
 800dea0:	4618      	mov	r0, r3
 800dea2:	3714      	adds	r7, #20
 800dea4:	46bd      	mov	sp, r7
 800dea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deaa:	4770      	bx	lr

0800deac <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b084      	sub	sp, #16
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d101      	bne.n	800debe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800deba:	2301      	movs	r3, #1
 800debc:	e10f      	b.n	800e0de <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	2200      	movs	r2, #0
 800dec2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	4a87      	ldr	r2, [pc, #540]	; (800e0e8 <HAL_SPI_Init+0x23c>)
 800deca:	4293      	cmp	r3, r2
 800decc:	d00f      	beq.n	800deee <HAL_SPI_Init+0x42>
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	4a86      	ldr	r2, [pc, #536]	; (800e0ec <HAL_SPI_Init+0x240>)
 800ded4:	4293      	cmp	r3, r2
 800ded6:	d00a      	beq.n	800deee <HAL_SPI_Init+0x42>
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	4a84      	ldr	r2, [pc, #528]	; (800e0f0 <HAL_SPI_Init+0x244>)
 800dede:	4293      	cmp	r3, r2
 800dee0:	d005      	beq.n	800deee <HAL_SPI_Init+0x42>
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	68db      	ldr	r3, [r3, #12]
 800dee6:	2b0f      	cmp	r3, #15
 800dee8:	d901      	bls.n	800deee <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800deea:	2301      	movs	r3, #1
 800deec:	e0f7      	b.n	800e0de <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800deee:	6878      	ldr	r0, [r7, #4]
 800def0:	f000 fc12 	bl	800e718 <SPI_GetPacketSize>
 800def4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	4a7b      	ldr	r2, [pc, #492]	; (800e0e8 <HAL_SPI_Init+0x23c>)
 800defc:	4293      	cmp	r3, r2
 800defe:	d00c      	beq.n	800df1a <HAL_SPI_Init+0x6e>
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	4a79      	ldr	r2, [pc, #484]	; (800e0ec <HAL_SPI_Init+0x240>)
 800df06:	4293      	cmp	r3, r2
 800df08:	d007      	beq.n	800df1a <HAL_SPI_Init+0x6e>
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	4a78      	ldr	r2, [pc, #480]	; (800e0f0 <HAL_SPI_Init+0x244>)
 800df10:	4293      	cmp	r3, r2
 800df12:	d002      	beq.n	800df1a <HAL_SPI_Init+0x6e>
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	2b08      	cmp	r3, #8
 800df18:	d811      	bhi.n	800df3e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800df1e:	4a72      	ldr	r2, [pc, #456]	; (800e0e8 <HAL_SPI_Init+0x23c>)
 800df20:	4293      	cmp	r3, r2
 800df22:	d009      	beq.n	800df38 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	4a70      	ldr	r2, [pc, #448]	; (800e0ec <HAL_SPI_Init+0x240>)
 800df2a:	4293      	cmp	r3, r2
 800df2c:	d004      	beq.n	800df38 <HAL_SPI_Init+0x8c>
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	4a6f      	ldr	r2, [pc, #444]	; (800e0f0 <HAL_SPI_Init+0x244>)
 800df34:	4293      	cmp	r3, r2
 800df36:	d104      	bne.n	800df42 <HAL_SPI_Init+0x96>
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	2b10      	cmp	r3, #16
 800df3c:	d901      	bls.n	800df42 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800df3e:	2301      	movs	r3, #1
 800df40:	e0cd      	b.n	800e0de <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800df48:	b2db      	uxtb	r3, r3
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d106      	bne.n	800df5c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	2200      	movs	r2, #0
 800df52:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800df56:	6878      	ldr	r0, [r7, #4]
 800df58:	f7f4 fdfe 	bl	8002b58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	2202      	movs	r2, #2
 800df60:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	681a      	ldr	r2, [r3, #0]
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	f022 0201 	bic.w	r2, r2, #1
 800df72:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	689b      	ldr	r3, [r3, #8]
 800df7a:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800df7e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	699b      	ldr	r3, [r3, #24]
 800df84:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800df88:	d119      	bne.n	800dfbe <HAL_SPI_Init+0x112>
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	685b      	ldr	r3, [r3, #4]
 800df8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800df92:	d103      	bne.n	800df9c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d008      	beq.n	800dfae <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d10c      	bne.n	800dfbe <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800dfa8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dfac:	d107      	bne.n	800dfbe <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	681a      	ldr	r2, [r3, #0]
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800dfbc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	685b      	ldr	r3, [r3, #4]
 800dfc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d00f      	beq.n	800dfea <HAL_SPI_Init+0x13e>
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	68db      	ldr	r3, [r3, #12]
 800dfce:	2b06      	cmp	r3, #6
 800dfd0:	d90b      	bls.n	800dfea <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	430a      	orrs	r2, r1
 800dfe6:	601a      	str	r2, [r3, #0]
 800dfe8:	e007      	b.n	800dffa <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	681a      	ldr	r2, [r3, #0]
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800dff8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	69da      	ldr	r2, [r3, #28]
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e002:	431a      	orrs	r2, r3
 800e004:	68bb      	ldr	r3, [r7, #8]
 800e006:	431a      	orrs	r2, r3
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e00c:	ea42 0103 	orr.w	r1, r2, r3
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	68da      	ldr	r2, [r3, #12]
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	430a      	orrs	r2, r1
 800e01a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e024:	431a      	orrs	r2, r3
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e02a:	431a      	orrs	r2, r3
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	699b      	ldr	r3, [r3, #24]
 800e030:	431a      	orrs	r2, r3
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	691b      	ldr	r3, [r3, #16]
 800e036:	431a      	orrs	r2, r3
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	695b      	ldr	r3, [r3, #20]
 800e03c:	431a      	orrs	r2, r3
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	6a1b      	ldr	r3, [r3, #32]
 800e042:	431a      	orrs	r2, r3
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	685b      	ldr	r3, [r3, #4]
 800e048:	431a      	orrs	r2, r3
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e04e:	431a      	orrs	r2, r3
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	689b      	ldr	r3, [r3, #8]
 800e054:	431a      	orrs	r2, r3
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e05a:	ea42 0103 	orr.w	r1, r2, r3
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	430a      	orrs	r2, r1
 800e068:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	685b      	ldr	r3, [r3, #4]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d113      	bne.n	800e09a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	689b      	ldr	r3, [r3, #8]
 800e078:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e084:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	689b      	ldr	r3, [r3, #8]
 800e08c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e098:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	f022 0201 	bic.w	r2, r2, #1
 800e0a8:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	685b      	ldr	r3, [r3, #4]
 800e0ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d00a      	beq.n	800e0cc <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	68db      	ldr	r3, [r3, #12]
 800e0bc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	430a      	orrs	r2, r1
 800e0ca:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	2200      	movs	r2, #0
 800e0d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	2201      	movs	r2, #1
 800e0d8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800e0dc:	2300      	movs	r3, #0
}
 800e0de:	4618      	mov	r0, r3
 800e0e0:	3710      	adds	r7, #16
 800e0e2:	46bd      	mov	sp, r7
 800e0e4:	bd80      	pop	{r7, pc}
 800e0e6:	bf00      	nop
 800e0e8:	40013000 	.word	0x40013000
 800e0ec:	40003800 	.word	0x40003800
 800e0f0:	40003c00 	.word	0x40003c00

0800e0f4 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e0f4:	b580      	push	{r7, lr}
 800e0f6:	b088      	sub	sp, #32
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	60f8      	str	r0, [r7, #12]
 800e0fc:	60b9      	str	r1, [r7, #8]
 800e0fe:	603b      	str	r3, [r7, #0]
 800e100:	4613      	mov	r3, r2
 800e102:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e108:	095b      	lsrs	r3, r3, #5
 800e10a:	b29b      	uxth	r3, r3
 800e10c:	3301      	adds	r3, #1
 800e10e:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	3330      	adds	r3, #48	; 0x30
 800e116:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e118:	f7f5 feac 	bl	8003e74 <HAL_GetTick>
 800e11c:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e124:	b2db      	uxtb	r3, r3
 800e126:	2b01      	cmp	r3, #1
 800e128:	d001      	beq.n	800e12e <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800e12a:	2302      	movs	r3, #2
 800e12c:	e250      	b.n	800e5d0 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800e12e:	68bb      	ldr	r3, [r7, #8]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d002      	beq.n	800e13a <HAL_SPI_Receive+0x46>
 800e134:	88fb      	ldrh	r3, [r7, #6]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d101      	bne.n	800e13e <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800e13a:	2301      	movs	r3, #1
 800e13c:	e248      	b.n	800e5d0 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e144:	2b01      	cmp	r3, #1
 800e146:	d101      	bne.n	800e14c <HAL_SPI_Receive+0x58>
 800e148:	2302      	movs	r3, #2
 800e14a:	e241      	b.n	800e5d0 <HAL_SPI_Receive+0x4dc>
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	2201      	movs	r2, #1
 800e150:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	2204      	movs	r2, #4
 800e158:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	2200      	movs	r2, #0
 800e160:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	68ba      	ldr	r2, [r7, #8]
 800e168:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	88fa      	ldrh	r2, [r7, #6]
 800e16e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	88fa      	ldrh	r2, [r7, #6]
 800e176:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	2200      	movs	r2, #0
 800e17e:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	2200      	movs	r2, #0
 800e184:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	2200      	movs	r2, #0
 800e18c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	2200      	movs	r2, #0
 800e194:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	2200      	movs	r2, #0
 800e19a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	689b      	ldr	r3, [r3, #8]
 800e1a0:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800e1a4:	d108      	bne.n	800e1b8 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	681a      	ldr	r2, [r3, #0]
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e1b4:	601a      	str	r2, [r3, #0]
 800e1b6:	e009      	b.n	800e1cc <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	68db      	ldr	r3, [r3, #12]
 800e1be:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800e1ca:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	685a      	ldr	r2, [r3, #4]
 800e1d2:	4b95      	ldr	r3, [pc, #596]	; (800e428 <HAL_SPI_Receive+0x334>)
 800e1d4:	4013      	ands	r3, r2
 800e1d6:	88f9      	ldrh	r1, [r7, #6]
 800e1d8:	68fa      	ldr	r2, [r7, #12]
 800e1da:	6812      	ldr	r2, [r2, #0]
 800e1dc:	430b      	orrs	r3, r1
 800e1de:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	681a      	ldr	r2, [r3, #0]
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	f042 0201 	orr.w	r2, r2, #1
 800e1ee:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	685b      	ldr	r3, [r3, #4]
 800e1f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e1f8:	d107      	bne.n	800e20a <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	681a      	ldr	r2, [r3, #0]
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e208:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	68db      	ldr	r3, [r3, #12]
 800e20e:	2b0f      	cmp	r3, #15
 800e210:	d96c      	bls.n	800e2ec <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800e212:	e064      	b.n	800e2de <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	695b      	ldr	r3, [r3, #20]
 800e21a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	695b      	ldr	r3, [r3, #20]
 800e222:	f003 0301 	and.w	r3, r3, #1
 800e226:	2b01      	cmp	r3, #1
 800e228:	d114      	bne.n	800e254 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	681a      	ldr	r2, [r3, #0]
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e232:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e234:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e23a:	1d1a      	adds	r2, r3, #4
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e246:	b29b      	uxth	r3, r3
 800e248:	3b01      	subs	r3, #1
 800e24a:	b29a      	uxth	r2, r3
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e252:	e044      	b.n	800e2de <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e25a:	b29b      	uxth	r3, r3
 800e25c:	8bfa      	ldrh	r2, [r7, #30]
 800e25e:	429a      	cmp	r2, r3
 800e260:	d919      	bls.n	800e296 <HAL_SPI_Receive+0x1a2>
 800e262:	693b      	ldr	r3, [r7, #16]
 800e264:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d014      	beq.n	800e296 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	681a      	ldr	r2, [r3, #0]
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e274:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e276:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e27c:	1d1a      	adds	r2, r3, #4
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e288:	b29b      	uxth	r3, r3
 800e28a:	3b01      	subs	r3, #1
 800e28c:	b29a      	uxth	r2, r3
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e294:	e023      	b.n	800e2de <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e296:	f7f5 fded 	bl	8003e74 <HAL_GetTick>
 800e29a:	4602      	mov	r2, r0
 800e29c:	697b      	ldr	r3, [r7, #20]
 800e29e:	1ad3      	subs	r3, r2, r3
 800e2a0:	683a      	ldr	r2, [r7, #0]
 800e2a2:	429a      	cmp	r2, r3
 800e2a4:	d803      	bhi.n	800e2ae <HAL_SPI_Receive+0x1ba>
 800e2a6:	683b      	ldr	r3, [r7, #0]
 800e2a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e2ac:	d102      	bne.n	800e2b4 <HAL_SPI_Receive+0x1c0>
 800e2ae:	683b      	ldr	r3, [r7, #0]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d114      	bne.n	800e2de <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e2b4:	68f8      	ldr	r0, [r7, #12]
 800e2b6:	f000 f98f 	bl	800e5d8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e2c0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	2201      	movs	r2, #1
 800e2ce:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	2200      	movs	r2, #0
 800e2d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e2da:	2303      	movs	r3, #3
 800e2dc:	e178      	b.n	800e5d0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e2e4:	b29b      	uxth	r3, r3
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d194      	bne.n	800e214 <HAL_SPI_Receive+0x120>
 800e2ea:	e15e      	b.n	800e5aa <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	68db      	ldr	r3, [r3, #12]
 800e2f0:	2b07      	cmp	r3, #7
 800e2f2:	f240 8153 	bls.w	800e59c <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800e2f6:	e08f      	b.n	800e418 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	695b      	ldr	r3, [r3, #20]
 800e2fe:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	695b      	ldr	r3, [r3, #20]
 800e306:	f003 0301 	and.w	r3, r3, #1
 800e30a:	2b01      	cmp	r3, #1
 800e30c:	d114      	bne.n	800e338 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e312:	69ba      	ldr	r2, [r7, #24]
 800e314:	8812      	ldrh	r2, [r2, #0]
 800e316:	b292      	uxth	r2, r2
 800e318:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e31e:	1c9a      	adds	r2, r3, #2
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e32a:	b29b      	uxth	r3, r3
 800e32c:	3b01      	subs	r3, #1
 800e32e:	b29a      	uxth	r2, r3
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e336:	e06f      	b.n	800e418 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e33e:	b29b      	uxth	r3, r3
 800e340:	8bfa      	ldrh	r2, [r7, #30]
 800e342:	429a      	cmp	r2, r3
 800e344:	d924      	bls.n	800e390 <HAL_SPI_Receive+0x29c>
 800e346:	693b      	ldr	r3, [r7, #16]
 800e348:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d01f      	beq.n	800e390 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e354:	69ba      	ldr	r2, [r7, #24]
 800e356:	8812      	ldrh	r2, [r2, #0]
 800e358:	b292      	uxth	r2, r2
 800e35a:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e360:	1c9a      	adds	r2, r3, #2
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	665a      	str	r2, [r3, #100]	; 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e36a:	69ba      	ldr	r2, [r7, #24]
 800e36c:	8812      	ldrh	r2, [r2, #0]
 800e36e:	b292      	uxth	r2, r2
 800e370:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e376:	1c9a      	adds	r2, r3, #2
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e382:	b29b      	uxth	r3, r3
 800e384:	3b02      	subs	r3, #2
 800e386:	b29a      	uxth	r2, r3
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e38e:	e043      	b.n	800e418 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e396:	b29b      	uxth	r3, r3
 800e398:	2b01      	cmp	r3, #1
 800e39a:	d119      	bne.n	800e3d0 <HAL_SPI_Receive+0x2dc>
 800e39c:	693b      	ldr	r3, [r7, #16]
 800e39e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d014      	beq.n	800e3d0 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e3aa:	69ba      	ldr	r2, [r7, #24]
 800e3ac:	8812      	ldrh	r2, [r2, #0]
 800e3ae:	b292      	uxth	r2, r2
 800e3b0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e3b6:	1c9a      	adds	r2, r3, #2
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e3c2:	b29b      	uxth	r3, r3
 800e3c4:	3b01      	subs	r3, #1
 800e3c6:	b29a      	uxth	r2, r3
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e3ce:	e023      	b.n	800e418 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e3d0:	f7f5 fd50 	bl	8003e74 <HAL_GetTick>
 800e3d4:	4602      	mov	r2, r0
 800e3d6:	697b      	ldr	r3, [r7, #20]
 800e3d8:	1ad3      	subs	r3, r2, r3
 800e3da:	683a      	ldr	r2, [r7, #0]
 800e3dc:	429a      	cmp	r2, r3
 800e3de:	d803      	bhi.n	800e3e8 <HAL_SPI_Receive+0x2f4>
 800e3e0:	683b      	ldr	r3, [r7, #0]
 800e3e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e3e6:	d102      	bne.n	800e3ee <HAL_SPI_Receive+0x2fa>
 800e3e8:	683b      	ldr	r3, [r7, #0]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d114      	bne.n	800e418 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e3ee:	68f8      	ldr	r0, [r7, #12]
 800e3f0:	f000 f8f2 	bl	800e5d8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e3fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	2201      	movs	r2, #1
 800e408:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	2200      	movs	r2, #0
 800e410:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e414:	2303      	movs	r3, #3
 800e416:	e0db      	b.n	800e5d0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e41e:	b29b      	uxth	r3, r3
 800e420:	2b00      	cmp	r3, #0
 800e422:	f47f af69 	bne.w	800e2f8 <HAL_SPI_Receive+0x204>
 800e426:	e0c0      	b.n	800e5aa <HAL_SPI_Receive+0x4b6>
 800e428:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	695b      	ldr	r3, [r3, #20]
 800e432:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	695b      	ldr	r3, [r3, #20]
 800e43a:	f003 0301 	and.w	r3, r3, #1
 800e43e:	2b01      	cmp	r3, #1
 800e440:	d117      	bne.n	800e472 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e44e:	7812      	ldrb	r2, [r2, #0]
 800e450:	b2d2      	uxtb	r2, r2
 800e452:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e458:	1c5a      	adds	r2, r3, #1
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e464:	b29b      	uxth	r3, r3
 800e466:	3b01      	subs	r3, #1
 800e468:	b29a      	uxth	r2, r3
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e470:	e094      	b.n	800e59c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e478:	b29b      	uxth	r3, r3
 800e47a:	8bfa      	ldrh	r2, [r7, #30]
 800e47c:	429a      	cmp	r2, r3
 800e47e:	d946      	bls.n	800e50e <HAL_SPI_Receive+0x41a>
 800e480:	693b      	ldr	r3, [r7, #16]
 800e482:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e486:	2b00      	cmp	r3, #0
 800e488:	d041      	beq.n	800e50e <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e496:	7812      	ldrb	r2, [r2, #0]
 800e498:	b2d2      	uxtb	r2, r2
 800e49a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e4a0:	1c5a      	adds	r2, r3, #1
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	665a      	str	r2, [r3, #100]	; 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e4b2:	7812      	ldrb	r2, [r2, #0]
 800e4b4:	b2d2      	uxtb	r2, r2
 800e4b6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e4bc:	1c5a      	adds	r2, r3, #1
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	665a      	str	r2, [r3, #100]	; 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e4ce:	7812      	ldrb	r2, [r2, #0]
 800e4d0:	b2d2      	uxtb	r2, r2
 800e4d2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e4d8:	1c5a      	adds	r2, r3, #1
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	665a      	str	r2, [r3, #100]	; 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e4ea:	7812      	ldrb	r2, [r2, #0]
 800e4ec:	b2d2      	uxtb	r2, r2
 800e4ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e4f4:	1c5a      	adds	r2, r3, #1
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e500:	b29b      	uxth	r3, r3
 800e502:	3b04      	subs	r3, #4
 800e504:	b29a      	uxth	r2, r3
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e50c:	e046      	b.n	800e59c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e514:	b29b      	uxth	r3, r3
 800e516:	2b03      	cmp	r3, #3
 800e518:	d81c      	bhi.n	800e554 <HAL_SPI_Receive+0x460>
 800e51a:	693b      	ldr	r3, [r7, #16]
 800e51c:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800e520:	2b00      	cmp	r3, #0
 800e522:	d017      	beq.n	800e554 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e530:	7812      	ldrb	r2, [r2, #0]
 800e532:	b2d2      	uxtb	r2, r2
 800e534:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e53a:	1c5a      	adds	r2, r3, #1
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e546:	b29b      	uxth	r3, r3
 800e548:	3b01      	subs	r3, #1
 800e54a:	b29a      	uxth	r2, r3
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e552:	e023      	b.n	800e59c <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e554:	f7f5 fc8e 	bl	8003e74 <HAL_GetTick>
 800e558:	4602      	mov	r2, r0
 800e55a:	697b      	ldr	r3, [r7, #20]
 800e55c:	1ad3      	subs	r3, r2, r3
 800e55e:	683a      	ldr	r2, [r7, #0]
 800e560:	429a      	cmp	r2, r3
 800e562:	d803      	bhi.n	800e56c <HAL_SPI_Receive+0x478>
 800e564:	683b      	ldr	r3, [r7, #0]
 800e566:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e56a:	d102      	bne.n	800e572 <HAL_SPI_Receive+0x47e>
 800e56c:	683b      	ldr	r3, [r7, #0]
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d114      	bne.n	800e59c <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e572:	68f8      	ldr	r0, [r7, #12]
 800e574:	f000 f830 	bl	800e5d8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e57e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	2201      	movs	r2, #1
 800e58c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	2200      	movs	r2, #0
 800e594:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e598:	2303      	movs	r3, #3
 800e59a:	e019      	b.n	800e5d0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e5a2:	b29b      	uxth	r3, r3
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	f47f af41 	bne.w	800e42c <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e5aa:	68f8      	ldr	r0, [r7, #12]
 800e5ac:	f000 f814 	bl	800e5d8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	2201      	movs	r2, #1
 800e5b4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d001      	beq.n	800e5ce <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 800e5ca:	2301      	movs	r3, #1
 800e5cc:	e000      	b.n	800e5d0 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 800e5ce:	2300      	movs	r3, #0
  }
}
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	3720      	adds	r7, #32
 800e5d4:	46bd      	mov	sp, r7
 800e5d6:	bd80      	pop	{r7, pc}

0800e5d8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800e5d8:	b480      	push	{r7}
 800e5da:	b085      	sub	sp, #20
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	695b      	ldr	r3, [r3, #20]
 800e5e6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	699a      	ldr	r2, [r3, #24]
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	f042 0208 	orr.w	r2, r2, #8
 800e5f6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	699a      	ldr	r2, [r3, #24]
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	f042 0210 	orr.w	r2, r2, #16
 800e606:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	681a      	ldr	r2, [r3, #0]
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	f022 0201 	bic.w	r2, r2, #1
 800e616:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	6919      	ldr	r1, [r3, #16]
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	681a      	ldr	r2, [r3, #0]
 800e622:	4b3c      	ldr	r3, [pc, #240]	; (800e714 <SPI_CloseTransfer+0x13c>)
 800e624:	400b      	ands	r3, r1
 800e626:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	689a      	ldr	r2, [r3, #8]
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800e636:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e63e:	b2db      	uxtb	r3, r3
 800e640:	2b04      	cmp	r3, #4
 800e642:	d014      	beq.n	800e66e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	f003 0320 	and.w	r3, r3, #32
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d00f      	beq.n	800e66e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e654:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	699a      	ldr	r2, [r3, #24]
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	f042 0220 	orr.w	r2, r2, #32
 800e66c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e674:	b2db      	uxtb	r3, r3
 800e676:	2b03      	cmp	r3, #3
 800e678:	d014      	beq.n	800e6a4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e680:	2b00      	cmp	r3, #0
 800e682:	d00f      	beq.n	800e6a4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e68a:	f043 0204 	orr.w	r2, r3, #4
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	699a      	ldr	r2, [r3, #24]
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e6a2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d00f      	beq.n	800e6ce <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e6b4:	f043 0201 	orr.w	r2, r3, #1
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	699a      	ldr	r2, [r3, #24]
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e6cc:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d00f      	beq.n	800e6f8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e6de:	f043 0208 	orr.w	r2, r3, #8
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	699a      	ldr	r2, [r3, #24]
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e6f6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	2200      	movs	r2, #0
 800e6fc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	2200      	movs	r2, #0
 800e704:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800e708:	bf00      	nop
 800e70a:	3714      	adds	r7, #20
 800e70c:	46bd      	mov	sp, r7
 800e70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e712:	4770      	bx	lr
 800e714:	fffffc90 	.word	0xfffffc90

0800e718 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800e718:	b480      	push	{r7}
 800e71a:	b085      	sub	sp, #20
 800e71c:	af00      	add	r7, sp, #0
 800e71e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e724:	095b      	lsrs	r3, r3, #5
 800e726:	3301      	adds	r3, #1
 800e728:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	68db      	ldr	r3, [r3, #12]
 800e72e:	3301      	adds	r3, #1
 800e730:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800e732:	68bb      	ldr	r3, [r7, #8]
 800e734:	3307      	adds	r3, #7
 800e736:	08db      	lsrs	r3, r3, #3
 800e738:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800e73a:	68bb      	ldr	r3, [r7, #8]
 800e73c:	68fa      	ldr	r2, [r7, #12]
 800e73e:	fb02 f303 	mul.w	r3, r2, r3
}
 800e742:	4618      	mov	r0, r3
 800e744:	3714      	adds	r7, #20
 800e746:	46bd      	mov	sp, r7
 800e748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e74c:	4770      	bx	lr

0800e74e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e74e:	b580      	push	{r7, lr}
 800e750:	b082      	sub	sp, #8
 800e752:	af00      	add	r7, sp, #0
 800e754:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d101      	bne.n	800e760 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e75c:	2301      	movs	r3, #1
 800e75e:	e049      	b.n	800e7f4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e766:	b2db      	uxtb	r3, r3
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d106      	bne.n	800e77a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	2200      	movs	r2, #0
 800e770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e774:	6878      	ldr	r0, [r7, #4]
 800e776:	f7f4 fe35 	bl	80033e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	2202      	movs	r2, #2
 800e77e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	681a      	ldr	r2, [r3, #0]
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	3304      	adds	r3, #4
 800e78a:	4619      	mov	r1, r3
 800e78c:	4610      	mov	r0, r2
 800e78e:	f000 fe7d 	bl	800f48c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	2201      	movs	r2, #1
 800e796:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	2201      	movs	r2, #1
 800e79e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	2201      	movs	r2, #1
 800e7a6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	2201      	movs	r2, #1
 800e7ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	2201      	movs	r2, #1
 800e7b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	2201      	movs	r2, #1
 800e7be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	2201      	movs	r2, #1
 800e7c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	2201      	movs	r2, #1
 800e7ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	2201      	movs	r2, #1
 800e7d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	2201      	movs	r2, #1
 800e7de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	2201      	movs	r2, #1
 800e7e6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	2201      	movs	r2, #1
 800e7ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e7f2:	2300      	movs	r3, #0
}
 800e7f4:	4618      	mov	r0, r3
 800e7f6:	3708      	adds	r7, #8
 800e7f8:	46bd      	mov	sp, r7
 800e7fa:	bd80      	pop	{r7, pc}

0800e7fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e7fc:	b480      	push	{r7}
 800e7fe:	b085      	sub	sp, #20
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e80a:	b2db      	uxtb	r3, r3
 800e80c:	2b01      	cmp	r3, #1
 800e80e:	d001      	beq.n	800e814 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e810:	2301      	movs	r3, #1
 800e812:	e054      	b.n	800e8be <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	2202      	movs	r2, #2
 800e818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	68da      	ldr	r2, [r3, #12]
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	f042 0201 	orr.w	r2, r2, #1
 800e82a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	4a26      	ldr	r2, [pc, #152]	; (800e8cc <HAL_TIM_Base_Start_IT+0xd0>)
 800e832:	4293      	cmp	r3, r2
 800e834:	d022      	beq.n	800e87c <HAL_TIM_Base_Start_IT+0x80>
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e83e:	d01d      	beq.n	800e87c <HAL_TIM_Base_Start_IT+0x80>
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	4a22      	ldr	r2, [pc, #136]	; (800e8d0 <HAL_TIM_Base_Start_IT+0xd4>)
 800e846:	4293      	cmp	r3, r2
 800e848:	d018      	beq.n	800e87c <HAL_TIM_Base_Start_IT+0x80>
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	4a21      	ldr	r2, [pc, #132]	; (800e8d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800e850:	4293      	cmp	r3, r2
 800e852:	d013      	beq.n	800e87c <HAL_TIM_Base_Start_IT+0x80>
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	4a1f      	ldr	r2, [pc, #124]	; (800e8d8 <HAL_TIM_Base_Start_IT+0xdc>)
 800e85a:	4293      	cmp	r3, r2
 800e85c:	d00e      	beq.n	800e87c <HAL_TIM_Base_Start_IT+0x80>
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	4a1e      	ldr	r2, [pc, #120]	; (800e8dc <HAL_TIM_Base_Start_IT+0xe0>)
 800e864:	4293      	cmp	r3, r2
 800e866:	d009      	beq.n	800e87c <HAL_TIM_Base_Start_IT+0x80>
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	4a1c      	ldr	r2, [pc, #112]	; (800e8e0 <HAL_TIM_Base_Start_IT+0xe4>)
 800e86e:	4293      	cmp	r3, r2
 800e870:	d004      	beq.n	800e87c <HAL_TIM_Base_Start_IT+0x80>
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	4a1b      	ldr	r2, [pc, #108]	; (800e8e4 <HAL_TIM_Base_Start_IT+0xe8>)
 800e878:	4293      	cmp	r3, r2
 800e87a:	d115      	bne.n	800e8a8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	689a      	ldr	r2, [r3, #8]
 800e882:	4b19      	ldr	r3, [pc, #100]	; (800e8e8 <HAL_TIM_Base_Start_IT+0xec>)
 800e884:	4013      	ands	r3, r2
 800e886:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	2b06      	cmp	r3, #6
 800e88c:	d015      	beq.n	800e8ba <HAL_TIM_Base_Start_IT+0xbe>
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e894:	d011      	beq.n	800e8ba <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	681a      	ldr	r2, [r3, #0]
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	f042 0201 	orr.w	r2, r2, #1
 800e8a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e8a6:	e008      	b.n	800e8ba <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	681a      	ldr	r2, [r3, #0]
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	f042 0201 	orr.w	r2, r2, #1
 800e8b6:	601a      	str	r2, [r3, #0]
 800e8b8:	e000      	b.n	800e8bc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e8ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e8bc:	2300      	movs	r3, #0
}
 800e8be:	4618      	mov	r0, r3
 800e8c0:	3714      	adds	r7, #20
 800e8c2:	46bd      	mov	sp, r7
 800e8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c8:	4770      	bx	lr
 800e8ca:	bf00      	nop
 800e8cc:	40010000 	.word	0x40010000
 800e8d0:	40000400 	.word	0x40000400
 800e8d4:	40000800 	.word	0x40000800
 800e8d8:	40000c00 	.word	0x40000c00
 800e8dc:	40010400 	.word	0x40010400
 800e8e0:	40001800 	.word	0x40001800
 800e8e4:	40014000 	.word	0x40014000
 800e8e8:	00010007 	.word	0x00010007

0800e8ec <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e8ec:	b580      	push	{r7, lr}
 800e8ee:	b084      	sub	sp, #16
 800e8f0:	af00      	add	r7, sp, #0
 800e8f2:	6078      	str	r0, [r7, #4]
 800e8f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e8fa:	683b      	ldr	r3, [r7, #0]
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d109      	bne.n	800e914 <HAL_TIM_OC_Start_IT+0x28>
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e906:	b2db      	uxtb	r3, r3
 800e908:	2b01      	cmp	r3, #1
 800e90a:	bf14      	ite	ne
 800e90c:	2301      	movne	r3, #1
 800e90e:	2300      	moveq	r3, #0
 800e910:	b2db      	uxtb	r3, r3
 800e912:	e03c      	b.n	800e98e <HAL_TIM_OC_Start_IT+0xa2>
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	2b04      	cmp	r3, #4
 800e918:	d109      	bne.n	800e92e <HAL_TIM_OC_Start_IT+0x42>
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800e920:	b2db      	uxtb	r3, r3
 800e922:	2b01      	cmp	r3, #1
 800e924:	bf14      	ite	ne
 800e926:	2301      	movne	r3, #1
 800e928:	2300      	moveq	r3, #0
 800e92a:	b2db      	uxtb	r3, r3
 800e92c:	e02f      	b.n	800e98e <HAL_TIM_OC_Start_IT+0xa2>
 800e92e:	683b      	ldr	r3, [r7, #0]
 800e930:	2b08      	cmp	r3, #8
 800e932:	d109      	bne.n	800e948 <HAL_TIM_OC_Start_IT+0x5c>
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e93a:	b2db      	uxtb	r3, r3
 800e93c:	2b01      	cmp	r3, #1
 800e93e:	bf14      	ite	ne
 800e940:	2301      	movne	r3, #1
 800e942:	2300      	moveq	r3, #0
 800e944:	b2db      	uxtb	r3, r3
 800e946:	e022      	b.n	800e98e <HAL_TIM_OC_Start_IT+0xa2>
 800e948:	683b      	ldr	r3, [r7, #0]
 800e94a:	2b0c      	cmp	r3, #12
 800e94c:	d109      	bne.n	800e962 <HAL_TIM_OC_Start_IT+0x76>
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800e954:	b2db      	uxtb	r3, r3
 800e956:	2b01      	cmp	r3, #1
 800e958:	bf14      	ite	ne
 800e95a:	2301      	movne	r3, #1
 800e95c:	2300      	moveq	r3, #0
 800e95e:	b2db      	uxtb	r3, r3
 800e960:	e015      	b.n	800e98e <HAL_TIM_OC_Start_IT+0xa2>
 800e962:	683b      	ldr	r3, [r7, #0]
 800e964:	2b10      	cmp	r3, #16
 800e966:	d109      	bne.n	800e97c <HAL_TIM_OC_Start_IT+0x90>
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e96e:	b2db      	uxtb	r3, r3
 800e970:	2b01      	cmp	r3, #1
 800e972:	bf14      	ite	ne
 800e974:	2301      	movne	r3, #1
 800e976:	2300      	moveq	r3, #0
 800e978:	b2db      	uxtb	r3, r3
 800e97a:	e008      	b.n	800e98e <HAL_TIM_OC_Start_IT+0xa2>
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800e982:	b2db      	uxtb	r3, r3
 800e984:	2b01      	cmp	r3, #1
 800e986:	bf14      	ite	ne
 800e988:	2301      	movne	r3, #1
 800e98a:	2300      	moveq	r3, #0
 800e98c:	b2db      	uxtb	r3, r3
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d001      	beq.n	800e996 <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800e992:	2301      	movs	r3, #1
 800e994:	e0ec      	b.n	800eb70 <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e996:	683b      	ldr	r3, [r7, #0]
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d104      	bne.n	800e9a6 <HAL_TIM_OC_Start_IT+0xba>
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	2202      	movs	r2, #2
 800e9a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e9a4:	e023      	b.n	800e9ee <HAL_TIM_OC_Start_IT+0x102>
 800e9a6:	683b      	ldr	r3, [r7, #0]
 800e9a8:	2b04      	cmp	r3, #4
 800e9aa:	d104      	bne.n	800e9b6 <HAL_TIM_OC_Start_IT+0xca>
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	2202      	movs	r2, #2
 800e9b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e9b4:	e01b      	b.n	800e9ee <HAL_TIM_OC_Start_IT+0x102>
 800e9b6:	683b      	ldr	r3, [r7, #0]
 800e9b8:	2b08      	cmp	r3, #8
 800e9ba:	d104      	bne.n	800e9c6 <HAL_TIM_OC_Start_IT+0xda>
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	2202      	movs	r2, #2
 800e9c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e9c4:	e013      	b.n	800e9ee <HAL_TIM_OC_Start_IT+0x102>
 800e9c6:	683b      	ldr	r3, [r7, #0]
 800e9c8:	2b0c      	cmp	r3, #12
 800e9ca:	d104      	bne.n	800e9d6 <HAL_TIM_OC_Start_IT+0xea>
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	2202      	movs	r2, #2
 800e9d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e9d4:	e00b      	b.n	800e9ee <HAL_TIM_OC_Start_IT+0x102>
 800e9d6:	683b      	ldr	r3, [r7, #0]
 800e9d8:	2b10      	cmp	r3, #16
 800e9da:	d104      	bne.n	800e9e6 <HAL_TIM_OC_Start_IT+0xfa>
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	2202      	movs	r2, #2
 800e9e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e9e4:	e003      	b.n	800e9ee <HAL_TIM_OC_Start_IT+0x102>
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	2202      	movs	r2, #2
 800e9ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 800e9ee:	683b      	ldr	r3, [r7, #0]
 800e9f0:	2b0c      	cmp	r3, #12
 800e9f2:	d841      	bhi.n	800ea78 <HAL_TIM_OC_Start_IT+0x18c>
 800e9f4:	a201      	add	r2, pc, #4	; (adr r2, 800e9fc <HAL_TIM_OC_Start_IT+0x110>)
 800e9f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9fa:	bf00      	nop
 800e9fc:	0800ea31 	.word	0x0800ea31
 800ea00:	0800ea79 	.word	0x0800ea79
 800ea04:	0800ea79 	.word	0x0800ea79
 800ea08:	0800ea79 	.word	0x0800ea79
 800ea0c:	0800ea43 	.word	0x0800ea43
 800ea10:	0800ea79 	.word	0x0800ea79
 800ea14:	0800ea79 	.word	0x0800ea79
 800ea18:	0800ea79 	.word	0x0800ea79
 800ea1c:	0800ea55 	.word	0x0800ea55
 800ea20:	0800ea79 	.word	0x0800ea79
 800ea24:	0800ea79 	.word	0x0800ea79
 800ea28:	0800ea79 	.word	0x0800ea79
 800ea2c:	0800ea67 	.word	0x0800ea67
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	68da      	ldr	r2, [r3, #12]
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	f042 0202 	orr.w	r2, r2, #2
 800ea3e:	60da      	str	r2, [r3, #12]
      break;
 800ea40:	e01d      	b.n	800ea7e <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	68da      	ldr	r2, [r3, #12]
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	f042 0204 	orr.w	r2, r2, #4
 800ea50:	60da      	str	r2, [r3, #12]
      break;
 800ea52:	e014      	b.n	800ea7e <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	68da      	ldr	r2, [r3, #12]
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	f042 0208 	orr.w	r2, r2, #8
 800ea62:	60da      	str	r2, [r3, #12]
      break;
 800ea64:	e00b      	b.n	800ea7e <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	68da      	ldr	r2, [r3, #12]
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	f042 0210 	orr.w	r2, r2, #16
 800ea74:	60da      	str	r2, [r3, #12]
      break;
 800ea76:	e002      	b.n	800ea7e <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800ea78:	2301      	movs	r3, #1
 800ea7a:	73fb      	strb	r3, [r7, #15]
      break;
 800ea7c:	bf00      	nop
  }

  if (status == HAL_OK)
 800ea7e:	7bfb      	ldrb	r3, [r7, #15]
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	d174      	bne.n	800eb6e <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	2201      	movs	r2, #1
 800ea8a:	6839      	ldr	r1, [r7, #0]
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	f001 f917 	bl	800fcc0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	4a38      	ldr	r2, [pc, #224]	; (800eb78 <HAL_TIM_OC_Start_IT+0x28c>)
 800ea98:	4293      	cmp	r3, r2
 800ea9a:	d013      	beq.n	800eac4 <HAL_TIM_OC_Start_IT+0x1d8>
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	4a36      	ldr	r2, [pc, #216]	; (800eb7c <HAL_TIM_OC_Start_IT+0x290>)
 800eaa2:	4293      	cmp	r3, r2
 800eaa4:	d00e      	beq.n	800eac4 <HAL_TIM_OC_Start_IT+0x1d8>
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	681b      	ldr	r3, [r3, #0]
 800eaaa:	4a35      	ldr	r2, [pc, #212]	; (800eb80 <HAL_TIM_OC_Start_IT+0x294>)
 800eaac:	4293      	cmp	r3, r2
 800eaae:	d009      	beq.n	800eac4 <HAL_TIM_OC_Start_IT+0x1d8>
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	4a33      	ldr	r2, [pc, #204]	; (800eb84 <HAL_TIM_OC_Start_IT+0x298>)
 800eab6:	4293      	cmp	r3, r2
 800eab8:	d004      	beq.n	800eac4 <HAL_TIM_OC_Start_IT+0x1d8>
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	4a32      	ldr	r2, [pc, #200]	; (800eb88 <HAL_TIM_OC_Start_IT+0x29c>)
 800eac0:	4293      	cmp	r3, r2
 800eac2:	d101      	bne.n	800eac8 <HAL_TIM_OC_Start_IT+0x1dc>
 800eac4:	2301      	movs	r3, #1
 800eac6:	e000      	b.n	800eaca <HAL_TIM_OC_Start_IT+0x1de>
 800eac8:	2300      	movs	r3, #0
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d007      	beq.n	800eade <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800eadc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	4a25      	ldr	r2, [pc, #148]	; (800eb78 <HAL_TIM_OC_Start_IT+0x28c>)
 800eae4:	4293      	cmp	r3, r2
 800eae6:	d022      	beq.n	800eb2e <HAL_TIM_OC_Start_IT+0x242>
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eaf0:	d01d      	beq.n	800eb2e <HAL_TIM_OC_Start_IT+0x242>
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	4a25      	ldr	r2, [pc, #148]	; (800eb8c <HAL_TIM_OC_Start_IT+0x2a0>)
 800eaf8:	4293      	cmp	r3, r2
 800eafa:	d018      	beq.n	800eb2e <HAL_TIM_OC_Start_IT+0x242>
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	4a23      	ldr	r2, [pc, #140]	; (800eb90 <HAL_TIM_OC_Start_IT+0x2a4>)
 800eb02:	4293      	cmp	r3, r2
 800eb04:	d013      	beq.n	800eb2e <HAL_TIM_OC_Start_IT+0x242>
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	4a22      	ldr	r2, [pc, #136]	; (800eb94 <HAL_TIM_OC_Start_IT+0x2a8>)
 800eb0c:	4293      	cmp	r3, r2
 800eb0e:	d00e      	beq.n	800eb2e <HAL_TIM_OC_Start_IT+0x242>
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	4a19      	ldr	r2, [pc, #100]	; (800eb7c <HAL_TIM_OC_Start_IT+0x290>)
 800eb16:	4293      	cmp	r3, r2
 800eb18:	d009      	beq.n	800eb2e <HAL_TIM_OC_Start_IT+0x242>
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	4a1e      	ldr	r2, [pc, #120]	; (800eb98 <HAL_TIM_OC_Start_IT+0x2ac>)
 800eb20:	4293      	cmp	r3, r2
 800eb22:	d004      	beq.n	800eb2e <HAL_TIM_OC_Start_IT+0x242>
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	4a15      	ldr	r2, [pc, #84]	; (800eb80 <HAL_TIM_OC_Start_IT+0x294>)
 800eb2a:	4293      	cmp	r3, r2
 800eb2c:	d115      	bne.n	800eb5a <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	689a      	ldr	r2, [r3, #8]
 800eb34:	4b19      	ldr	r3, [pc, #100]	; (800eb9c <HAL_TIM_OC_Start_IT+0x2b0>)
 800eb36:	4013      	ands	r3, r2
 800eb38:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb3a:	68bb      	ldr	r3, [r7, #8]
 800eb3c:	2b06      	cmp	r3, #6
 800eb3e:	d015      	beq.n	800eb6c <HAL_TIM_OC_Start_IT+0x280>
 800eb40:	68bb      	ldr	r3, [r7, #8]
 800eb42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb46:	d011      	beq.n	800eb6c <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	681a      	ldr	r2, [r3, #0]
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	f042 0201 	orr.w	r2, r2, #1
 800eb56:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb58:	e008      	b.n	800eb6c <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	681a      	ldr	r2, [r3, #0]
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	f042 0201 	orr.w	r2, r2, #1
 800eb68:	601a      	str	r2, [r3, #0]
 800eb6a:	e000      	b.n	800eb6e <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb6c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800eb6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb70:	4618      	mov	r0, r3
 800eb72:	3710      	adds	r7, #16
 800eb74:	46bd      	mov	sp, r7
 800eb76:	bd80      	pop	{r7, pc}
 800eb78:	40010000 	.word	0x40010000
 800eb7c:	40010400 	.word	0x40010400
 800eb80:	40014000 	.word	0x40014000
 800eb84:	40014400 	.word	0x40014400
 800eb88:	40014800 	.word	0x40014800
 800eb8c:	40000400 	.word	0x40000400
 800eb90:	40000800 	.word	0x40000800
 800eb94:	40000c00 	.word	0x40000c00
 800eb98:	40001800 	.word	0x40001800
 800eb9c:	00010007 	.word	0x00010007

0800eba0 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800eba0:	b580      	push	{r7, lr}
 800eba2:	b084      	sub	sp, #16
 800eba4:	af00      	add	r7, sp, #0
 800eba6:	6078      	str	r0, [r7, #4]
 800eba8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ebaa:	2300      	movs	r3, #0
 800ebac:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800ebae:	683b      	ldr	r3, [r7, #0]
 800ebb0:	2b0c      	cmp	r3, #12
 800ebb2:	d841      	bhi.n	800ec38 <HAL_TIM_OC_Stop_IT+0x98>
 800ebb4:	a201      	add	r2, pc, #4	; (adr r2, 800ebbc <HAL_TIM_OC_Stop_IT+0x1c>)
 800ebb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebba:	bf00      	nop
 800ebbc:	0800ebf1 	.word	0x0800ebf1
 800ebc0:	0800ec39 	.word	0x0800ec39
 800ebc4:	0800ec39 	.word	0x0800ec39
 800ebc8:	0800ec39 	.word	0x0800ec39
 800ebcc:	0800ec03 	.word	0x0800ec03
 800ebd0:	0800ec39 	.word	0x0800ec39
 800ebd4:	0800ec39 	.word	0x0800ec39
 800ebd8:	0800ec39 	.word	0x0800ec39
 800ebdc:	0800ec15 	.word	0x0800ec15
 800ebe0:	0800ec39 	.word	0x0800ec39
 800ebe4:	0800ec39 	.word	0x0800ec39
 800ebe8:	0800ec39 	.word	0x0800ec39
 800ebec:	0800ec27 	.word	0x0800ec27
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	68da      	ldr	r2, [r3, #12]
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	f022 0202 	bic.w	r2, r2, #2
 800ebfe:	60da      	str	r2, [r3, #12]
      break;
 800ec00:	e01d      	b.n	800ec3e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	68da      	ldr	r2, [r3, #12]
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	f022 0204 	bic.w	r2, r2, #4
 800ec10:	60da      	str	r2, [r3, #12]
      break;
 800ec12:	e014      	b.n	800ec3e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	681b      	ldr	r3, [r3, #0]
 800ec18:	68da      	ldr	r2, [r3, #12]
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	f022 0208 	bic.w	r2, r2, #8
 800ec22:	60da      	str	r2, [r3, #12]
      break;
 800ec24:	e00b      	b.n	800ec3e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	68da      	ldr	r2, [r3, #12]
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	681b      	ldr	r3, [r3, #0]
 800ec30:	f022 0210 	bic.w	r2, r2, #16
 800ec34:	60da      	str	r2, [r3, #12]
      break;
 800ec36:	e002      	b.n	800ec3e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800ec38:	2301      	movs	r3, #1
 800ec3a:	73fb      	strb	r3, [r7, #15]
      break;
 800ec3c:	bf00      	nop
  }

  if (status == HAL_OK)
 800ec3e:	7bfb      	ldrb	r3, [r7, #15]
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	f040 8081 	bne.w	800ed48 <HAL_TIM_OC_Stop_IT+0x1a8>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	2200      	movs	r2, #0
 800ec4c:	6839      	ldr	r1, [r7, #0]
 800ec4e:	4618      	mov	r0, r3
 800ec50:	f001 f836 	bl	800fcc0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	4a3e      	ldr	r2, [pc, #248]	; (800ed54 <HAL_TIM_OC_Stop_IT+0x1b4>)
 800ec5a:	4293      	cmp	r3, r2
 800ec5c:	d013      	beq.n	800ec86 <HAL_TIM_OC_Stop_IT+0xe6>
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	4a3d      	ldr	r2, [pc, #244]	; (800ed58 <HAL_TIM_OC_Stop_IT+0x1b8>)
 800ec64:	4293      	cmp	r3, r2
 800ec66:	d00e      	beq.n	800ec86 <HAL_TIM_OC_Stop_IT+0xe6>
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	4a3b      	ldr	r2, [pc, #236]	; (800ed5c <HAL_TIM_OC_Stop_IT+0x1bc>)
 800ec6e:	4293      	cmp	r3, r2
 800ec70:	d009      	beq.n	800ec86 <HAL_TIM_OC_Stop_IT+0xe6>
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	4a3a      	ldr	r2, [pc, #232]	; (800ed60 <HAL_TIM_OC_Stop_IT+0x1c0>)
 800ec78:	4293      	cmp	r3, r2
 800ec7a:	d004      	beq.n	800ec86 <HAL_TIM_OC_Stop_IT+0xe6>
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	4a38      	ldr	r2, [pc, #224]	; (800ed64 <HAL_TIM_OC_Stop_IT+0x1c4>)
 800ec82:	4293      	cmp	r3, r2
 800ec84:	d101      	bne.n	800ec8a <HAL_TIM_OC_Stop_IT+0xea>
 800ec86:	2301      	movs	r3, #1
 800ec88:	e000      	b.n	800ec8c <HAL_TIM_OC_Stop_IT+0xec>
 800ec8a:	2300      	movs	r3, #0
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d017      	beq.n	800ecc0 <HAL_TIM_OC_Stop_IT+0x120>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	6a1a      	ldr	r2, [r3, #32]
 800ec96:	f241 1311 	movw	r3, #4369	; 0x1111
 800ec9a:	4013      	ands	r3, r2
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d10f      	bne.n	800ecc0 <HAL_TIM_OC_Stop_IT+0x120>
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	6a1a      	ldr	r2, [r3, #32]
 800eca6:	f240 4344 	movw	r3, #1092	; 0x444
 800ecaa:	4013      	ands	r3, r2
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	d107      	bne.n	800ecc0 <HAL_TIM_OC_Stop_IT+0x120>
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ecbe:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	6a1a      	ldr	r2, [r3, #32]
 800ecc6:	f241 1311 	movw	r3, #4369	; 0x1111
 800ecca:	4013      	ands	r3, r2
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d10f      	bne.n	800ecf0 <HAL_TIM_OC_Stop_IT+0x150>
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	6a1a      	ldr	r2, [r3, #32]
 800ecd6:	f240 4344 	movw	r3, #1092	; 0x444
 800ecda:	4013      	ands	r3, r2
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d107      	bne.n	800ecf0 <HAL_TIM_OC_Stop_IT+0x150>
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	681a      	ldr	r2, [r3, #0]
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	f022 0201 	bic.w	r2, r2, #1
 800ecee:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ecf0:	683b      	ldr	r3, [r7, #0]
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d104      	bne.n	800ed00 <HAL_TIM_OC_Stop_IT+0x160>
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	2201      	movs	r2, #1
 800ecfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ecfe:	e023      	b.n	800ed48 <HAL_TIM_OC_Stop_IT+0x1a8>
 800ed00:	683b      	ldr	r3, [r7, #0]
 800ed02:	2b04      	cmp	r3, #4
 800ed04:	d104      	bne.n	800ed10 <HAL_TIM_OC_Stop_IT+0x170>
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	2201      	movs	r2, #1
 800ed0a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ed0e:	e01b      	b.n	800ed48 <HAL_TIM_OC_Stop_IT+0x1a8>
 800ed10:	683b      	ldr	r3, [r7, #0]
 800ed12:	2b08      	cmp	r3, #8
 800ed14:	d104      	bne.n	800ed20 <HAL_TIM_OC_Stop_IT+0x180>
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	2201      	movs	r2, #1
 800ed1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ed1e:	e013      	b.n	800ed48 <HAL_TIM_OC_Stop_IT+0x1a8>
 800ed20:	683b      	ldr	r3, [r7, #0]
 800ed22:	2b0c      	cmp	r3, #12
 800ed24:	d104      	bne.n	800ed30 <HAL_TIM_OC_Stop_IT+0x190>
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	2201      	movs	r2, #1
 800ed2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ed2e:	e00b      	b.n	800ed48 <HAL_TIM_OC_Stop_IT+0x1a8>
 800ed30:	683b      	ldr	r3, [r7, #0]
 800ed32:	2b10      	cmp	r3, #16
 800ed34:	d104      	bne.n	800ed40 <HAL_TIM_OC_Stop_IT+0x1a0>
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	2201      	movs	r2, #1
 800ed3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ed3e:	e003      	b.n	800ed48 <HAL_TIM_OC_Stop_IT+0x1a8>
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	2201      	movs	r2, #1
 800ed44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 800ed48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	3710      	adds	r7, #16
 800ed4e:	46bd      	mov	sp, r7
 800ed50:	bd80      	pop	{r7, pc}
 800ed52:	bf00      	nop
 800ed54:	40010000 	.word	0x40010000
 800ed58:	40010400 	.word	0x40010400
 800ed5c:	40014000 	.word	0x40014000
 800ed60:	40014400 	.word	0x40014400
 800ed64:	40014800 	.word	0x40014800

0800ed68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ed68:	b580      	push	{r7, lr}
 800ed6a:	b082      	sub	sp, #8
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d101      	bne.n	800ed7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ed76:	2301      	movs	r3, #1
 800ed78:	e049      	b.n	800ee0e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ed80:	b2db      	uxtb	r3, r3
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d106      	bne.n	800ed94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	2200      	movs	r2, #0
 800ed8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ed8e:	6878      	ldr	r0, [r7, #4]
 800ed90:	f000 f841 	bl	800ee16 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	2202      	movs	r2, #2
 800ed98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	681a      	ldr	r2, [r3, #0]
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	3304      	adds	r3, #4
 800eda4:	4619      	mov	r1, r3
 800eda6:	4610      	mov	r0, r2
 800eda8:	f000 fb70 	bl	800f48c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	2201      	movs	r2, #1
 800edb0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	2201      	movs	r2, #1
 800edb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	2201      	movs	r2, #1
 800edc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	2201      	movs	r2, #1
 800edc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	2201      	movs	r2, #1
 800edd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	2201      	movs	r2, #1
 800edd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	2201      	movs	r2, #1
 800ede0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	2201      	movs	r2, #1
 800ede8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	2201      	movs	r2, #1
 800edf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	2201      	movs	r2, #1
 800edf8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	2201      	movs	r2, #1
 800ee00:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	2201      	movs	r2, #1
 800ee08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ee0c:	2300      	movs	r3, #0
}
 800ee0e:	4618      	mov	r0, r3
 800ee10:	3708      	adds	r7, #8
 800ee12:	46bd      	mov	sp, r7
 800ee14:	bd80      	pop	{r7, pc}

0800ee16 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ee16:	b480      	push	{r7}
 800ee18:	b083      	sub	sp, #12
 800ee1a:	af00      	add	r7, sp, #0
 800ee1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ee1e:	bf00      	nop
 800ee20:	370c      	adds	r7, #12
 800ee22:	46bd      	mov	sp, r7
 800ee24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee28:	4770      	bx	lr

0800ee2a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ee2a:	b580      	push	{r7, lr}
 800ee2c:	b084      	sub	sp, #16
 800ee2e:	af00      	add	r7, sp, #0
 800ee30:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	68db      	ldr	r3, [r3, #12]
 800ee38:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	691b      	ldr	r3, [r3, #16]
 800ee40:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ee42:	68bb      	ldr	r3, [r7, #8]
 800ee44:	f003 0302 	and.w	r3, r3, #2
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d020      	beq.n	800ee8e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	f003 0302 	and.w	r3, r3, #2
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d01b      	beq.n	800ee8e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	f06f 0202 	mvn.w	r2, #2
 800ee5e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	2201      	movs	r2, #1
 800ee64:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	699b      	ldr	r3, [r3, #24]
 800ee6c:	f003 0303 	and.w	r3, r3, #3
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d003      	beq.n	800ee7c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ee74:	6878      	ldr	r0, [r7, #4]
 800ee76:	f000 faeb 	bl	800f450 <HAL_TIM_IC_CaptureCallback>
 800ee7a:	e005      	b.n	800ee88 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ee7c:	6878      	ldr	r0, [r7, #4]
 800ee7e:	f7f2 fb1b 	bl	80014b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ee82:	6878      	ldr	r0, [r7, #4]
 800ee84:	f000 faee 	bl	800f464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	2200      	movs	r2, #0
 800ee8c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ee8e:	68bb      	ldr	r3, [r7, #8]
 800ee90:	f003 0304 	and.w	r3, r3, #4
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d020      	beq.n	800eeda <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	f003 0304 	and.w	r3, r3, #4
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d01b      	beq.n	800eeda <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	f06f 0204 	mvn.w	r2, #4
 800eeaa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	2202      	movs	r2, #2
 800eeb0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	699b      	ldr	r3, [r3, #24]
 800eeb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d003      	beq.n	800eec8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800eec0:	6878      	ldr	r0, [r7, #4]
 800eec2:	f000 fac5 	bl	800f450 <HAL_TIM_IC_CaptureCallback>
 800eec6:	e005      	b.n	800eed4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800eec8:	6878      	ldr	r0, [r7, #4]
 800eeca:	f7f2 faf5 	bl	80014b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eece:	6878      	ldr	r0, [r7, #4]
 800eed0:	f000 fac8 	bl	800f464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	2200      	movs	r2, #0
 800eed8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800eeda:	68bb      	ldr	r3, [r7, #8]
 800eedc:	f003 0308 	and.w	r3, r3, #8
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d020      	beq.n	800ef26 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	f003 0308 	and.w	r3, r3, #8
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d01b      	beq.n	800ef26 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	f06f 0208 	mvn.w	r2, #8
 800eef6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	2204      	movs	r2, #4
 800eefc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	69db      	ldr	r3, [r3, #28]
 800ef04:	f003 0303 	and.w	r3, r3, #3
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d003      	beq.n	800ef14 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ef0c:	6878      	ldr	r0, [r7, #4]
 800ef0e:	f000 fa9f 	bl	800f450 <HAL_TIM_IC_CaptureCallback>
 800ef12:	e005      	b.n	800ef20 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef14:	6878      	ldr	r0, [r7, #4]
 800ef16:	f7f2 facf 	bl	80014b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef1a:	6878      	ldr	r0, [r7, #4]
 800ef1c:	f000 faa2 	bl	800f464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2200      	movs	r2, #0
 800ef24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ef26:	68bb      	ldr	r3, [r7, #8]
 800ef28:	f003 0310 	and.w	r3, r3, #16
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d020      	beq.n	800ef72 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	f003 0310 	and.w	r3, r3, #16
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d01b      	beq.n	800ef72 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	f06f 0210 	mvn.w	r2, #16
 800ef42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	2208      	movs	r2, #8
 800ef48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	69db      	ldr	r3, [r3, #28]
 800ef50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d003      	beq.n	800ef60 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ef58:	6878      	ldr	r0, [r7, #4]
 800ef5a:	f000 fa79 	bl	800f450 <HAL_TIM_IC_CaptureCallback>
 800ef5e:	e005      	b.n	800ef6c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef60:	6878      	ldr	r0, [r7, #4]
 800ef62:	f7f2 faa9 	bl	80014b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef66:	6878      	ldr	r0, [r7, #4]
 800ef68:	f000 fa7c 	bl	800f464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	2200      	movs	r2, #0
 800ef70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ef72:	68bb      	ldr	r3, [r7, #8]
 800ef74:	f003 0301 	and.w	r3, r3, #1
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d00c      	beq.n	800ef96 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	f003 0301 	and.w	r3, r3, #1
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d007      	beq.n	800ef96 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	f06f 0201 	mvn.w	r2, #1
 800ef8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ef90:	6878      	ldr	r0, [r7, #4]
 800ef92:	f7f3 f8f7 	bl	8002184 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ef96:	68bb      	ldr	r3, [r7, #8]
 800ef98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d104      	bne.n	800efaa <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800efa0:	68bb      	ldr	r3, [r7, #8]
 800efa2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	d00c      	beq.n	800efc4 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d007      	beq.n	800efc4 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800efbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800efbe:	6878      	ldr	r0, [r7, #4]
 800efc0:	f000 ffba 	bl	800ff38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800efc4:	68bb      	ldr	r3, [r7, #8]
 800efc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d00c      	beq.n	800efe8 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d007      	beq.n	800efe8 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800efe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800efe2:	6878      	ldr	r0, [r7, #4]
 800efe4:	f000 ffb2 	bl	800ff4c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800efe8:	68bb      	ldr	r3, [r7, #8]
 800efea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d00c      	beq.n	800f00c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d007      	beq.n	800f00c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f004:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f006:	6878      	ldr	r0, [r7, #4]
 800f008:	f000 fa36 	bl	800f478 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f00c:	68bb      	ldr	r3, [r7, #8]
 800f00e:	f003 0320 	and.w	r3, r3, #32
 800f012:	2b00      	cmp	r3, #0
 800f014:	d00c      	beq.n	800f030 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	f003 0320 	and.w	r3, r3, #32
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d007      	beq.n	800f030 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	f06f 0220 	mvn.w	r2, #32
 800f028:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f02a:	6878      	ldr	r0, [r7, #4]
 800f02c:	f000 ff7a 	bl	800ff24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f030:	bf00      	nop
 800f032:	3710      	adds	r7, #16
 800f034:	46bd      	mov	sp, r7
 800f036:	bd80      	pop	{r7, pc}

0800f038 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b086      	sub	sp, #24
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	60f8      	str	r0, [r7, #12]
 800f040:	60b9      	str	r1, [r7, #8]
 800f042:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f044:	2300      	movs	r3, #0
 800f046:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f04e:	2b01      	cmp	r3, #1
 800f050:	d101      	bne.n	800f056 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f052:	2302      	movs	r3, #2
 800f054:	e0ff      	b.n	800f256 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	2201      	movs	r2, #1
 800f05a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	2b14      	cmp	r3, #20
 800f062:	f200 80f0 	bhi.w	800f246 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f066:	a201      	add	r2, pc, #4	; (adr r2, 800f06c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f06c:	0800f0c1 	.word	0x0800f0c1
 800f070:	0800f247 	.word	0x0800f247
 800f074:	0800f247 	.word	0x0800f247
 800f078:	0800f247 	.word	0x0800f247
 800f07c:	0800f101 	.word	0x0800f101
 800f080:	0800f247 	.word	0x0800f247
 800f084:	0800f247 	.word	0x0800f247
 800f088:	0800f247 	.word	0x0800f247
 800f08c:	0800f143 	.word	0x0800f143
 800f090:	0800f247 	.word	0x0800f247
 800f094:	0800f247 	.word	0x0800f247
 800f098:	0800f247 	.word	0x0800f247
 800f09c:	0800f183 	.word	0x0800f183
 800f0a0:	0800f247 	.word	0x0800f247
 800f0a4:	0800f247 	.word	0x0800f247
 800f0a8:	0800f247 	.word	0x0800f247
 800f0ac:	0800f1c5 	.word	0x0800f1c5
 800f0b0:	0800f247 	.word	0x0800f247
 800f0b4:	0800f247 	.word	0x0800f247
 800f0b8:	0800f247 	.word	0x0800f247
 800f0bc:	0800f205 	.word	0x0800f205
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	68b9      	ldr	r1, [r7, #8]
 800f0c6:	4618      	mov	r0, r3
 800f0c8:	f000 fa86 	bl	800f5d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	681b      	ldr	r3, [r3, #0]
 800f0d0:	699a      	ldr	r2, [r3, #24]
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	f042 0208 	orr.w	r2, r2, #8
 800f0da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	699a      	ldr	r2, [r3, #24]
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	f022 0204 	bic.w	r2, r2, #4
 800f0ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f0ec:	68fb      	ldr	r3, [r7, #12]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	6999      	ldr	r1, [r3, #24]
 800f0f2:	68bb      	ldr	r3, [r7, #8]
 800f0f4:	691a      	ldr	r2, [r3, #16]
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	430a      	orrs	r2, r1
 800f0fc:	619a      	str	r2, [r3, #24]
      break;
 800f0fe:	e0a5      	b.n	800f24c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	681b      	ldr	r3, [r3, #0]
 800f104:	68b9      	ldr	r1, [r7, #8]
 800f106:	4618      	mov	r0, r3
 800f108:	f000 faf6 	bl	800f6f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	699a      	ldr	r2, [r3, #24]
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f11a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	699a      	ldr	r2, [r3, #24]
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f12a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	6999      	ldr	r1, [r3, #24]
 800f132:	68bb      	ldr	r3, [r7, #8]
 800f134:	691b      	ldr	r3, [r3, #16]
 800f136:	021a      	lsls	r2, r3, #8
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	430a      	orrs	r2, r1
 800f13e:	619a      	str	r2, [r3, #24]
      break;
 800f140:	e084      	b.n	800f24c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	681b      	ldr	r3, [r3, #0]
 800f146:	68b9      	ldr	r1, [r7, #8]
 800f148:	4618      	mov	r0, r3
 800f14a:	f000 fb5f 	bl	800f80c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	69da      	ldr	r2, [r3, #28]
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	f042 0208 	orr.w	r2, r2, #8
 800f15c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	69da      	ldr	r2, [r3, #28]
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	681b      	ldr	r3, [r3, #0]
 800f168:	f022 0204 	bic.w	r2, r2, #4
 800f16c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	69d9      	ldr	r1, [r3, #28]
 800f174:	68bb      	ldr	r3, [r7, #8]
 800f176:	691a      	ldr	r2, [r3, #16]
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	430a      	orrs	r2, r1
 800f17e:	61da      	str	r2, [r3, #28]
      break;
 800f180:	e064      	b.n	800f24c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	68b9      	ldr	r1, [r7, #8]
 800f188:	4618      	mov	r0, r3
 800f18a:	f000 fbc7 	bl	800f91c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	69da      	ldr	r2, [r3, #28]
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f19c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	69da      	ldr	r2, [r3, #28]
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f1ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	69d9      	ldr	r1, [r3, #28]
 800f1b4:	68bb      	ldr	r3, [r7, #8]
 800f1b6:	691b      	ldr	r3, [r3, #16]
 800f1b8:	021a      	lsls	r2, r3, #8
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	430a      	orrs	r2, r1
 800f1c0:	61da      	str	r2, [r3, #28]
      break;
 800f1c2:	e043      	b.n	800f24c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	68b9      	ldr	r1, [r7, #8]
 800f1ca:	4618      	mov	r0, r3
 800f1cc:	f000 fc10 	bl	800f9f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	681b      	ldr	r3, [r3, #0]
 800f1da:	f042 0208 	orr.w	r2, r2, #8
 800f1de:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	f022 0204 	bic.w	r2, r2, #4
 800f1ee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800f1f6:	68bb      	ldr	r3, [r7, #8]
 800f1f8:	691a      	ldr	r2, [r3, #16]
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	430a      	orrs	r2, r1
 800f200:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800f202:	e023      	b.n	800f24c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	68b9      	ldr	r1, [r7, #8]
 800f20a:	4618      	mov	r0, r3
 800f20c:	f000 fc54 	bl	800fab8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f21e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f22e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800f236:	68bb      	ldr	r3, [r7, #8]
 800f238:	691b      	ldr	r3, [r3, #16]
 800f23a:	021a      	lsls	r2, r3, #8
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	430a      	orrs	r2, r1
 800f242:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800f244:	e002      	b.n	800f24c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f246:	2301      	movs	r3, #1
 800f248:	75fb      	strb	r3, [r7, #23]
      break;
 800f24a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	2200      	movs	r2, #0
 800f250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f254:	7dfb      	ldrb	r3, [r7, #23]
}
 800f256:	4618      	mov	r0, r3
 800f258:	3718      	adds	r7, #24
 800f25a:	46bd      	mov	sp, r7
 800f25c:	bd80      	pop	{r7, pc}
 800f25e:	bf00      	nop

0800f260 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f260:	b580      	push	{r7, lr}
 800f262:	b084      	sub	sp, #16
 800f264:	af00      	add	r7, sp, #0
 800f266:	6078      	str	r0, [r7, #4]
 800f268:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f26a:	2300      	movs	r3, #0
 800f26c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f274:	2b01      	cmp	r3, #1
 800f276:	d101      	bne.n	800f27c <HAL_TIM_ConfigClockSource+0x1c>
 800f278:	2302      	movs	r3, #2
 800f27a:	e0dc      	b.n	800f436 <HAL_TIM_ConfigClockSource+0x1d6>
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	2201      	movs	r2, #1
 800f280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	2202      	movs	r2, #2
 800f288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	681b      	ldr	r3, [r3, #0]
 800f290:	689b      	ldr	r3, [r3, #8]
 800f292:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f294:	68ba      	ldr	r2, [r7, #8]
 800f296:	4b6a      	ldr	r3, [pc, #424]	; (800f440 <HAL_TIM_ConfigClockSource+0x1e0>)
 800f298:	4013      	ands	r3, r2
 800f29a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f29c:	68bb      	ldr	r3, [r7, #8]
 800f29e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f2a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	68ba      	ldr	r2, [r7, #8]
 800f2aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f2ac:	683b      	ldr	r3, [r7, #0]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	4a64      	ldr	r2, [pc, #400]	; (800f444 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f2b2:	4293      	cmp	r3, r2
 800f2b4:	f000 80a9 	beq.w	800f40a <HAL_TIM_ConfigClockSource+0x1aa>
 800f2b8:	4a62      	ldr	r2, [pc, #392]	; (800f444 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f2ba:	4293      	cmp	r3, r2
 800f2bc:	f200 80ae 	bhi.w	800f41c <HAL_TIM_ConfigClockSource+0x1bc>
 800f2c0:	4a61      	ldr	r2, [pc, #388]	; (800f448 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f2c2:	4293      	cmp	r3, r2
 800f2c4:	f000 80a1 	beq.w	800f40a <HAL_TIM_ConfigClockSource+0x1aa>
 800f2c8:	4a5f      	ldr	r2, [pc, #380]	; (800f448 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f2ca:	4293      	cmp	r3, r2
 800f2cc:	f200 80a6 	bhi.w	800f41c <HAL_TIM_ConfigClockSource+0x1bc>
 800f2d0:	4a5e      	ldr	r2, [pc, #376]	; (800f44c <HAL_TIM_ConfigClockSource+0x1ec>)
 800f2d2:	4293      	cmp	r3, r2
 800f2d4:	f000 8099 	beq.w	800f40a <HAL_TIM_ConfigClockSource+0x1aa>
 800f2d8:	4a5c      	ldr	r2, [pc, #368]	; (800f44c <HAL_TIM_ConfigClockSource+0x1ec>)
 800f2da:	4293      	cmp	r3, r2
 800f2dc:	f200 809e 	bhi.w	800f41c <HAL_TIM_ConfigClockSource+0x1bc>
 800f2e0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f2e4:	f000 8091 	beq.w	800f40a <HAL_TIM_ConfigClockSource+0x1aa>
 800f2e8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f2ec:	f200 8096 	bhi.w	800f41c <HAL_TIM_ConfigClockSource+0x1bc>
 800f2f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f2f4:	f000 8089 	beq.w	800f40a <HAL_TIM_ConfigClockSource+0x1aa>
 800f2f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f2fc:	f200 808e 	bhi.w	800f41c <HAL_TIM_ConfigClockSource+0x1bc>
 800f300:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f304:	d03e      	beq.n	800f384 <HAL_TIM_ConfigClockSource+0x124>
 800f306:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f30a:	f200 8087 	bhi.w	800f41c <HAL_TIM_ConfigClockSource+0x1bc>
 800f30e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f312:	f000 8086 	beq.w	800f422 <HAL_TIM_ConfigClockSource+0x1c2>
 800f316:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f31a:	d87f      	bhi.n	800f41c <HAL_TIM_ConfigClockSource+0x1bc>
 800f31c:	2b70      	cmp	r3, #112	; 0x70
 800f31e:	d01a      	beq.n	800f356 <HAL_TIM_ConfigClockSource+0xf6>
 800f320:	2b70      	cmp	r3, #112	; 0x70
 800f322:	d87b      	bhi.n	800f41c <HAL_TIM_ConfigClockSource+0x1bc>
 800f324:	2b60      	cmp	r3, #96	; 0x60
 800f326:	d050      	beq.n	800f3ca <HAL_TIM_ConfigClockSource+0x16a>
 800f328:	2b60      	cmp	r3, #96	; 0x60
 800f32a:	d877      	bhi.n	800f41c <HAL_TIM_ConfigClockSource+0x1bc>
 800f32c:	2b50      	cmp	r3, #80	; 0x50
 800f32e:	d03c      	beq.n	800f3aa <HAL_TIM_ConfigClockSource+0x14a>
 800f330:	2b50      	cmp	r3, #80	; 0x50
 800f332:	d873      	bhi.n	800f41c <HAL_TIM_ConfigClockSource+0x1bc>
 800f334:	2b40      	cmp	r3, #64	; 0x40
 800f336:	d058      	beq.n	800f3ea <HAL_TIM_ConfigClockSource+0x18a>
 800f338:	2b40      	cmp	r3, #64	; 0x40
 800f33a:	d86f      	bhi.n	800f41c <HAL_TIM_ConfigClockSource+0x1bc>
 800f33c:	2b30      	cmp	r3, #48	; 0x30
 800f33e:	d064      	beq.n	800f40a <HAL_TIM_ConfigClockSource+0x1aa>
 800f340:	2b30      	cmp	r3, #48	; 0x30
 800f342:	d86b      	bhi.n	800f41c <HAL_TIM_ConfigClockSource+0x1bc>
 800f344:	2b20      	cmp	r3, #32
 800f346:	d060      	beq.n	800f40a <HAL_TIM_ConfigClockSource+0x1aa>
 800f348:	2b20      	cmp	r3, #32
 800f34a:	d867      	bhi.n	800f41c <HAL_TIM_ConfigClockSource+0x1bc>
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d05c      	beq.n	800f40a <HAL_TIM_ConfigClockSource+0x1aa>
 800f350:	2b10      	cmp	r3, #16
 800f352:	d05a      	beq.n	800f40a <HAL_TIM_ConfigClockSource+0x1aa>
 800f354:	e062      	b.n	800f41c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	6818      	ldr	r0, [r3, #0]
 800f35a:	683b      	ldr	r3, [r7, #0]
 800f35c:	6899      	ldr	r1, [r3, #8]
 800f35e:	683b      	ldr	r3, [r7, #0]
 800f360:	685a      	ldr	r2, [r3, #4]
 800f362:	683b      	ldr	r3, [r7, #0]
 800f364:	68db      	ldr	r3, [r3, #12]
 800f366:	f000 fc8b 	bl	800fc80 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	689b      	ldr	r3, [r3, #8]
 800f370:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f372:	68bb      	ldr	r3, [r7, #8]
 800f374:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800f378:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	68ba      	ldr	r2, [r7, #8]
 800f380:	609a      	str	r2, [r3, #8]
      break;
 800f382:	e04f      	b.n	800f424 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	6818      	ldr	r0, [r3, #0]
 800f388:	683b      	ldr	r3, [r7, #0]
 800f38a:	6899      	ldr	r1, [r3, #8]
 800f38c:	683b      	ldr	r3, [r7, #0]
 800f38e:	685a      	ldr	r2, [r3, #4]
 800f390:	683b      	ldr	r3, [r7, #0]
 800f392:	68db      	ldr	r3, [r3, #12]
 800f394:	f000 fc74 	bl	800fc80 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	689a      	ldr	r2, [r3, #8]
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f3a6:	609a      	str	r2, [r3, #8]
      break;
 800f3a8:	e03c      	b.n	800f424 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	6818      	ldr	r0, [r3, #0]
 800f3ae:	683b      	ldr	r3, [r7, #0]
 800f3b0:	6859      	ldr	r1, [r3, #4]
 800f3b2:	683b      	ldr	r3, [r7, #0]
 800f3b4:	68db      	ldr	r3, [r3, #12]
 800f3b6:	461a      	mov	r2, r3
 800f3b8:	f000 fbe4 	bl	800fb84 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	2150      	movs	r1, #80	; 0x50
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	f000 fc3e 	bl	800fc44 <TIM_ITRx_SetConfig>
      break;
 800f3c8:	e02c      	b.n	800f424 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	6818      	ldr	r0, [r3, #0]
 800f3ce:	683b      	ldr	r3, [r7, #0]
 800f3d0:	6859      	ldr	r1, [r3, #4]
 800f3d2:	683b      	ldr	r3, [r7, #0]
 800f3d4:	68db      	ldr	r3, [r3, #12]
 800f3d6:	461a      	mov	r2, r3
 800f3d8:	f000 fc03 	bl	800fbe2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	2160      	movs	r1, #96	; 0x60
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	f000 fc2e 	bl	800fc44 <TIM_ITRx_SetConfig>
      break;
 800f3e8:	e01c      	b.n	800f424 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	6818      	ldr	r0, [r3, #0]
 800f3ee:	683b      	ldr	r3, [r7, #0]
 800f3f0:	6859      	ldr	r1, [r3, #4]
 800f3f2:	683b      	ldr	r3, [r7, #0]
 800f3f4:	68db      	ldr	r3, [r3, #12]
 800f3f6:	461a      	mov	r2, r3
 800f3f8:	f000 fbc4 	bl	800fb84 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	2140      	movs	r1, #64	; 0x40
 800f402:	4618      	mov	r0, r3
 800f404:	f000 fc1e 	bl	800fc44 <TIM_ITRx_SetConfig>
      break;
 800f408:	e00c      	b.n	800f424 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	681a      	ldr	r2, [r3, #0]
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	4619      	mov	r1, r3
 800f414:	4610      	mov	r0, r2
 800f416:	f000 fc15 	bl	800fc44 <TIM_ITRx_SetConfig>
      break;
 800f41a:	e003      	b.n	800f424 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800f41c:	2301      	movs	r3, #1
 800f41e:	73fb      	strb	r3, [r7, #15]
      break;
 800f420:	e000      	b.n	800f424 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800f422:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	2201      	movs	r2, #1
 800f428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	2200      	movs	r2, #0
 800f430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f434:	7bfb      	ldrb	r3, [r7, #15]
}
 800f436:	4618      	mov	r0, r3
 800f438:	3710      	adds	r7, #16
 800f43a:	46bd      	mov	sp, r7
 800f43c:	bd80      	pop	{r7, pc}
 800f43e:	bf00      	nop
 800f440:	ffceff88 	.word	0xffceff88
 800f444:	00100040 	.word	0x00100040
 800f448:	00100030 	.word	0x00100030
 800f44c:	00100020 	.word	0x00100020

0800f450 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f450:	b480      	push	{r7}
 800f452:	b083      	sub	sp, #12
 800f454:	af00      	add	r7, sp, #0
 800f456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f458:	bf00      	nop
 800f45a:	370c      	adds	r7, #12
 800f45c:	46bd      	mov	sp, r7
 800f45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f462:	4770      	bx	lr

0800f464 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f464:	b480      	push	{r7}
 800f466:	b083      	sub	sp, #12
 800f468:	af00      	add	r7, sp, #0
 800f46a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f46c:	bf00      	nop
 800f46e:	370c      	adds	r7, #12
 800f470:	46bd      	mov	sp, r7
 800f472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f476:	4770      	bx	lr

0800f478 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f478:	b480      	push	{r7}
 800f47a:	b083      	sub	sp, #12
 800f47c:	af00      	add	r7, sp, #0
 800f47e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f480:	bf00      	nop
 800f482:	370c      	adds	r7, #12
 800f484:	46bd      	mov	sp, r7
 800f486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f48a:	4770      	bx	lr

0800f48c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f48c:	b480      	push	{r7}
 800f48e:	b085      	sub	sp, #20
 800f490:	af00      	add	r7, sp, #0
 800f492:	6078      	str	r0, [r7, #4]
 800f494:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	4a46      	ldr	r2, [pc, #280]	; (800f5b8 <TIM_Base_SetConfig+0x12c>)
 800f4a0:	4293      	cmp	r3, r2
 800f4a2:	d013      	beq.n	800f4cc <TIM_Base_SetConfig+0x40>
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f4aa:	d00f      	beq.n	800f4cc <TIM_Base_SetConfig+0x40>
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	4a43      	ldr	r2, [pc, #268]	; (800f5bc <TIM_Base_SetConfig+0x130>)
 800f4b0:	4293      	cmp	r3, r2
 800f4b2:	d00b      	beq.n	800f4cc <TIM_Base_SetConfig+0x40>
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	4a42      	ldr	r2, [pc, #264]	; (800f5c0 <TIM_Base_SetConfig+0x134>)
 800f4b8:	4293      	cmp	r3, r2
 800f4ba:	d007      	beq.n	800f4cc <TIM_Base_SetConfig+0x40>
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	4a41      	ldr	r2, [pc, #260]	; (800f5c4 <TIM_Base_SetConfig+0x138>)
 800f4c0:	4293      	cmp	r3, r2
 800f4c2:	d003      	beq.n	800f4cc <TIM_Base_SetConfig+0x40>
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	4a40      	ldr	r2, [pc, #256]	; (800f5c8 <TIM_Base_SetConfig+0x13c>)
 800f4c8:	4293      	cmp	r3, r2
 800f4ca:	d108      	bne.n	800f4de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f4d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f4d4:	683b      	ldr	r3, [r7, #0]
 800f4d6:	685b      	ldr	r3, [r3, #4]
 800f4d8:	68fa      	ldr	r2, [r7, #12]
 800f4da:	4313      	orrs	r3, r2
 800f4dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	4a35      	ldr	r2, [pc, #212]	; (800f5b8 <TIM_Base_SetConfig+0x12c>)
 800f4e2:	4293      	cmp	r3, r2
 800f4e4:	d01f      	beq.n	800f526 <TIM_Base_SetConfig+0x9a>
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f4ec:	d01b      	beq.n	800f526 <TIM_Base_SetConfig+0x9a>
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	4a32      	ldr	r2, [pc, #200]	; (800f5bc <TIM_Base_SetConfig+0x130>)
 800f4f2:	4293      	cmp	r3, r2
 800f4f4:	d017      	beq.n	800f526 <TIM_Base_SetConfig+0x9a>
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	4a31      	ldr	r2, [pc, #196]	; (800f5c0 <TIM_Base_SetConfig+0x134>)
 800f4fa:	4293      	cmp	r3, r2
 800f4fc:	d013      	beq.n	800f526 <TIM_Base_SetConfig+0x9a>
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	4a30      	ldr	r2, [pc, #192]	; (800f5c4 <TIM_Base_SetConfig+0x138>)
 800f502:	4293      	cmp	r3, r2
 800f504:	d00f      	beq.n	800f526 <TIM_Base_SetConfig+0x9a>
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	4a2f      	ldr	r2, [pc, #188]	; (800f5c8 <TIM_Base_SetConfig+0x13c>)
 800f50a:	4293      	cmp	r3, r2
 800f50c:	d00b      	beq.n	800f526 <TIM_Base_SetConfig+0x9a>
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	4a2e      	ldr	r2, [pc, #184]	; (800f5cc <TIM_Base_SetConfig+0x140>)
 800f512:	4293      	cmp	r3, r2
 800f514:	d007      	beq.n	800f526 <TIM_Base_SetConfig+0x9a>
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	4a2d      	ldr	r2, [pc, #180]	; (800f5d0 <TIM_Base_SetConfig+0x144>)
 800f51a:	4293      	cmp	r3, r2
 800f51c:	d003      	beq.n	800f526 <TIM_Base_SetConfig+0x9a>
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	4a2c      	ldr	r2, [pc, #176]	; (800f5d4 <TIM_Base_SetConfig+0x148>)
 800f522:	4293      	cmp	r3, r2
 800f524:	d108      	bne.n	800f538 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f52c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	68db      	ldr	r3, [r3, #12]
 800f532:	68fa      	ldr	r2, [r7, #12]
 800f534:	4313      	orrs	r3, r2
 800f536:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f53e:	683b      	ldr	r3, [r7, #0]
 800f540:	695b      	ldr	r3, [r3, #20]
 800f542:	4313      	orrs	r3, r2
 800f544:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	68fa      	ldr	r2, [r7, #12]
 800f54a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f54c:	683b      	ldr	r3, [r7, #0]
 800f54e:	689a      	ldr	r2, [r3, #8]
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f554:	683b      	ldr	r3, [r7, #0]
 800f556:	681a      	ldr	r2, [r3, #0]
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	4a16      	ldr	r2, [pc, #88]	; (800f5b8 <TIM_Base_SetConfig+0x12c>)
 800f560:	4293      	cmp	r3, r2
 800f562:	d00f      	beq.n	800f584 <TIM_Base_SetConfig+0xf8>
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	4a18      	ldr	r2, [pc, #96]	; (800f5c8 <TIM_Base_SetConfig+0x13c>)
 800f568:	4293      	cmp	r3, r2
 800f56a:	d00b      	beq.n	800f584 <TIM_Base_SetConfig+0xf8>
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	4a17      	ldr	r2, [pc, #92]	; (800f5cc <TIM_Base_SetConfig+0x140>)
 800f570:	4293      	cmp	r3, r2
 800f572:	d007      	beq.n	800f584 <TIM_Base_SetConfig+0xf8>
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	4a16      	ldr	r2, [pc, #88]	; (800f5d0 <TIM_Base_SetConfig+0x144>)
 800f578:	4293      	cmp	r3, r2
 800f57a:	d003      	beq.n	800f584 <TIM_Base_SetConfig+0xf8>
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	4a15      	ldr	r2, [pc, #84]	; (800f5d4 <TIM_Base_SetConfig+0x148>)
 800f580:	4293      	cmp	r3, r2
 800f582:	d103      	bne.n	800f58c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f584:	683b      	ldr	r3, [r7, #0]
 800f586:	691a      	ldr	r2, [r3, #16]
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	2201      	movs	r2, #1
 800f590:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	691b      	ldr	r3, [r3, #16]
 800f596:	f003 0301 	and.w	r3, r3, #1
 800f59a:	2b01      	cmp	r3, #1
 800f59c:	d105      	bne.n	800f5aa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	691b      	ldr	r3, [r3, #16]
 800f5a2:	f023 0201 	bic.w	r2, r3, #1
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	611a      	str	r2, [r3, #16]
  }
}
 800f5aa:	bf00      	nop
 800f5ac:	3714      	adds	r7, #20
 800f5ae:	46bd      	mov	sp, r7
 800f5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b4:	4770      	bx	lr
 800f5b6:	bf00      	nop
 800f5b8:	40010000 	.word	0x40010000
 800f5bc:	40000400 	.word	0x40000400
 800f5c0:	40000800 	.word	0x40000800
 800f5c4:	40000c00 	.word	0x40000c00
 800f5c8:	40010400 	.word	0x40010400
 800f5cc:	40014000 	.word	0x40014000
 800f5d0:	40014400 	.word	0x40014400
 800f5d4:	40014800 	.word	0x40014800

0800f5d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f5d8:	b480      	push	{r7}
 800f5da:	b087      	sub	sp, #28
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	6078      	str	r0, [r7, #4]
 800f5e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	6a1b      	ldr	r3, [r3, #32]
 800f5e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	6a1b      	ldr	r3, [r3, #32]
 800f5ec:	f023 0201 	bic.w	r2, r3, #1
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	685b      	ldr	r3, [r3, #4]
 800f5f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	699b      	ldr	r3, [r3, #24]
 800f5fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f600:	68fa      	ldr	r2, [r7, #12]
 800f602:	4b37      	ldr	r3, [pc, #220]	; (800f6e0 <TIM_OC1_SetConfig+0x108>)
 800f604:	4013      	ands	r3, r2
 800f606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	f023 0303 	bic.w	r3, r3, #3
 800f60e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f610:	683b      	ldr	r3, [r7, #0]
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	68fa      	ldr	r2, [r7, #12]
 800f616:	4313      	orrs	r3, r2
 800f618:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f61a:	697b      	ldr	r3, [r7, #20]
 800f61c:	f023 0302 	bic.w	r3, r3, #2
 800f620:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f622:	683b      	ldr	r3, [r7, #0]
 800f624:	689b      	ldr	r3, [r3, #8]
 800f626:	697a      	ldr	r2, [r7, #20]
 800f628:	4313      	orrs	r3, r2
 800f62a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	4a2d      	ldr	r2, [pc, #180]	; (800f6e4 <TIM_OC1_SetConfig+0x10c>)
 800f630:	4293      	cmp	r3, r2
 800f632:	d00f      	beq.n	800f654 <TIM_OC1_SetConfig+0x7c>
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	4a2c      	ldr	r2, [pc, #176]	; (800f6e8 <TIM_OC1_SetConfig+0x110>)
 800f638:	4293      	cmp	r3, r2
 800f63a:	d00b      	beq.n	800f654 <TIM_OC1_SetConfig+0x7c>
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	4a2b      	ldr	r2, [pc, #172]	; (800f6ec <TIM_OC1_SetConfig+0x114>)
 800f640:	4293      	cmp	r3, r2
 800f642:	d007      	beq.n	800f654 <TIM_OC1_SetConfig+0x7c>
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	4a2a      	ldr	r2, [pc, #168]	; (800f6f0 <TIM_OC1_SetConfig+0x118>)
 800f648:	4293      	cmp	r3, r2
 800f64a:	d003      	beq.n	800f654 <TIM_OC1_SetConfig+0x7c>
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	4a29      	ldr	r2, [pc, #164]	; (800f6f4 <TIM_OC1_SetConfig+0x11c>)
 800f650:	4293      	cmp	r3, r2
 800f652:	d10c      	bne.n	800f66e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f654:	697b      	ldr	r3, [r7, #20]
 800f656:	f023 0308 	bic.w	r3, r3, #8
 800f65a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	68db      	ldr	r3, [r3, #12]
 800f660:	697a      	ldr	r2, [r7, #20]
 800f662:	4313      	orrs	r3, r2
 800f664:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f666:	697b      	ldr	r3, [r7, #20]
 800f668:	f023 0304 	bic.w	r3, r3, #4
 800f66c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	4a1c      	ldr	r2, [pc, #112]	; (800f6e4 <TIM_OC1_SetConfig+0x10c>)
 800f672:	4293      	cmp	r3, r2
 800f674:	d00f      	beq.n	800f696 <TIM_OC1_SetConfig+0xbe>
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	4a1b      	ldr	r2, [pc, #108]	; (800f6e8 <TIM_OC1_SetConfig+0x110>)
 800f67a:	4293      	cmp	r3, r2
 800f67c:	d00b      	beq.n	800f696 <TIM_OC1_SetConfig+0xbe>
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	4a1a      	ldr	r2, [pc, #104]	; (800f6ec <TIM_OC1_SetConfig+0x114>)
 800f682:	4293      	cmp	r3, r2
 800f684:	d007      	beq.n	800f696 <TIM_OC1_SetConfig+0xbe>
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	4a19      	ldr	r2, [pc, #100]	; (800f6f0 <TIM_OC1_SetConfig+0x118>)
 800f68a:	4293      	cmp	r3, r2
 800f68c:	d003      	beq.n	800f696 <TIM_OC1_SetConfig+0xbe>
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	4a18      	ldr	r2, [pc, #96]	; (800f6f4 <TIM_OC1_SetConfig+0x11c>)
 800f692:	4293      	cmp	r3, r2
 800f694:	d111      	bne.n	800f6ba <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f696:	693b      	ldr	r3, [r7, #16]
 800f698:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f69c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f69e:	693b      	ldr	r3, [r7, #16]
 800f6a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f6a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f6a6:	683b      	ldr	r3, [r7, #0]
 800f6a8:	695b      	ldr	r3, [r3, #20]
 800f6aa:	693a      	ldr	r2, [r7, #16]
 800f6ac:	4313      	orrs	r3, r2
 800f6ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f6b0:	683b      	ldr	r3, [r7, #0]
 800f6b2:	699b      	ldr	r3, [r3, #24]
 800f6b4:	693a      	ldr	r2, [r7, #16]
 800f6b6:	4313      	orrs	r3, r2
 800f6b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	693a      	ldr	r2, [r7, #16]
 800f6be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	68fa      	ldr	r2, [r7, #12]
 800f6c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f6c6:	683b      	ldr	r3, [r7, #0]
 800f6c8:	685a      	ldr	r2, [r3, #4]
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	697a      	ldr	r2, [r7, #20]
 800f6d2:	621a      	str	r2, [r3, #32]
}
 800f6d4:	bf00      	nop
 800f6d6:	371c      	adds	r7, #28
 800f6d8:	46bd      	mov	sp, r7
 800f6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6de:	4770      	bx	lr
 800f6e0:	fffeff8f 	.word	0xfffeff8f
 800f6e4:	40010000 	.word	0x40010000
 800f6e8:	40010400 	.word	0x40010400
 800f6ec:	40014000 	.word	0x40014000
 800f6f0:	40014400 	.word	0x40014400
 800f6f4:	40014800 	.word	0x40014800

0800f6f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f6f8:	b480      	push	{r7}
 800f6fa:	b087      	sub	sp, #28
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	6078      	str	r0, [r7, #4]
 800f700:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	6a1b      	ldr	r3, [r3, #32]
 800f706:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	6a1b      	ldr	r3, [r3, #32]
 800f70c:	f023 0210 	bic.w	r2, r3, #16
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	685b      	ldr	r3, [r3, #4]
 800f718:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	699b      	ldr	r3, [r3, #24]
 800f71e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f720:	68fa      	ldr	r2, [r7, #12]
 800f722:	4b34      	ldr	r3, [pc, #208]	; (800f7f4 <TIM_OC2_SetConfig+0xfc>)
 800f724:	4013      	ands	r3, r2
 800f726:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f72e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f730:	683b      	ldr	r3, [r7, #0]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	021b      	lsls	r3, r3, #8
 800f736:	68fa      	ldr	r2, [r7, #12]
 800f738:	4313      	orrs	r3, r2
 800f73a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f73c:	697b      	ldr	r3, [r7, #20]
 800f73e:	f023 0320 	bic.w	r3, r3, #32
 800f742:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f744:	683b      	ldr	r3, [r7, #0]
 800f746:	689b      	ldr	r3, [r3, #8]
 800f748:	011b      	lsls	r3, r3, #4
 800f74a:	697a      	ldr	r2, [r7, #20]
 800f74c:	4313      	orrs	r3, r2
 800f74e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	4a29      	ldr	r2, [pc, #164]	; (800f7f8 <TIM_OC2_SetConfig+0x100>)
 800f754:	4293      	cmp	r3, r2
 800f756:	d003      	beq.n	800f760 <TIM_OC2_SetConfig+0x68>
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	4a28      	ldr	r2, [pc, #160]	; (800f7fc <TIM_OC2_SetConfig+0x104>)
 800f75c:	4293      	cmp	r3, r2
 800f75e:	d10d      	bne.n	800f77c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f760:	697b      	ldr	r3, [r7, #20]
 800f762:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f766:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f768:	683b      	ldr	r3, [r7, #0]
 800f76a:	68db      	ldr	r3, [r3, #12]
 800f76c:	011b      	lsls	r3, r3, #4
 800f76e:	697a      	ldr	r2, [r7, #20]
 800f770:	4313      	orrs	r3, r2
 800f772:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f774:	697b      	ldr	r3, [r7, #20]
 800f776:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f77a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	4a1e      	ldr	r2, [pc, #120]	; (800f7f8 <TIM_OC2_SetConfig+0x100>)
 800f780:	4293      	cmp	r3, r2
 800f782:	d00f      	beq.n	800f7a4 <TIM_OC2_SetConfig+0xac>
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	4a1d      	ldr	r2, [pc, #116]	; (800f7fc <TIM_OC2_SetConfig+0x104>)
 800f788:	4293      	cmp	r3, r2
 800f78a:	d00b      	beq.n	800f7a4 <TIM_OC2_SetConfig+0xac>
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	4a1c      	ldr	r2, [pc, #112]	; (800f800 <TIM_OC2_SetConfig+0x108>)
 800f790:	4293      	cmp	r3, r2
 800f792:	d007      	beq.n	800f7a4 <TIM_OC2_SetConfig+0xac>
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	4a1b      	ldr	r2, [pc, #108]	; (800f804 <TIM_OC2_SetConfig+0x10c>)
 800f798:	4293      	cmp	r3, r2
 800f79a:	d003      	beq.n	800f7a4 <TIM_OC2_SetConfig+0xac>
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	4a1a      	ldr	r2, [pc, #104]	; (800f808 <TIM_OC2_SetConfig+0x110>)
 800f7a0:	4293      	cmp	r3, r2
 800f7a2:	d113      	bne.n	800f7cc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f7a4:	693b      	ldr	r3, [r7, #16]
 800f7a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f7aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f7ac:	693b      	ldr	r3, [r7, #16]
 800f7ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f7b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f7b4:	683b      	ldr	r3, [r7, #0]
 800f7b6:	695b      	ldr	r3, [r3, #20]
 800f7b8:	009b      	lsls	r3, r3, #2
 800f7ba:	693a      	ldr	r2, [r7, #16]
 800f7bc:	4313      	orrs	r3, r2
 800f7be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f7c0:	683b      	ldr	r3, [r7, #0]
 800f7c2:	699b      	ldr	r3, [r3, #24]
 800f7c4:	009b      	lsls	r3, r3, #2
 800f7c6:	693a      	ldr	r2, [r7, #16]
 800f7c8:	4313      	orrs	r3, r2
 800f7ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	693a      	ldr	r2, [r7, #16]
 800f7d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	68fa      	ldr	r2, [r7, #12]
 800f7d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f7d8:	683b      	ldr	r3, [r7, #0]
 800f7da:	685a      	ldr	r2, [r3, #4]
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	697a      	ldr	r2, [r7, #20]
 800f7e4:	621a      	str	r2, [r3, #32]
}
 800f7e6:	bf00      	nop
 800f7e8:	371c      	adds	r7, #28
 800f7ea:	46bd      	mov	sp, r7
 800f7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f0:	4770      	bx	lr
 800f7f2:	bf00      	nop
 800f7f4:	feff8fff 	.word	0xfeff8fff
 800f7f8:	40010000 	.word	0x40010000
 800f7fc:	40010400 	.word	0x40010400
 800f800:	40014000 	.word	0x40014000
 800f804:	40014400 	.word	0x40014400
 800f808:	40014800 	.word	0x40014800

0800f80c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f80c:	b480      	push	{r7}
 800f80e:	b087      	sub	sp, #28
 800f810:	af00      	add	r7, sp, #0
 800f812:	6078      	str	r0, [r7, #4]
 800f814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	6a1b      	ldr	r3, [r3, #32]
 800f81a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	6a1b      	ldr	r3, [r3, #32]
 800f820:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	685b      	ldr	r3, [r3, #4]
 800f82c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	69db      	ldr	r3, [r3, #28]
 800f832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f834:	68fa      	ldr	r2, [r7, #12]
 800f836:	4b33      	ldr	r3, [pc, #204]	; (800f904 <TIM_OC3_SetConfig+0xf8>)
 800f838:	4013      	ands	r3, r2
 800f83a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	f023 0303 	bic.w	r3, r3, #3
 800f842:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f844:	683b      	ldr	r3, [r7, #0]
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	68fa      	ldr	r2, [r7, #12]
 800f84a:	4313      	orrs	r3, r2
 800f84c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f84e:	697b      	ldr	r3, [r7, #20]
 800f850:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f854:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	689b      	ldr	r3, [r3, #8]
 800f85a:	021b      	lsls	r3, r3, #8
 800f85c:	697a      	ldr	r2, [r7, #20]
 800f85e:	4313      	orrs	r3, r2
 800f860:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	4a28      	ldr	r2, [pc, #160]	; (800f908 <TIM_OC3_SetConfig+0xfc>)
 800f866:	4293      	cmp	r3, r2
 800f868:	d003      	beq.n	800f872 <TIM_OC3_SetConfig+0x66>
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	4a27      	ldr	r2, [pc, #156]	; (800f90c <TIM_OC3_SetConfig+0x100>)
 800f86e:	4293      	cmp	r3, r2
 800f870:	d10d      	bne.n	800f88e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f872:	697b      	ldr	r3, [r7, #20]
 800f874:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f878:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f87a:	683b      	ldr	r3, [r7, #0]
 800f87c:	68db      	ldr	r3, [r3, #12]
 800f87e:	021b      	lsls	r3, r3, #8
 800f880:	697a      	ldr	r2, [r7, #20]
 800f882:	4313      	orrs	r3, r2
 800f884:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f886:	697b      	ldr	r3, [r7, #20]
 800f888:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f88c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	4a1d      	ldr	r2, [pc, #116]	; (800f908 <TIM_OC3_SetConfig+0xfc>)
 800f892:	4293      	cmp	r3, r2
 800f894:	d00f      	beq.n	800f8b6 <TIM_OC3_SetConfig+0xaa>
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	4a1c      	ldr	r2, [pc, #112]	; (800f90c <TIM_OC3_SetConfig+0x100>)
 800f89a:	4293      	cmp	r3, r2
 800f89c:	d00b      	beq.n	800f8b6 <TIM_OC3_SetConfig+0xaa>
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	4a1b      	ldr	r2, [pc, #108]	; (800f910 <TIM_OC3_SetConfig+0x104>)
 800f8a2:	4293      	cmp	r3, r2
 800f8a4:	d007      	beq.n	800f8b6 <TIM_OC3_SetConfig+0xaa>
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	4a1a      	ldr	r2, [pc, #104]	; (800f914 <TIM_OC3_SetConfig+0x108>)
 800f8aa:	4293      	cmp	r3, r2
 800f8ac:	d003      	beq.n	800f8b6 <TIM_OC3_SetConfig+0xaa>
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	4a19      	ldr	r2, [pc, #100]	; (800f918 <TIM_OC3_SetConfig+0x10c>)
 800f8b2:	4293      	cmp	r3, r2
 800f8b4:	d113      	bne.n	800f8de <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f8b6:	693b      	ldr	r3, [r7, #16]
 800f8b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f8bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f8be:	693b      	ldr	r3, [r7, #16]
 800f8c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f8c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f8c6:	683b      	ldr	r3, [r7, #0]
 800f8c8:	695b      	ldr	r3, [r3, #20]
 800f8ca:	011b      	lsls	r3, r3, #4
 800f8cc:	693a      	ldr	r2, [r7, #16]
 800f8ce:	4313      	orrs	r3, r2
 800f8d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f8d2:	683b      	ldr	r3, [r7, #0]
 800f8d4:	699b      	ldr	r3, [r3, #24]
 800f8d6:	011b      	lsls	r3, r3, #4
 800f8d8:	693a      	ldr	r2, [r7, #16]
 800f8da:	4313      	orrs	r3, r2
 800f8dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	693a      	ldr	r2, [r7, #16]
 800f8e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	68fa      	ldr	r2, [r7, #12]
 800f8e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f8ea:	683b      	ldr	r3, [r7, #0]
 800f8ec:	685a      	ldr	r2, [r3, #4]
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	697a      	ldr	r2, [r7, #20]
 800f8f6:	621a      	str	r2, [r3, #32]
}
 800f8f8:	bf00      	nop
 800f8fa:	371c      	adds	r7, #28
 800f8fc:	46bd      	mov	sp, r7
 800f8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f902:	4770      	bx	lr
 800f904:	fffeff8f 	.word	0xfffeff8f
 800f908:	40010000 	.word	0x40010000
 800f90c:	40010400 	.word	0x40010400
 800f910:	40014000 	.word	0x40014000
 800f914:	40014400 	.word	0x40014400
 800f918:	40014800 	.word	0x40014800

0800f91c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f91c:	b480      	push	{r7}
 800f91e:	b087      	sub	sp, #28
 800f920:	af00      	add	r7, sp, #0
 800f922:	6078      	str	r0, [r7, #4]
 800f924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	6a1b      	ldr	r3, [r3, #32]
 800f92a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	6a1b      	ldr	r3, [r3, #32]
 800f930:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	685b      	ldr	r3, [r3, #4]
 800f93c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	69db      	ldr	r3, [r3, #28]
 800f942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f944:	68fa      	ldr	r2, [r7, #12]
 800f946:	4b24      	ldr	r3, [pc, #144]	; (800f9d8 <TIM_OC4_SetConfig+0xbc>)
 800f948:	4013      	ands	r3, r2
 800f94a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f952:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f954:	683b      	ldr	r3, [r7, #0]
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	021b      	lsls	r3, r3, #8
 800f95a:	68fa      	ldr	r2, [r7, #12]
 800f95c:	4313      	orrs	r3, r2
 800f95e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f960:	693b      	ldr	r3, [r7, #16]
 800f962:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f966:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f968:	683b      	ldr	r3, [r7, #0]
 800f96a:	689b      	ldr	r3, [r3, #8]
 800f96c:	031b      	lsls	r3, r3, #12
 800f96e:	693a      	ldr	r2, [r7, #16]
 800f970:	4313      	orrs	r3, r2
 800f972:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	4a19      	ldr	r2, [pc, #100]	; (800f9dc <TIM_OC4_SetConfig+0xc0>)
 800f978:	4293      	cmp	r3, r2
 800f97a:	d00f      	beq.n	800f99c <TIM_OC4_SetConfig+0x80>
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	4a18      	ldr	r2, [pc, #96]	; (800f9e0 <TIM_OC4_SetConfig+0xc4>)
 800f980:	4293      	cmp	r3, r2
 800f982:	d00b      	beq.n	800f99c <TIM_OC4_SetConfig+0x80>
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	4a17      	ldr	r2, [pc, #92]	; (800f9e4 <TIM_OC4_SetConfig+0xc8>)
 800f988:	4293      	cmp	r3, r2
 800f98a:	d007      	beq.n	800f99c <TIM_OC4_SetConfig+0x80>
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	4a16      	ldr	r2, [pc, #88]	; (800f9e8 <TIM_OC4_SetConfig+0xcc>)
 800f990:	4293      	cmp	r3, r2
 800f992:	d003      	beq.n	800f99c <TIM_OC4_SetConfig+0x80>
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	4a15      	ldr	r2, [pc, #84]	; (800f9ec <TIM_OC4_SetConfig+0xd0>)
 800f998:	4293      	cmp	r3, r2
 800f99a:	d109      	bne.n	800f9b0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f99c:	697b      	ldr	r3, [r7, #20]
 800f99e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f9a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	695b      	ldr	r3, [r3, #20]
 800f9a8:	019b      	lsls	r3, r3, #6
 800f9aa:	697a      	ldr	r2, [r7, #20]
 800f9ac:	4313      	orrs	r3, r2
 800f9ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	697a      	ldr	r2, [r7, #20]
 800f9b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	68fa      	ldr	r2, [r7, #12]
 800f9ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f9bc:	683b      	ldr	r3, [r7, #0]
 800f9be:	685a      	ldr	r2, [r3, #4]
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	693a      	ldr	r2, [r7, #16]
 800f9c8:	621a      	str	r2, [r3, #32]
}
 800f9ca:	bf00      	nop
 800f9cc:	371c      	adds	r7, #28
 800f9ce:	46bd      	mov	sp, r7
 800f9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d4:	4770      	bx	lr
 800f9d6:	bf00      	nop
 800f9d8:	feff8fff 	.word	0xfeff8fff
 800f9dc:	40010000 	.word	0x40010000
 800f9e0:	40010400 	.word	0x40010400
 800f9e4:	40014000 	.word	0x40014000
 800f9e8:	40014400 	.word	0x40014400
 800f9ec:	40014800 	.word	0x40014800

0800f9f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f9f0:	b480      	push	{r7}
 800f9f2:	b087      	sub	sp, #28
 800f9f4:	af00      	add	r7, sp, #0
 800f9f6:	6078      	str	r0, [r7, #4]
 800f9f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	6a1b      	ldr	r3, [r3, #32]
 800f9fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	6a1b      	ldr	r3, [r3, #32]
 800fa04:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	685b      	ldr	r3, [r3, #4]
 800fa10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fa16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800fa18:	68fa      	ldr	r2, [r7, #12]
 800fa1a:	4b21      	ldr	r3, [pc, #132]	; (800faa0 <TIM_OC5_SetConfig+0xb0>)
 800fa1c:	4013      	ands	r3, r2
 800fa1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fa20:	683b      	ldr	r3, [r7, #0]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	68fa      	ldr	r2, [r7, #12]
 800fa26:	4313      	orrs	r3, r2
 800fa28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800fa2a:	693b      	ldr	r3, [r7, #16]
 800fa2c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800fa30:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800fa32:	683b      	ldr	r3, [r7, #0]
 800fa34:	689b      	ldr	r3, [r3, #8]
 800fa36:	041b      	lsls	r3, r3, #16
 800fa38:	693a      	ldr	r2, [r7, #16]
 800fa3a:	4313      	orrs	r3, r2
 800fa3c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	4a18      	ldr	r2, [pc, #96]	; (800faa4 <TIM_OC5_SetConfig+0xb4>)
 800fa42:	4293      	cmp	r3, r2
 800fa44:	d00f      	beq.n	800fa66 <TIM_OC5_SetConfig+0x76>
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	4a17      	ldr	r2, [pc, #92]	; (800faa8 <TIM_OC5_SetConfig+0xb8>)
 800fa4a:	4293      	cmp	r3, r2
 800fa4c:	d00b      	beq.n	800fa66 <TIM_OC5_SetConfig+0x76>
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	4a16      	ldr	r2, [pc, #88]	; (800faac <TIM_OC5_SetConfig+0xbc>)
 800fa52:	4293      	cmp	r3, r2
 800fa54:	d007      	beq.n	800fa66 <TIM_OC5_SetConfig+0x76>
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	4a15      	ldr	r2, [pc, #84]	; (800fab0 <TIM_OC5_SetConfig+0xc0>)
 800fa5a:	4293      	cmp	r3, r2
 800fa5c:	d003      	beq.n	800fa66 <TIM_OC5_SetConfig+0x76>
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	4a14      	ldr	r2, [pc, #80]	; (800fab4 <TIM_OC5_SetConfig+0xc4>)
 800fa62:	4293      	cmp	r3, r2
 800fa64:	d109      	bne.n	800fa7a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800fa66:	697b      	ldr	r3, [r7, #20]
 800fa68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fa6c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800fa6e:	683b      	ldr	r3, [r7, #0]
 800fa70:	695b      	ldr	r3, [r3, #20]
 800fa72:	021b      	lsls	r3, r3, #8
 800fa74:	697a      	ldr	r2, [r7, #20]
 800fa76:	4313      	orrs	r3, r2
 800fa78:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	697a      	ldr	r2, [r7, #20]
 800fa7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	68fa      	ldr	r2, [r7, #12]
 800fa84:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800fa86:	683b      	ldr	r3, [r7, #0]
 800fa88:	685a      	ldr	r2, [r3, #4]
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	693a      	ldr	r2, [r7, #16]
 800fa92:	621a      	str	r2, [r3, #32]
}
 800fa94:	bf00      	nop
 800fa96:	371c      	adds	r7, #28
 800fa98:	46bd      	mov	sp, r7
 800fa9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa9e:	4770      	bx	lr
 800faa0:	fffeff8f 	.word	0xfffeff8f
 800faa4:	40010000 	.word	0x40010000
 800faa8:	40010400 	.word	0x40010400
 800faac:	40014000 	.word	0x40014000
 800fab0:	40014400 	.word	0x40014400
 800fab4:	40014800 	.word	0x40014800

0800fab8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800fab8:	b480      	push	{r7}
 800faba:	b087      	sub	sp, #28
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	6078      	str	r0, [r7, #4]
 800fac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	6a1b      	ldr	r3, [r3, #32]
 800fac6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	6a1b      	ldr	r3, [r3, #32]
 800facc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	685b      	ldr	r3, [r3, #4]
 800fad8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800fae0:	68fa      	ldr	r2, [r7, #12]
 800fae2:	4b22      	ldr	r3, [pc, #136]	; (800fb6c <TIM_OC6_SetConfig+0xb4>)
 800fae4:	4013      	ands	r3, r2
 800fae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fae8:	683b      	ldr	r3, [r7, #0]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	021b      	lsls	r3, r3, #8
 800faee:	68fa      	ldr	r2, [r7, #12]
 800faf0:	4313      	orrs	r3, r2
 800faf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800faf4:	693b      	ldr	r3, [r7, #16]
 800faf6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800fafa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800fafc:	683b      	ldr	r3, [r7, #0]
 800fafe:	689b      	ldr	r3, [r3, #8]
 800fb00:	051b      	lsls	r3, r3, #20
 800fb02:	693a      	ldr	r2, [r7, #16]
 800fb04:	4313      	orrs	r3, r2
 800fb06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	4a19      	ldr	r2, [pc, #100]	; (800fb70 <TIM_OC6_SetConfig+0xb8>)
 800fb0c:	4293      	cmp	r3, r2
 800fb0e:	d00f      	beq.n	800fb30 <TIM_OC6_SetConfig+0x78>
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	4a18      	ldr	r2, [pc, #96]	; (800fb74 <TIM_OC6_SetConfig+0xbc>)
 800fb14:	4293      	cmp	r3, r2
 800fb16:	d00b      	beq.n	800fb30 <TIM_OC6_SetConfig+0x78>
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	4a17      	ldr	r2, [pc, #92]	; (800fb78 <TIM_OC6_SetConfig+0xc0>)
 800fb1c:	4293      	cmp	r3, r2
 800fb1e:	d007      	beq.n	800fb30 <TIM_OC6_SetConfig+0x78>
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	4a16      	ldr	r2, [pc, #88]	; (800fb7c <TIM_OC6_SetConfig+0xc4>)
 800fb24:	4293      	cmp	r3, r2
 800fb26:	d003      	beq.n	800fb30 <TIM_OC6_SetConfig+0x78>
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	4a15      	ldr	r2, [pc, #84]	; (800fb80 <TIM_OC6_SetConfig+0xc8>)
 800fb2c:	4293      	cmp	r3, r2
 800fb2e:	d109      	bne.n	800fb44 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800fb30:	697b      	ldr	r3, [r7, #20]
 800fb32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800fb36:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800fb38:	683b      	ldr	r3, [r7, #0]
 800fb3a:	695b      	ldr	r3, [r3, #20]
 800fb3c:	029b      	lsls	r3, r3, #10
 800fb3e:	697a      	ldr	r2, [r7, #20]
 800fb40:	4313      	orrs	r3, r2
 800fb42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	697a      	ldr	r2, [r7, #20]
 800fb48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	68fa      	ldr	r2, [r7, #12]
 800fb4e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800fb50:	683b      	ldr	r3, [r7, #0]
 800fb52:	685a      	ldr	r2, [r3, #4]
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	693a      	ldr	r2, [r7, #16]
 800fb5c:	621a      	str	r2, [r3, #32]
}
 800fb5e:	bf00      	nop
 800fb60:	371c      	adds	r7, #28
 800fb62:	46bd      	mov	sp, r7
 800fb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb68:	4770      	bx	lr
 800fb6a:	bf00      	nop
 800fb6c:	feff8fff 	.word	0xfeff8fff
 800fb70:	40010000 	.word	0x40010000
 800fb74:	40010400 	.word	0x40010400
 800fb78:	40014000 	.word	0x40014000
 800fb7c:	40014400 	.word	0x40014400
 800fb80:	40014800 	.word	0x40014800

0800fb84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fb84:	b480      	push	{r7}
 800fb86:	b087      	sub	sp, #28
 800fb88:	af00      	add	r7, sp, #0
 800fb8a:	60f8      	str	r0, [r7, #12]
 800fb8c:	60b9      	str	r1, [r7, #8]
 800fb8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	6a1b      	ldr	r3, [r3, #32]
 800fb94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fb96:	68fb      	ldr	r3, [r7, #12]
 800fb98:	6a1b      	ldr	r3, [r3, #32]
 800fb9a:	f023 0201 	bic.w	r2, r3, #1
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	699b      	ldr	r3, [r3, #24]
 800fba6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fba8:	693b      	ldr	r3, [r7, #16]
 800fbaa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800fbae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	011b      	lsls	r3, r3, #4
 800fbb4:	693a      	ldr	r2, [r7, #16]
 800fbb6:	4313      	orrs	r3, r2
 800fbb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fbba:	697b      	ldr	r3, [r7, #20]
 800fbbc:	f023 030a 	bic.w	r3, r3, #10
 800fbc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fbc2:	697a      	ldr	r2, [r7, #20]
 800fbc4:	68bb      	ldr	r3, [r7, #8]
 800fbc6:	4313      	orrs	r3, r2
 800fbc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	693a      	ldr	r2, [r7, #16]
 800fbce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fbd0:	68fb      	ldr	r3, [r7, #12]
 800fbd2:	697a      	ldr	r2, [r7, #20]
 800fbd4:	621a      	str	r2, [r3, #32]
}
 800fbd6:	bf00      	nop
 800fbd8:	371c      	adds	r7, #28
 800fbda:	46bd      	mov	sp, r7
 800fbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbe0:	4770      	bx	lr

0800fbe2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fbe2:	b480      	push	{r7}
 800fbe4:	b087      	sub	sp, #28
 800fbe6:	af00      	add	r7, sp, #0
 800fbe8:	60f8      	str	r0, [r7, #12]
 800fbea:	60b9      	str	r1, [r7, #8]
 800fbec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	6a1b      	ldr	r3, [r3, #32]
 800fbf2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	6a1b      	ldr	r3, [r3, #32]
 800fbf8:	f023 0210 	bic.w	r2, r3, #16
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	699b      	ldr	r3, [r3, #24]
 800fc04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fc06:	693b      	ldr	r3, [r7, #16]
 800fc08:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800fc0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	031b      	lsls	r3, r3, #12
 800fc12:	693a      	ldr	r2, [r7, #16]
 800fc14:	4313      	orrs	r3, r2
 800fc16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fc18:	697b      	ldr	r3, [r7, #20]
 800fc1a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800fc1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fc20:	68bb      	ldr	r3, [r7, #8]
 800fc22:	011b      	lsls	r3, r3, #4
 800fc24:	697a      	ldr	r2, [r7, #20]
 800fc26:	4313      	orrs	r3, r2
 800fc28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	693a      	ldr	r2, [r7, #16]
 800fc2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fc30:	68fb      	ldr	r3, [r7, #12]
 800fc32:	697a      	ldr	r2, [r7, #20]
 800fc34:	621a      	str	r2, [r3, #32]
}
 800fc36:	bf00      	nop
 800fc38:	371c      	adds	r7, #28
 800fc3a:	46bd      	mov	sp, r7
 800fc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc40:	4770      	bx	lr
	...

0800fc44 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fc44:	b480      	push	{r7}
 800fc46:	b085      	sub	sp, #20
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
 800fc4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	689b      	ldr	r3, [r3, #8]
 800fc52:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fc54:	68fa      	ldr	r2, [r7, #12]
 800fc56:	4b09      	ldr	r3, [pc, #36]	; (800fc7c <TIM_ITRx_SetConfig+0x38>)
 800fc58:	4013      	ands	r3, r2
 800fc5a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fc5c:	683a      	ldr	r2, [r7, #0]
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	4313      	orrs	r3, r2
 800fc62:	f043 0307 	orr.w	r3, r3, #7
 800fc66:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	68fa      	ldr	r2, [r7, #12]
 800fc6c:	609a      	str	r2, [r3, #8]
}
 800fc6e:	bf00      	nop
 800fc70:	3714      	adds	r7, #20
 800fc72:	46bd      	mov	sp, r7
 800fc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc78:	4770      	bx	lr
 800fc7a:	bf00      	nop
 800fc7c:	ffcfff8f 	.word	0xffcfff8f

0800fc80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fc80:	b480      	push	{r7}
 800fc82:	b087      	sub	sp, #28
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	60f8      	str	r0, [r7, #12]
 800fc88:	60b9      	str	r1, [r7, #8]
 800fc8a:	607a      	str	r2, [r7, #4]
 800fc8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	689b      	ldr	r3, [r3, #8]
 800fc92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fc94:	697b      	ldr	r3, [r7, #20]
 800fc96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800fc9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fc9c:	683b      	ldr	r3, [r7, #0]
 800fc9e:	021a      	lsls	r2, r3, #8
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	431a      	orrs	r2, r3
 800fca4:	68bb      	ldr	r3, [r7, #8]
 800fca6:	4313      	orrs	r3, r2
 800fca8:	697a      	ldr	r2, [r7, #20]
 800fcaa:	4313      	orrs	r3, r2
 800fcac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	697a      	ldr	r2, [r7, #20]
 800fcb2:	609a      	str	r2, [r3, #8]
}
 800fcb4:	bf00      	nop
 800fcb6:	371c      	adds	r7, #28
 800fcb8:	46bd      	mov	sp, r7
 800fcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcbe:	4770      	bx	lr

0800fcc0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800fcc0:	b480      	push	{r7}
 800fcc2:	b087      	sub	sp, #28
 800fcc4:	af00      	add	r7, sp, #0
 800fcc6:	60f8      	str	r0, [r7, #12]
 800fcc8:	60b9      	str	r1, [r7, #8]
 800fcca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fccc:	68bb      	ldr	r3, [r7, #8]
 800fcce:	f003 031f 	and.w	r3, r3, #31
 800fcd2:	2201      	movs	r2, #1
 800fcd4:	fa02 f303 	lsl.w	r3, r2, r3
 800fcd8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	6a1a      	ldr	r2, [r3, #32]
 800fcde:	697b      	ldr	r3, [r7, #20]
 800fce0:	43db      	mvns	r3, r3
 800fce2:	401a      	ands	r2, r3
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	6a1a      	ldr	r2, [r3, #32]
 800fcec:	68bb      	ldr	r3, [r7, #8]
 800fcee:	f003 031f 	and.w	r3, r3, #31
 800fcf2:	6879      	ldr	r1, [r7, #4]
 800fcf4:	fa01 f303 	lsl.w	r3, r1, r3
 800fcf8:	431a      	orrs	r2, r3
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	621a      	str	r2, [r3, #32]
}
 800fcfe:	bf00      	nop
 800fd00:	371c      	adds	r7, #28
 800fd02:	46bd      	mov	sp, r7
 800fd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd08:	4770      	bx	lr
	...

0800fd0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fd0c:	b480      	push	{r7}
 800fd0e:	b085      	sub	sp, #20
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	6078      	str	r0, [r7, #4]
 800fd14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fd1c:	2b01      	cmp	r3, #1
 800fd1e:	d101      	bne.n	800fd24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fd20:	2302      	movs	r3, #2
 800fd22:	e06d      	b.n	800fe00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	2201      	movs	r2, #1
 800fd28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	2202      	movs	r2, #2
 800fd30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	685b      	ldr	r3, [r3, #4]
 800fd3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	689b      	ldr	r3, [r3, #8]
 800fd42:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	4a30      	ldr	r2, [pc, #192]	; (800fe0c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fd4a:	4293      	cmp	r3, r2
 800fd4c:	d004      	beq.n	800fd58 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	4a2f      	ldr	r2, [pc, #188]	; (800fe10 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fd54:	4293      	cmp	r3, r2
 800fd56:	d108      	bne.n	800fd6a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fd58:	68fb      	ldr	r3, [r7, #12]
 800fd5a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800fd5e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fd60:	683b      	ldr	r3, [r7, #0]
 800fd62:	685b      	ldr	r3, [r3, #4]
 800fd64:	68fa      	ldr	r2, [r7, #12]
 800fd66:	4313      	orrs	r3, r2
 800fd68:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fd70:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fd72:	683b      	ldr	r3, [r7, #0]
 800fd74:	681b      	ldr	r3, [r3, #0]
 800fd76:	68fa      	ldr	r2, [r7, #12]
 800fd78:	4313      	orrs	r3, r2
 800fd7a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	68fa      	ldr	r2, [r7, #12]
 800fd82:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	4a20      	ldr	r2, [pc, #128]	; (800fe0c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fd8a:	4293      	cmp	r3, r2
 800fd8c:	d022      	beq.n	800fdd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	681b      	ldr	r3, [r3, #0]
 800fd92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fd96:	d01d      	beq.n	800fdd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	4a1d      	ldr	r2, [pc, #116]	; (800fe14 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800fd9e:	4293      	cmp	r3, r2
 800fda0:	d018      	beq.n	800fdd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	4a1c      	ldr	r2, [pc, #112]	; (800fe18 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fda8:	4293      	cmp	r3, r2
 800fdaa:	d013      	beq.n	800fdd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	4a1a      	ldr	r2, [pc, #104]	; (800fe1c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fdb2:	4293      	cmp	r3, r2
 800fdb4:	d00e      	beq.n	800fdd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	4a15      	ldr	r2, [pc, #84]	; (800fe10 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fdbc:	4293      	cmp	r3, r2
 800fdbe:	d009      	beq.n	800fdd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	4a16      	ldr	r2, [pc, #88]	; (800fe20 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fdc6:	4293      	cmp	r3, r2
 800fdc8:	d004      	beq.n	800fdd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	4a15      	ldr	r2, [pc, #84]	; (800fe24 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fdd0:	4293      	cmp	r3, r2
 800fdd2:	d10c      	bne.n	800fdee <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fdd4:	68bb      	ldr	r3, [r7, #8]
 800fdd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fdda:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fddc:	683b      	ldr	r3, [r7, #0]
 800fdde:	689b      	ldr	r3, [r3, #8]
 800fde0:	68ba      	ldr	r2, [r7, #8]
 800fde2:	4313      	orrs	r3, r2
 800fde4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	68ba      	ldr	r2, [r7, #8]
 800fdec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	2201      	movs	r2, #1
 800fdf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	2200      	movs	r2, #0
 800fdfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fdfe:	2300      	movs	r3, #0
}
 800fe00:	4618      	mov	r0, r3
 800fe02:	3714      	adds	r7, #20
 800fe04:	46bd      	mov	sp, r7
 800fe06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe0a:	4770      	bx	lr
 800fe0c:	40010000 	.word	0x40010000
 800fe10:	40010400 	.word	0x40010400
 800fe14:	40000400 	.word	0x40000400
 800fe18:	40000800 	.word	0x40000800
 800fe1c:	40000c00 	.word	0x40000c00
 800fe20:	40001800 	.word	0x40001800
 800fe24:	40014000 	.word	0x40014000

0800fe28 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fe28:	b480      	push	{r7}
 800fe2a:	b085      	sub	sp, #20
 800fe2c:	af00      	add	r7, sp, #0
 800fe2e:	6078      	str	r0, [r7, #4]
 800fe30:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fe32:	2300      	movs	r3, #0
 800fe34:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fe3c:	2b01      	cmp	r3, #1
 800fe3e:	d101      	bne.n	800fe44 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fe40:	2302      	movs	r3, #2
 800fe42:	e065      	b.n	800ff10 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	2201      	movs	r2, #1
 800fe48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800fe52:	683b      	ldr	r3, [r7, #0]
 800fe54:	68db      	ldr	r3, [r3, #12]
 800fe56:	4313      	orrs	r3, r2
 800fe58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fe5a:	68fb      	ldr	r3, [r7, #12]
 800fe5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800fe60:	683b      	ldr	r3, [r7, #0]
 800fe62:	689b      	ldr	r3, [r3, #8]
 800fe64:	4313      	orrs	r3, r2
 800fe66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800fe6e:	683b      	ldr	r3, [r7, #0]
 800fe70:	685b      	ldr	r3, [r3, #4]
 800fe72:	4313      	orrs	r3, r2
 800fe74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800fe7c:	683b      	ldr	r3, [r7, #0]
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	4313      	orrs	r3, r2
 800fe82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fe84:	68fb      	ldr	r3, [r7, #12]
 800fe86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fe8a:	683b      	ldr	r3, [r7, #0]
 800fe8c:	691b      	ldr	r3, [r3, #16]
 800fe8e:	4313      	orrs	r3, r2
 800fe90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800fe98:	683b      	ldr	r3, [r7, #0]
 800fe9a:	695b      	ldr	r3, [r3, #20]
 800fe9c:	4313      	orrs	r3, r2
 800fe9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800fea6:	683b      	ldr	r3, [r7, #0]
 800fea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800feaa:	4313      	orrs	r3, r2
 800feac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800feb4:	683b      	ldr	r3, [r7, #0]
 800feb6:	699b      	ldr	r3, [r3, #24]
 800feb8:	041b      	lsls	r3, r3, #16
 800feba:	4313      	orrs	r3, r2
 800febc:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	4a16      	ldr	r2, [pc, #88]	; (800ff1c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800fec4:	4293      	cmp	r3, r2
 800fec6:	d004      	beq.n	800fed2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	4a14      	ldr	r2, [pc, #80]	; (800ff20 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800fece:	4293      	cmp	r3, r2
 800fed0:	d115      	bne.n	800fefe <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800fed8:	683b      	ldr	r3, [r7, #0]
 800feda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fedc:	051b      	lsls	r3, r3, #20
 800fede:	4313      	orrs	r3, r2
 800fee0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800fee8:	683b      	ldr	r3, [r7, #0]
 800feea:	69db      	ldr	r3, [r3, #28]
 800feec:	4313      	orrs	r3, r2
 800feee:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800fef6:	683b      	ldr	r3, [r7, #0]
 800fef8:	6a1b      	ldr	r3, [r3, #32]
 800fefa:	4313      	orrs	r3, r2
 800fefc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	68fa      	ldr	r2, [r7, #12]
 800ff04:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	2200      	movs	r2, #0
 800ff0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ff0e:	2300      	movs	r3, #0
}
 800ff10:	4618      	mov	r0, r3
 800ff12:	3714      	adds	r7, #20
 800ff14:	46bd      	mov	sp, r7
 800ff16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff1a:	4770      	bx	lr
 800ff1c:	40010000 	.word	0x40010000
 800ff20:	40010400 	.word	0x40010400

0800ff24 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ff24:	b480      	push	{r7}
 800ff26:	b083      	sub	sp, #12
 800ff28:	af00      	add	r7, sp, #0
 800ff2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ff2c:	bf00      	nop
 800ff2e:	370c      	adds	r7, #12
 800ff30:	46bd      	mov	sp, r7
 800ff32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff36:	4770      	bx	lr

0800ff38 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ff38:	b480      	push	{r7}
 800ff3a:	b083      	sub	sp, #12
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ff40:	bf00      	nop
 800ff42:	370c      	adds	r7, #12
 800ff44:	46bd      	mov	sp, r7
 800ff46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff4a:	4770      	bx	lr

0800ff4c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ff4c:	b480      	push	{r7}
 800ff4e:	b083      	sub	sp, #12
 800ff50:	af00      	add	r7, sp, #0
 800ff52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ff54:	bf00      	nop
 800ff56:	370c      	adds	r7, #12
 800ff58:	46bd      	mov	sp, r7
 800ff5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff5e:	4770      	bx	lr

0800ff60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ff60:	b580      	push	{r7, lr}
 800ff62:	b082      	sub	sp, #8
 800ff64:	af00      	add	r7, sp, #0
 800ff66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d101      	bne.n	800ff72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ff6e:	2301      	movs	r3, #1
 800ff70:	e042      	b.n	800fff8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d106      	bne.n	800ff8a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	2200      	movs	r2, #0
 800ff80:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ff84:	6878      	ldr	r0, [r7, #4]
 800ff86:	f7f3 fbf7 	bl	8003778 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	2224      	movs	r2, #36	; 0x24
 800ff8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	681a      	ldr	r2, [r3, #0]
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	f022 0201 	bic.w	r2, r2, #1
 800ffa0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d002      	beq.n	800ffb0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ffaa:	6878      	ldr	r0, [r7, #4]
 800ffac:	f001 fbc2 	bl	8011734 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ffb0:	6878      	ldr	r0, [r7, #4]
 800ffb2:	f000 fe57 	bl	8010c64 <UART_SetConfig>
 800ffb6:	4603      	mov	r3, r0
 800ffb8:	2b01      	cmp	r3, #1
 800ffba:	d101      	bne.n	800ffc0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ffbc:	2301      	movs	r3, #1
 800ffbe:	e01b      	b.n	800fff8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	685a      	ldr	r2, [r3, #4]
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ffce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	689a      	ldr	r2, [r3, #8]
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ffde:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	681a      	ldr	r2, [r3, #0]
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	f042 0201 	orr.w	r2, r2, #1
 800ffee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fff0:	6878      	ldr	r0, [r7, #4]
 800fff2:	f001 fc41 	bl	8011878 <UART_CheckIdleState>
 800fff6:	4603      	mov	r3, r0
}
 800fff8:	4618      	mov	r0, r3
 800fffa:	3708      	adds	r7, #8
 800fffc:	46bd      	mov	sp, r7
 800fffe:	bd80      	pop	{r7, pc}

08010000 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010000:	b580      	push	{r7, lr}
 8010002:	b08a      	sub	sp, #40	; 0x28
 8010004:	af02      	add	r7, sp, #8
 8010006:	60f8      	str	r0, [r7, #12]
 8010008:	60b9      	str	r1, [r7, #8]
 801000a:	603b      	str	r3, [r7, #0]
 801000c:	4613      	mov	r3, r2
 801000e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010016:	2b20      	cmp	r3, #32
 8010018:	d17b      	bne.n	8010112 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 801001a:	68bb      	ldr	r3, [r7, #8]
 801001c:	2b00      	cmp	r3, #0
 801001e:	d002      	beq.n	8010026 <HAL_UART_Transmit+0x26>
 8010020:	88fb      	ldrh	r3, [r7, #6]
 8010022:	2b00      	cmp	r3, #0
 8010024:	d101      	bne.n	801002a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8010026:	2301      	movs	r3, #1
 8010028:	e074      	b.n	8010114 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	2200      	movs	r2, #0
 801002e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	2221      	movs	r2, #33	; 0x21
 8010036:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801003a:	f7f3 ff1b 	bl	8003e74 <HAL_GetTick>
 801003e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	88fa      	ldrh	r2, [r7, #6]
 8010044:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	88fa      	ldrh	r2, [r7, #6]
 801004c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	689b      	ldr	r3, [r3, #8]
 8010054:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010058:	d108      	bne.n	801006c <HAL_UART_Transmit+0x6c>
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	691b      	ldr	r3, [r3, #16]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d104      	bne.n	801006c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8010062:	2300      	movs	r3, #0
 8010064:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8010066:	68bb      	ldr	r3, [r7, #8]
 8010068:	61bb      	str	r3, [r7, #24]
 801006a:	e003      	b.n	8010074 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 801006c:	68bb      	ldr	r3, [r7, #8]
 801006e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010070:	2300      	movs	r3, #0
 8010072:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8010074:	e030      	b.n	80100d8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010076:	683b      	ldr	r3, [r7, #0]
 8010078:	9300      	str	r3, [sp, #0]
 801007a:	697b      	ldr	r3, [r7, #20]
 801007c:	2200      	movs	r2, #0
 801007e:	2180      	movs	r1, #128	; 0x80
 8010080:	68f8      	ldr	r0, [r7, #12]
 8010082:	f001 fca3 	bl	80119cc <UART_WaitOnFlagUntilTimeout>
 8010086:	4603      	mov	r3, r0
 8010088:	2b00      	cmp	r3, #0
 801008a:	d005      	beq.n	8010098 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	2220      	movs	r2, #32
 8010090:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8010094:	2303      	movs	r3, #3
 8010096:	e03d      	b.n	8010114 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8010098:	69fb      	ldr	r3, [r7, #28]
 801009a:	2b00      	cmp	r3, #0
 801009c:	d10b      	bne.n	80100b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 801009e:	69bb      	ldr	r3, [r7, #24]
 80100a0:	881b      	ldrh	r3, [r3, #0]
 80100a2:	461a      	mov	r2, r3
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80100ac:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80100ae:	69bb      	ldr	r3, [r7, #24]
 80100b0:	3302      	adds	r3, #2
 80100b2:	61bb      	str	r3, [r7, #24]
 80100b4:	e007      	b.n	80100c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80100b6:	69fb      	ldr	r3, [r7, #28]
 80100b8:	781a      	ldrb	r2, [r3, #0]
 80100ba:	68fb      	ldr	r3, [r7, #12]
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80100c0:	69fb      	ldr	r3, [r7, #28]
 80100c2:	3301      	adds	r3, #1
 80100c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80100cc:	b29b      	uxth	r3, r3
 80100ce:	3b01      	subs	r3, #1
 80100d0:	b29a      	uxth	r2, r3
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80100de:	b29b      	uxth	r3, r3
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d1c8      	bne.n	8010076 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80100e4:	683b      	ldr	r3, [r7, #0]
 80100e6:	9300      	str	r3, [sp, #0]
 80100e8:	697b      	ldr	r3, [r7, #20]
 80100ea:	2200      	movs	r2, #0
 80100ec:	2140      	movs	r1, #64	; 0x40
 80100ee:	68f8      	ldr	r0, [r7, #12]
 80100f0:	f001 fc6c 	bl	80119cc <UART_WaitOnFlagUntilTimeout>
 80100f4:	4603      	mov	r3, r0
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d005      	beq.n	8010106 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	2220      	movs	r2, #32
 80100fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8010102:	2303      	movs	r3, #3
 8010104:	e006      	b.n	8010114 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8010106:	68fb      	ldr	r3, [r7, #12]
 8010108:	2220      	movs	r2, #32
 801010a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 801010e:	2300      	movs	r3, #0
 8010110:	e000      	b.n	8010114 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8010112:	2302      	movs	r3, #2
  }
}
 8010114:	4618      	mov	r0, r3
 8010116:	3720      	adds	r7, #32
 8010118:	46bd      	mov	sp, r7
 801011a:	bd80      	pop	{r7, pc}

0801011c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801011c:	b580      	push	{r7, lr}
 801011e:	b08a      	sub	sp, #40	; 0x28
 8010120:	af02      	add	r7, sp, #8
 8010122:	60f8      	str	r0, [r7, #12]
 8010124:	60b9      	str	r1, [r7, #8]
 8010126:	603b      	str	r3, [r7, #0]
 8010128:	4613      	mov	r3, r2
 801012a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801012c:	68fb      	ldr	r3, [r7, #12]
 801012e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010132:	2b20      	cmp	r3, #32
 8010134:	f040 80b5 	bne.w	80102a2 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8010138:	68bb      	ldr	r3, [r7, #8]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d002      	beq.n	8010144 <HAL_UART_Receive+0x28>
 801013e:	88fb      	ldrh	r3, [r7, #6]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d101      	bne.n	8010148 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8010144:	2301      	movs	r3, #1
 8010146:	e0ad      	b.n	80102a4 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	2200      	movs	r2, #0
 801014c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	2222      	movs	r2, #34	; 0x22
 8010154:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	2200      	movs	r2, #0
 801015c:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801015e:	f7f3 fe89 	bl	8003e74 <HAL_GetTick>
 8010162:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	88fa      	ldrh	r2, [r7, #6]
 8010168:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	88fa      	ldrh	r2, [r7, #6]
 8010170:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	689b      	ldr	r3, [r3, #8]
 8010178:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801017c:	d10e      	bne.n	801019c <HAL_UART_Receive+0x80>
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	691b      	ldr	r3, [r3, #16]
 8010182:	2b00      	cmp	r3, #0
 8010184:	d105      	bne.n	8010192 <HAL_UART_Receive+0x76>
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	f240 12ff 	movw	r2, #511	; 0x1ff
 801018c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8010190:	e02d      	b.n	80101ee <HAL_UART_Receive+0xd2>
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	22ff      	movs	r2, #255	; 0xff
 8010196:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801019a:	e028      	b.n	80101ee <HAL_UART_Receive+0xd2>
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	689b      	ldr	r3, [r3, #8]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d10d      	bne.n	80101c0 <HAL_UART_Receive+0xa4>
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	691b      	ldr	r3, [r3, #16]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d104      	bne.n	80101b6 <HAL_UART_Receive+0x9a>
 80101ac:	68fb      	ldr	r3, [r7, #12]
 80101ae:	22ff      	movs	r2, #255	; 0xff
 80101b0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80101b4:	e01b      	b.n	80101ee <HAL_UART_Receive+0xd2>
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	227f      	movs	r2, #127	; 0x7f
 80101ba:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80101be:	e016      	b.n	80101ee <HAL_UART_Receive+0xd2>
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	689b      	ldr	r3, [r3, #8]
 80101c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80101c8:	d10d      	bne.n	80101e6 <HAL_UART_Receive+0xca>
 80101ca:	68fb      	ldr	r3, [r7, #12]
 80101cc:	691b      	ldr	r3, [r3, #16]
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	d104      	bne.n	80101dc <HAL_UART_Receive+0xc0>
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	227f      	movs	r2, #127	; 0x7f
 80101d6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80101da:	e008      	b.n	80101ee <HAL_UART_Receive+0xd2>
 80101dc:	68fb      	ldr	r3, [r7, #12]
 80101de:	223f      	movs	r2, #63	; 0x3f
 80101e0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80101e4:	e003      	b.n	80101ee <HAL_UART_Receive+0xd2>
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	2200      	movs	r2, #0
 80101ea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80101f4:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	689b      	ldr	r3, [r3, #8]
 80101fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80101fe:	d108      	bne.n	8010212 <HAL_UART_Receive+0xf6>
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	691b      	ldr	r3, [r3, #16]
 8010204:	2b00      	cmp	r3, #0
 8010206:	d104      	bne.n	8010212 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8010208:	2300      	movs	r3, #0
 801020a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 801020c:	68bb      	ldr	r3, [r7, #8]
 801020e:	61bb      	str	r3, [r7, #24]
 8010210:	e003      	b.n	801021a <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8010212:	68bb      	ldr	r3, [r7, #8]
 8010214:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010216:	2300      	movs	r3, #0
 8010218:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 801021a:	e036      	b.n	801028a <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 801021c:	683b      	ldr	r3, [r7, #0]
 801021e:	9300      	str	r3, [sp, #0]
 8010220:	697b      	ldr	r3, [r7, #20]
 8010222:	2200      	movs	r2, #0
 8010224:	2120      	movs	r1, #32
 8010226:	68f8      	ldr	r0, [r7, #12]
 8010228:	f001 fbd0 	bl	80119cc <UART_WaitOnFlagUntilTimeout>
 801022c:	4603      	mov	r3, r0
 801022e:	2b00      	cmp	r3, #0
 8010230:	d005      	beq.n	801023e <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	2220      	movs	r2, #32
 8010236:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 801023a:	2303      	movs	r3, #3
 801023c:	e032      	b.n	80102a4 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 801023e:	69fb      	ldr	r3, [r7, #28]
 8010240:	2b00      	cmp	r3, #0
 8010242:	d10c      	bne.n	801025e <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	681b      	ldr	r3, [r3, #0]
 8010248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801024a:	b29a      	uxth	r2, r3
 801024c:	8a7b      	ldrh	r3, [r7, #18]
 801024e:	4013      	ands	r3, r2
 8010250:	b29a      	uxth	r2, r3
 8010252:	69bb      	ldr	r3, [r7, #24]
 8010254:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8010256:	69bb      	ldr	r3, [r7, #24]
 8010258:	3302      	adds	r3, #2
 801025a:	61bb      	str	r3, [r7, #24]
 801025c:	e00c      	b.n	8010278 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 801025e:	68fb      	ldr	r3, [r7, #12]
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010264:	b2da      	uxtb	r2, r3
 8010266:	8a7b      	ldrh	r3, [r7, #18]
 8010268:	b2db      	uxtb	r3, r3
 801026a:	4013      	ands	r3, r2
 801026c:	b2da      	uxtb	r2, r3
 801026e:	69fb      	ldr	r3, [r7, #28]
 8010270:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8010272:	69fb      	ldr	r3, [r7, #28]
 8010274:	3301      	adds	r3, #1
 8010276:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801027e:	b29b      	uxth	r3, r3
 8010280:	3b01      	subs	r3, #1
 8010282:	b29a      	uxth	r2, r3
 8010284:	68fb      	ldr	r3, [r7, #12]
 8010286:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010290:	b29b      	uxth	r3, r3
 8010292:	2b00      	cmp	r3, #0
 8010294:	d1c2      	bne.n	801021c <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	2220      	movs	r2, #32
 801029a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 801029e:	2300      	movs	r3, #0
 80102a0:	e000      	b.n	80102a4 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80102a2:	2302      	movs	r3, #2
  }
}
 80102a4:	4618      	mov	r0, r3
 80102a6:	3720      	adds	r7, #32
 80102a8:	46bd      	mov	sp, r7
 80102aa:	bd80      	pop	{r7, pc}

080102ac <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80102ac:	b580      	push	{r7, lr}
 80102ae:	b08a      	sub	sp, #40	; 0x28
 80102b0:	af00      	add	r7, sp, #0
 80102b2:	60f8      	str	r0, [r7, #12]
 80102b4:	60b9      	str	r1, [r7, #8]
 80102b6:	4613      	mov	r3, r2
 80102b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80102ba:	68fb      	ldr	r3, [r7, #12]
 80102bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80102c0:	2b20      	cmp	r3, #32
 80102c2:	d137      	bne.n	8010334 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80102c4:	68bb      	ldr	r3, [r7, #8]
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d002      	beq.n	80102d0 <HAL_UART_Receive_IT+0x24>
 80102ca:	88fb      	ldrh	r3, [r7, #6]
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d101      	bne.n	80102d4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80102d0:	2301      	movs	r3, #1
 80102d2:	e030      	b.n	8010336 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80102d4:	68fb      	ldr	r3, [r7, #12]
 80102d6:	2200      	movs	r2, #0
 80102d8:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80102da:	68fb      	ldr	r3, [r7, #12]
 80102dc:	681b      	ldr	r3, [r3, #0]
 80102de:	4a18      	ldr	r2, [pc, #96]	; (8010340 <HAL_UART_Receive_IT+0x94>)
 80102e0:	4293      	cmp	r3, r2
 80102e2:	d01f      	beq.n	8010324 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80102e4:	68fb      	ldr	r3, [r7, #12]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	685b      	ldr	r3, [r3, #4]
 80102ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d018      	beq.n	8010324 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80102f2:	68fb      	ldr	r3, [r7, #12]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102f8:	697b      	ldr	r3, [r7, #20]
 80102fa:	e853 3f00 	ldrex	r3, [r3]
 80102fe:	613b      	str	r3, [r7, #16]
   return(result);
 8010300:	693b      	ldr	r3, [r7, #16]
 8010302:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8010306:	627b      	str	r3, [r7, #36]	; 0x24
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	681b      	ldr	r3, [r3, #0]
 801030c:	461a      	mov	r2, r3
 801030e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010310:	623b      	str	r3, [r7, #32]
 8010312:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010314:	69f9      	ldr	r1, [r7, #28]
 8010316:	6a3a      	ldr	r2, [r7, #32]
 8010318:	e841 2300 	strex	r3, r2, [r1]
 801031c:	61bb      	str	r3, [r7, #24]
   return(result);
 801031e:	69bb      	ldr	r3, [r7, #24]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d1e6      	bne.n	80102f2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8010324:	88fb      	ldrh	r3, [r7, #6]
 8010326:	461a      	mov	r2, r3
 8010328:	68b9      	ldr	r1, [r7, #8]
 801032a:	68f8      	ldr	r0, [r7, #12]
 801032c:	f001 fbbc 	bl	8011aa8 <UART_Start_Receive_IT>
 8010330:	4603      	mov	r3, r0
 8010332:	e000      	b.n	8010336 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8010334:	2302      	movs	r3, #2
  }
}
 8010336:	4618      	mov	r0, r3
 8010338:	3728      	adds	r7, #40	; 0x28
 801033a:	46bd      	mov	sp, r7
 801033c:	bd80      	pop	{r7, pc}
 801033e:	bf00      	nop
 8010340:	58000c00 	.word	0x58000c00

08010344 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8010344:	b580      	push	{r7, lr}
 8010346:	b09a      	sub	sp, #104	; 0x68
 8010348:	af00      	add	r7, sp, #0
 801034a:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010352:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010354:	e853 3f00 	ldrex	r3, [r3]
 8010358:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 801035a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801035c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010360:	667b      	str	r3, [r7, #100]	; 0x64
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	461a      	mov	r2, r3
 8010368:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801036a:	657b      	str	r3, [r7, #84]	; 0x54
 801036c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801036e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010370:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010372:	e841 2300 	strex	r3, r2, [r1]
 8010376:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8010378:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801037a:	2b00      	cmp	r3, #0
 801037c:	d1e6      	bne.n	801034c <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	3308      	adds	r3, #8
 8010384:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010388:	e853 3f00 	ldrex	r3, [r3]
 801038c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 801038e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010390:	4b46      	ldr	r3, [pc, #280]	; (80104ac <HAL_UART_AbortReceive+0x168>)
 8010392:	4013      	ands	r3, r2
 8010394:	663b      	str	r3, [r7, #96]	; 0x60
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	3308      	adds	r3, #8
 801039c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801039e:	643a      	str	r2, [r7, #64]	; 0x40
 80103a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103a2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80103a4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80103a6:	e841 2300 	strex	r3, r2, [r1]
 80103aa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80103ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d1e5      	bne.n	801037e <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80103b6:	2b01      	cmp	r3, #1
 80103b8:	d118      	bne.n	80103ec <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	681b      	ldr	r3, [r3, #0]
 80103be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103c0:	6a3b      	ldr	r3, [r7, #32]
 80103c2:	e853 3f00 	ldrex	r3, [r3]
 80103c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80103c8:	69fb      	ldr	r3, [r7, #28]
 80103ca:	f023 0310 	bic.w	r3, r3, #16
 80103ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	461a      	mov	r2, r3
 80103d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80103d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80103da:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80103de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80103e0:	e841 2300 	strex	r3, r2, [r1]
 80103e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80103e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	d1e6      	bne.n	80103ba <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	689b      	ldr	r3, [r3, #8]
 80103f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80103f6:	2b40      	cmp	r3, #64	; 0x40
 80103f8:	d13b      	bne.n	8010472 <HAL_UART_AbortReceive+0x12e>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	3308      	adds	r3, #8
 8010400:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010402:	68fb      	ldr	r3, [r7, #12]
 8010404:	e853 3f00 	ldrex	r3, [r3]
 8010408:	60bb      	str	r3, [r7, #8]
   return(result);
 801040a:	68bb      	ldr	r3, [r7, #8]
 801040c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010410:	65bb      	str	r3, [r7, #88]	; 0x58
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	3308      	adds	r3, #8
 8010418:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801041a:	61ba      	str	r2, [r7, #24]
 801041c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801041e:	6979      	ldr	r1, [r7, #20]
 8010420:	69ba      	ldr	r2, [r7, #24]
 8010422:	e841 2300 	strex	r3, r2, [r1]
 8010426:	613b      	str	r3, [r7, #16]
   return(result);
 8010428:	693b      	ldr	r3, [r7, #16]
 801042a:	2b00      	cmp	r3, #0
 801042c:	d1e5      	bne.n	80103fa <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010434:	2b00      	cmp	r3, #0
 8010436:	d01c      	beq.n	8010472 <HAL_UART_AbortReceive+0x12e>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801043e:	2200      	movs	r2, #0
 8010440:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010448:	4618      	mov	r0, r3
 801044a:	f7f6 fc01 	bl	8006c50 <HAL_DMA_Abort>
 801044e:	4603      	mov	r3, r0
 8010450:	2b00      	cmp	r3, #0
 8010452:	d00e      	beq.n	8010472 <HAL_UART_AbortReceive+0x12e>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801045a:	4618      	mov	r0, r3
 801045c:	f7f8 f886 	bl	800856c <HAL_DMA_GetError>
 8010460:	4603      	mov	r3, r0
 8010462:	2b20      	cmp	r3, #32
 8010464:	d105      	bne.n	8010472 <HAL_UART_AbortReceive+0x12e>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	2210      	movs	r2, #16
 801046a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          return HAL_TIMEOUT;
 801046e:	2303      	movs	r3, #3
 8010470:	e017      	b.n	80104a2 <HAL_UART_AbortReceive+0x15e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	2200      	movs	r2, #0
 8010476:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	220f      	movs	r2, #15
 8010480:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	699a      	ldr	r2, [r3, #24]
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	f042 0208 	orr.w	r2, r2, #8
 8010490:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	2220      	movs	r2, #32
 8010496:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	2200      	movs	r2, #0
 801049e:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 80104a0:	2300      	movs	r3, #0
}
 80104a2:	4618      	mov	r0, r3
 80104a4:	3768      	adds	r7, #104	; 0x68
 80104a6:	46bd      	mov	sp, r7
 80104a8:	bd80      	pop	{r7, pc}
 80104aa:	bf00      	nop
 80104ac:	effffffe 	.word	0xeffffffe

080104b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80104b0:	b580      	push	{r7, lr}
 80104b2:	b0ba      	sub	sp, #232	; 0xe8
 80104b4:	af00      	add	r7, sp, #0
 80104b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	69db      	ldr	r3, [r3, #28]
 80104be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	681b      	ldr	r3, [r3, #0]
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	681b      	ldr	r3, [r3, #0]
 80104d0:	689b      	ldr	r3, [r3, #8]
 80104d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80104d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80104da:	f640 030f 	movw	r3, #2063	; 0x80f
 80104de:	4013      	ands	r3, r2
 80104e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80104e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d11b      	bne.n	8010524 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80104ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80104f0:	f003 0320 	and.w	r3, r3, #32
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d015      	beq.n	8010524 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80104f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80104fc:	f003 0320 	and.w	r3, r3, #32
 8010500:	2b00      	cmp	r3, #0
 8010502:	d105      	bne.n	8010510 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010504:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010508:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801050c:	2b00      	cmp	r3, #0
 801050e:	d009      	beq.n	8010524 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010514:	2b00      	cmp	r3, #0
 8010516:	f000 8377 	beq.w	8010c08 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801051e:	6878      	ldr	r0, [r7, #4]
 8010520:	4798      	blx	r3
      }
      return;
 8010522:	e371      	b.n	8010c08 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8010524:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010528:	2b00      	cmp	r3, #0
 801052a:	f000 8123 	beq.w	8010774 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801052e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8010532:	4b8d      	ldr	r3, [pc, #564]	; (8010768 <HAL_UART_IRQHandler+0x2b8>)
 8010534:	4013      	ands	r3, r2
 8010536:	2b00      	cmp	r3, #0
 8010538:	d106      	bne.n	8010548 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801053a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 801053e:	4b8b      	ldr	r3, [pc, #556]	; (801076c <HAL_UART_IRQHandler+0x2bc>)
 8010540:	4013      	ands	r3, r2
 8010542:	2b00      	cmp	r3, #0
 8010544:	f000 8116 	beq.w	8010774 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010548:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801054c:	f003 0301 	and.w	r3, r3, #1
 8010550:	2b00      	cmp	r3, #0
 8010552:	d011      	beq.n	8010578 <HAL_UART_IRQHandler+0xc8>
 8010554:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010558:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801055c:	2b00      	cmp	r3, #0
 801055e:	d00b      	beq.n	8010578 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	2201      	movs	r2, #1
 8010566:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801056e:	f043 0201 	orr.w	r2, r3, #1
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010578:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801057c:	f003 0302 	and.w	r3, r3, #2
 8010580:	2b00      	cmp	r3, #0
 8010582:	d011      	beq.n	80105a8 <HAL_UART_IRQHandler+0xf8>
 8010584:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010588:	f003 0301 	and.w	r3, r3, #1
 801058c:	2b00      	cmp	r3, #0
 801058e:	d00b      	beq.n	80105a8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	681b      	ldr	r3, [r3, #0]
 8010594:	2202      	movs	r2, #2
 8010596:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801059e:	f043 0204 	orr.w	r2, r3, #4
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80105a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80105ac:	f003 0304 	and.w	r3, r3, #4
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d011      	beq.n	80105d8 <HAL_UART_IRQHandler+0x128>
 80105b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80105b8:	f003 0301 	and.w	r3, r3, #1
 80105bc:	2b00      	cmp	r3, #0
 80105be:	d00b      	beq.n	80105d8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	2204      	movs	r2, #4
 80105c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80105ce:	f043 0202 	orr.w	r2, r3, #2
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80105d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80105dc:	f003 0308 	and.w	r3, r3, #8
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d017      	beq.n	8010614 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80105e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80105e8:	f003 0320 	and.w	r3, r3, #32
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d105      	bne.n	80105fc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80105f0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80105f4:	4b5c      	ldr	r3, [pc, #368]	; (8010768 <HAL_UART_IRQHandler+0x2b8>)
 80105f6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d00b      	beq.n	8010614 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	2208      	movs	r2, #8
 8010602:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801060a:	f043 0208 	orr.w	r2, r3, #8
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010614:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010618:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801061c:	2b00      	cmp	r3, #0
 801061e:	d012      	beq.n	8010646 <HAL_UART_IRQHandler+0x196>
 8010620:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010624:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8010628:	2b00      	cmp	r3, #0
 801062a:	d00c      	beq.n	8010646 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010634:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801063c:	f043 0220 	orr.w	r2, r3, #32
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801064c:	2b00      	cmp	r3, #0
 801064e:	f000 82dd 	beq.w	8010c0c <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010656:	f003 0320 	and.w	r3, r3, #32
 801065a:	2b00      	cmp	r3, #0
 801065c:	d013      	beq.n	8010686 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801065e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010662:	f003 0320 	and.w	r3, r3, #32
 8010666:	2b00      	cmp	r3, #0
 8010668:	d105      	bne.n	8010676 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801066a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801066e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010672:	2b00      	cmp	r3, #0
 8010674:	d007      	beq.n	8010686 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801067a:	2b00      	cmp	r3, #0
 801067c:	d003      	beq.n	8010686 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010682:	6878      	ldr	r0, [r7, #4]
 8010684:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801068c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	689b      	ldr	r3, [r3, #8]
 8010696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801069a:	2b40      	cmp	r3, #64	; 0x40
 801069c:	d005      	beq.n	80106aa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801069e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80106a2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d054      	beq.n	8010754 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80106aa:	6878      	ldr	r0, [r7, #4]
 80106ac:	f001 fb1e 	bl	8011cec <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	689b      	ldr	r3, [r3, #8]
 80106b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80106ba:	2b40      	cmp	r3, #64	; 0x40
 80106bc:	d146      	bne.n	801074c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	3308      	adds	r3, #8
 80106c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80106cc:	e853 3f00 	ldrex	r3, [r3]
 80106d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80106d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80106d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80106dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	681b      	ldr	r3, [r3, #0]
 80106e4:	3308      	adds	r3, #8
 80106e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80106ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80106ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80106f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80106fa:	e841 2300 	strex	r3, r2, [r1]
 80106fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8010702:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8010706:	2b00      	cmp	r3, #0
 8010708:	d1d9      	bne.n	80106be <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010710:	2b00      	cmp	r3, #0
 8010712:	d017      	beq.n	8010744 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801071a:	4a15      	ldr	r2, [pc, #84]	; (8010770 <HAL_UART_IRQHandler+0x2c0>)
 801071c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010724:	4618      	mov	r0, r3
 8010726:	f7f6 fdb1 	bl	800728c <HAL_DMA_Abort_IT>
 801072a:	4603      	mov	r3, r0
 801072c:	2b00      	cmp	r3, #0
 801072e:	d019      	beq.n	8010764 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010736:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010738:	687a      	ldr	r2, [r7, #4]
 801073a:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 801073e:	4610      	mov	r0, r2
 8010740:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010742:	e00f      	b.n	8010764 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010744:	6878      	ldr	r0, [r7, #4]
 8010746:	f000 fa77 	bl	8010c38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801074a:	e00b      	b.n	8010764 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801074c:	6878      	ldr	r0, [r7, #4]
 801074e:	f000 fa73 	bl	8010c38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010752:	e007      	b.n	8010764 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010754:	6878      	ldr	r0, [r7, #4]
 8010756:	f000 fa6f 	bl	8010c38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	2200      	movs	r2, #0
 801075e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8010762:	e253      	b.n	8010c0c <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010764:	bf00      	nop
    return;
 8010766:	e251      	b.n	8010c0c <HAL_UART_IRQHandler+0x75c>
 8010768:	10000001 	.word	0x10000001
 801076c:	04000120 	.word	0x04000120
 8010770:	08011db9 	.word	0x08011db9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010778:	2b01      	cmp	r3, #1
 801077a:	f040 81e7 	bne.w	8010b4c <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801077e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010782:	f003 0310 	and.w	r3, r3, #16
 8010786:	2b00      	cmp	r3, #0
 8010788:	f000 81e0 	beq.w	8010b4c <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 801078c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010790:	f003 0310 	and.w	r3, r3, #16
 8010794:	2b00      	cmp	r3, #0
 8010796:	f000 81d9 	beq.w	8010b4c <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	2210      	movs	r2, #16
 80107a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	689b      	ldr	r3, [r3, #8]
 80107a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80107ac:	2b40      	cmp	r3, #64	; 0x40
 80107ae:	f040 8151 	bne.w	8010a54 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80107b8:	681b      	ldr	r3, [r3, #0]
 80107ba:	4a96      	ldr	r2, [pc, #600]	; (8010a14 <HAL_UART_IRQHandler+0x564>)
 80107bc:	4293      	cmp	r3, r2
 80107be:	d068      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	4a93      	ldr	r2, [pc, #588]	; (8010a18 <HAL_UART_IRQHandler+0x568>)
 80107ca:	4293      	cmp	r3, r2
 80107cc:	d061      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80107d4:	681b      	ldr	r3, [r3, #0]
 80107d6:	4a91      	ldr	r2, [pc, #580]	; (8010a1c <HAL_UART_IRQHandler+0x56c>)
 80107d8:	4293      	cmp	r3, r2
 80107da:	d05a      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	4a8e      	ldr	r2, [pc, #568]	; (8010a20 <HAL_UART_IRQHandler+0x570>)
 80107e6:	4293      	cmp	r3, r2
 80107e8:	d053      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	4a8c      	ldr	r2, [pc, #560]	; (8010a24 <HAL_UART_IRQHandler+0x574>)
 80107f4:	4293      	cmp	r3, r2
 80107f6:	d04c      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	4a89      	ldr	r2, [pc, #548]	; (8010a28 <HAL_UART_IRQHandler+0x578>)
 8010802:	4293      	cmp	r3, r2
 8010804:	d045      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	4a87      	ldr	r2, [pc, #540]	; (8010a2c <HAL_UART_IRQHandler+0x57c>)
 8010810:	4293      	cmp	r3, r2
 8010812:	d03e      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801081a:	681b      	ldr	r3, [r3, #0]
 801081c:	4a84      	ldr	r2, [pc, #528]	; (8010a30 <HAL_UART_IRQHandler+0x580>)
 801081e:	4293      	cmp	r3, r2
 8010820:	d037      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010828:	681b      	ldr	r3, [r3, #0]
 801082a:	4a82      	ldr	r2, [pc, #520]	; (8010a34 <HAL_UART_IRQHandler+0x584>)
 801082c:	4293      	cmp	r3, r2
 801082e:	d030      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010836:	681b      	ldr	r3, [r3, #0]
 8010838:	4a7f      	ldr	r2, [pc, #508]	; (8010a38 <HAL_UART_IRQHandler+0x588>)
 801083a:	4293      	cmp	r3, r2
 801083c:	d029      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	4a7d      	ldr	r2, [pc, #500]	; (8010a3c <HAL_UART_IRQHandler+0x58c>)
 8010848:	4293      	cmp	r3, r2
 801084a:	d022      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	4a7a      	ldr	r2, [pc, #488]	; (8010a40 <HAL_UART_IRQHandler+0x590>)
 8010856:	4293      	cmp	r3, r2
 8010858:	d01b      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	4a78      	ldr	r2, [pc, #480]	; (8010a44 <HAL_UART_IRQHandler+0x594>)
 8010864:	4293      	cmp	r3, r2
 8010866:	d014      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	4a75      	ldr	r2, [pc, #468]	; (8010a48 <HAL_UART_IRQHandler+0x598>)
 8010872:	4293      	cmp	r3, r2
 8010874:	d00d      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	4a73      	ldr	r2, [pc, #460]	; (8010a4c <HAL_UART_IRQHandler+0x59c>)
 8010880:	4293      	cmp	r3, r2
 8010882:	d006      	beq.n	8010892 <HAL_UART_IRQHandler+0x3e2>
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	4a70      	ldr	r2, [pc, #448]	; (8010a50 <HAL_UART_IRQHandler+0x5a0>)
 801088e:	4293      	cmp	r3, r2
 8010890:	d106      	bne.n	80108a0 <HAL_UART_IRQHandler+0x3f0>
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	685b      	ldr	r3, [r3, #4]
 801089c:	b29b      	uxth	r3, r3
 801089e:	e005      	b.n	80108ac <HAL_UART_IRQHandler+0x3fc>
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	685b      	ldr	r3, [r3, #4]
 80108aa:	b29b      	uxth	r3, r3
 80108ac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80108b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	f000 81ab 	beq.w	8010c10 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80108c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80108c4:	429a      	cmp	r2, r3
 80108c6:	f080 81a3 	bcs.w	8010c10 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80108d0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80108da:	69db      	ldr	r3, [r3, #28]
 80108dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80108e0:	f000 8087 	beq.w	80109f2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80108f0:	e853 3f00 	ldrex	r3, [r3]
 80108f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80108f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80108fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010900:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	461a      	mov	r2, r3
 801090a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801090e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8010912:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010916:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 801091a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 801091e:	e841 2300 	strex	r3, r2, [r1]
 8010922:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8010926:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801092a:	2b00      	cmp	r3, #0
 801092c:	d1da      	bne.n	80108e4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	681b      	ldr	r3, [r3, #0]
 8010932:	3308      	adds	r3, #8
 8010934:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010936:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8010938:	e853 3f00 	ldrex	r3, [r3]
 801093c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 801093e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010940:	f023 0301 	bic.w	r3, r3, #1
 8010944:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	3308      	adds	r3, #8
 801094e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8010952:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8010956:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010958:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 801095a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801095e:	e841 2300 	strex	r3, r2, [r1]
 8010962:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8010964:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010966:	2b00      	cmp	r3, #0
 8010968:	d1e1      	bne.n	801092e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	3308      	adds	r3, #8
 8010970:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010972:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010974:	e853 3f00 	ldrex	r3, [r3]
 8010978:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 801097a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801097c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010980:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	3308      	adds	r3, #8
 801098a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 801098e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8010990:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010992:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8010994:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8010996:	e841 2300 	strex	r3, r2, [r1]
 801099a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 801099c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801099e:	2b00      	cmp	r3, #0
 80109a0:	d1e3      	bne.n	801096a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	2220      	movs	r2, #32
 80109a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	2200      	movs	r2, #0
 80109ae:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80109b8:	e853 3f00 	ldrex	r3, [r3]
 80109bc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80109be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80109c0:	f023 0310 	bic.w	r3, r3, #16
 80109c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	461a      	mov	r2, r3
 80109ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80109d2:	65bb      	str	r3, [r7, #88]	; 0x58
 80109d4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80109d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80109da:	e841 2300 	strex	r3, r2, [r1]
 80109de:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80109e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	d1e4      	bne.n	80109b0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80109ec:	4618      	mov	r0, r3
 80109ee:	f7f6 f92f 	bl	8006c50 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	2202      	movs	r2, #2
 80109f6:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010a04:	b29b      	uxth	r3, r3
 8010a06:	1ad3      	subs	r3, r2, r3
 8010a08:	b29b      	uxth	r3, r3
 8010a0a:	4619      	mov	r1, r3
 8010a0c:	6878      	ldr	r0, [r7, #4]
 8010a0e:	f000 f91d 	bl	8010c4c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010a12:	e0fd      	b.n	8010c10 <HAL_UART_IRQHandler+0x760>
 8010a14:	40020010 	.word	0x40020010
 8010a18:	40020028 	.word	0x40020028
 8010a1c:	40020040 	.word	0x40020040
 8010a20:	40020058 	.word	0x40020058
 8010a24:	40020070 	.word	0x40020070
 8010a28:	40020088 	.word	0x40020088
 8010a2c:	400200a0 	.word	0x400200a0
 8010a30:	400200b8 	.word	0x400200b8
 8010a34:	40020410 	.word	0x40020410
 8010a38:	40020428 	.word	0x40020428
 8010a3c:	40020440 	.word	0x40020440
 8010a40:	40020458 	.word	0x40020458
 8010a44:	40020470 	.word	0x40020470
 8010a48:	40020488 	.word	0x40020488
 8010a4c:	400204a0 	.word	0x400204a0
 8010a50:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010a60:	b29b      	uxth	r3, r3
 8010a62:	1ad3      	subs	r3, r2, r3
 8010a64:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010a6e:	b29b      	uxth	r3, r3
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	f000 80cf 	beq.w	8010c14 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 8010a76:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	f000 80ca 	beq.w	8010c14 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a88:	e853 3f00 	ldrex	r3, [r3]
 8010a8c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8010a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010a94:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	461a      	mov	r2, r3
 8010a9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010aa2:	647b      	str	r3, [r7, #68]	; 0x44
 8010aa4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010aa6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010aa8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010aaa:	e841 2300 	strex	r3, r2, [r1]
 8010aae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8010ab0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d1e4      	bne.n	8010a80 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	3308      	adds	r3, #8
 8010abc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ac0:	e853 3f00 	ldrex	r3, [r3]
 8010ac4:	623b      	str	r3, [r7, #32]
   return(result);
 8010ac6:	6a3a      	ldr	r2, [r7, #32]
 8010ac8:	4b55      	ldr	r3, [pc, #340]	; (8010c20 <HAL_UART_IRQHandler+0x770>)
 8010aca:	4013      	ands	r3, r2
 8010acc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	681b      	ldr	r3, [r3, #0]
 8010ad4:	3308      	adds	r3, #8
 8010ad6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8010ada:	633a      	str	r2, [r7, #48]	; 0x30
 8010adc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ade:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010ae0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010ae2:	e841 2300 	strex	r3, r2, [r1]
 8010ae6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8010ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d1e3      	bne.n	8010ab6 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	2220      	movs	r2, #32
 8010af2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	2200      	movs	r2, #0
 8010afa:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	2200      	movs	r2, #0
 8010b00:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b08:	693b      	ldr	r3, [r7, #16]
 8010b0a:	e853 3f00 	ldrex	r3, [r3]
 8010b0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	f023 0310 	bic.w	r3, r3, #16
 8010b16:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	461a      	mov	r2, r3
 8010b20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8010b24:	61fb      	str	r3, [r7, #28]
 8010b26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b28:	69b9      	ldr	r1, [r7, #24]
 8010b2a:	69fa      	ldr	r2, [r7, #28]
 8010b2c:	e841 2300 	strex	r3, r2, [r1]
 8010b30:	617b      	str	r3, [r7, #20]
   return(result);
 8010b32:	697b      	ldr	r3, [r7, #20]
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d1e4      	bne.n	8010b02 <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	2202      	movs	r2, #2
 8010b3c:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010b3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8010b42:	4619      	mov	r1, r3
 8010b44:	6878      	ldr	r0, [r7, #4]
 8010b46:	f000 f881 	bl	8010c4c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010b4a:	e063      	b.n	8010c14 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010b4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010b50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d00e      	beq.n	8010b76 <HAL_UART_IRQHandler+0x6c6>
 8010b58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010b5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d008      	beq.n	8010b76 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8010b6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8010b6e:	6878      	ldr	r0, [r7, #4]
 8010b70:	f001 fe80 	bl	8012874 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010b74:	e051      	b.n	8010c1a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8010b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010b7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d014      	beq.n	8010bac <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010b82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d105      	bne.n	8010b9a <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8010b8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010b92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d008      	beq.n	8010bac <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d03a      	beq.n	8010c18 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010ba6:	6878      	ldr	r0, [r7, #4]
 8010ba8:	4798      	blx	r3
    }
    return;
 8010baa:	e035      	b.n	8010c18 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8010bac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010bb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d009      	beq.n	8010bcc <HAL_UART_IRQHandler+0x71c>
 8010bb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010bbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d003      	beq.n	8010bcc <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 8010bc4:	6878      	ldr	r0, [r7, #4]
 8010bc6:	f001 f90d 	bl	8011de4 <UART_EndTransmit_IT>
    return;
 8010bca:	e026      	b.n	8010c1a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8010bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010bd0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	d009      	beq.n	8010bec <HAL_UART_IRQHandler+0x73c>
 8010bd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010bdc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d003      	beq.n	8010bec <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8010be4:	6878      	ldr	r0, [r7, #4]
 8010be6:	f001 fe59 	bl	801289c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010bea:	e016      	b.n	8010c1a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8010bec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010bf0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d010      	beq.n	8010c1a <HAL_UART_IRQHandler+0x76a>
 8010bf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	da0c      	bge.n	8010c1a <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8010c00:	6878      	ldr	r0, [r7, #4]
 8010c02:	f001 fe41 	bl	8012888 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010c06:	e008      	b.n	8010c1a <HAL_UART_IRQHandler+0x76a>
      return;
 8010c08:	bf00      	nop
 8010c0a:	e006      	b.n	8010c1a <HAL_UART_IRQHandler+0x76a>
    return;
 8010c0c:	bf00      	nop
 8010c0e:	e004      	b.n	8010c1a <HAL_UART_IRQHandler+0x76a>
      return;
 8010c10:	bf00      	nop
 8010c12:	e002      	b.n	8010c1a <HAL_UART_IRQHandler+0x76a>
      return;
 8010c14:	bf00      	nop
 8010c16:	e000      	b.n	8010c1a <HAL_UART_IRQHandler+0x76a>
    return;
 8010c18:	bf00      	nop
  }
}
 8010c1a:	37e8      	adds	r7, #232	; 0xe8
 8010c1c:	46bd      	mov	sp, r7
 8010c1e:	bd80      	pop	{r7, pc}
 8010c20:	effffffe 	.word	0xeffffffe

08010c24 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8010c24:	b480      	push	{r7}
 8010c26:	b083      	sub	sp, #12
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8010c2c:	bf00      	nop
 8010c2e:	370c      	adds	r7, #12
 8010c30:	46bd      	mov	sp, r7
 8010c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c36:	4770      	bx	lr

08010c38 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010c38:	b480      	push	{r7}
 8010c3a:	b083      	sub	sp, #12
 8010c3c:	af00      	add	r7, sp, #0
 8010c3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8010c40:	bf00      	nop
 8010c42:	370c      	adds	r7, #12
 8010c44:	46bd      	mov	sp, r7
 8010c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c4a:	4770      	bx	lr

08010c4c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010c4c:	b480      	push	{r7}
 8010c4e:	b083      	sub	sp, #12
 8010c50:	af00      	add	r7, sp, #0
 8010c52:	6078      	str	r0, [r7, #4]
 8010c54:	460b      	mov	r3, r1
 8010c56:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010c58:	bf00      	nop
 8010c5a:	370c      	adds	r7, #12
 8010c5c:	46bd      	mov	sp, r7
 8010c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c62:	4770      	bx	lr

08010c64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010c64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010c68:	b092      	sub	sp, #72	; 0x48
 8010c6a:	af00      	add	r7, sp, #0
 8010c6c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010c6e:	2300      	movs	r3, #0
 8010c70:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010c74:	697b      	ldr	r3, [r7, #20]
 8010c76:	689a      	ldr	r2, [r3, #8]
 8010c78:	697b      	ldr	r3, [r7, #20]
 8010c7a:	691b      	ldr	r3, [r3, #16]
 8010c7c:	431a      	orrs	r2, r3
 8010c7e:	697b      	ldr	r3, [r7, #20]
 8010c80:	695b      	ldr	r3, [r3, #20]
 8010c82:	431a      	orrs	r2, r3
 8010c84:	697b      	ldr	r3, [r7, #20]
 8010c86:	69db      	ldr	r3, [r3, #28]
 8010c88:	4313      	orrs	r3, r2
 8010c8a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010c8c:	697b      	ldr	r3, [r7, #20]
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	681a      	ldr	r2, [r3, #0]
 8010c92:	4bbe      	ldr	r3, [pc, #760]	; (8010f8c <UART_SetConfig+0x328>)
 8010c94:	4013      	ands	r3, r2
 8010c96:	697a      	ldr	r2, [r7, #20]
 8010c98:	6812      	ldr	r2, [r2, #0]
 8010c9a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010c9c:	430b      	orrs	r3, r1
 8010c9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010ca0:	697b      	ldr	r3, [r7, #20]
 8010ca2:	681b      	ldr	r3, [r3, #0]
 8010ca4:	685b      	ldr	r3, [r3, #4]
 8010ca6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8010caa:	697b      	ldr	r3, [r7, #20]
 8010cac:	68da      	ldr	r2, [r3, #12]
 8010cae:	697b      	ldr	r3, [r7, #20]
 8010cb0:	681b      	ldr	r3, [r3, #0]
 8010cb2:	430a      	orrs	r2, r1
 8010cb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010cb6:	697b      	ldr	r3, [r7, #20]
 8010cb8:	699b      	ldr	r3, [r3, #24]
 8010cba:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010cbc:	697b      	ldr	r3, [r7, #20]
 8010cbe:	681b      	ldr	r3, [r3, #0]
 8010cc0:	4ab3      	ldr	r2, [pc, #716]	; (8010f90 <UART_SetConfig+0x32c>)
 8010cc2:	4293      	cmp	r3, r2
 8010cc4:	d004      	beq.n	8010cd0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010cc6:	697b      	ldr	r3, [r7, #20]
 8010cc8:	6a1b      	ldr	r3, [r3, #32]
 8010cca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010ccc:	4313      	orrs	r3, r2
 8010cce:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010cd0:	697b      	ldr	r3, [r7, #20]
 8010cd2:	681b      	ldr	r3, [r3, #0]
 8010cd4:	689a      	ldr	r2, [r3, #8]
 8010cd6:	4baf      	ldr	r3, [pc, #700]	; (8010f94 <UART_SetConfig+0x330>)
 8010cd8:	4013      	ands	r3, r2
 8010cda:	697a      	ldr	r2, [r7, #20]
 8010cdc:	6812      	ldr	r2, [r2, #0]
 8010cde:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010ce0:	430b      	orrs	r3, r1
 8010ce2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010ce4:	697b      	ldr	r3, [r7, #20]
 8010ce6:	681b      	ldr	r3, [r3, #0]
 8010ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cea:	f023 010f 	bic.w	r1, r3, #15
 8010cee:	697b      	ldr	r3, [r7, #20]
 8010cf0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010cf2:	697b      	ldr	r3, [r7, #20]
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	430a      	orrs	r2, r1
 8010cf8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010cfa:	697b      	ldr	r3, [r7, #20]
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	4aa6      	ldr	r2, [pc, #664]	; (8010f98 <UART_SetConfig+0x334>)
 8010d00:	4293      	cmp	r3, r2
 8010d02:	d177      	bne.n	8010df4 <UART_SetConfig+0x190>
 8010d04:	4ba5      	ldr	r3, [pc, #660]	; (8010f9c <UART_SetConfig+0x338>)
 8010d06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d08:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010d0c:	2b28      	cmp	r3, #40	; 0x28
 8010d0e:	d86d      	bhi.n	8010dec <UART_SetConfig+0x188>
 8010d10:	a201      	add	r2, pc, #4	; (adr r2, 8010d18 <UART_SetConfig+0xb4>)
 8010d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d16:	bf00      	nop
 8010d18:	08010dbd 	.word	0x08010dbd
 8010d1c:	08010ded 	.word	0x08010ded
 8010d20:	08010ded 	.word	0x08010ded
 8010d24:	08010ded 	.word	0x08010ded
 8010d28:	08010ded 	.word	0x08010ded
 8010d2c:	08010ded 	.word	0x08010ded
 8010d30:	08010ded 	.word	0x08010ded
 8010d34:	08010ded 	.word	0x08010ded
 8010d38:	08010dc5 	.word	0x08010dc5
 8010d3c:	08010ded 	.word	0x08010ded
 8010d40:	08010ded 	.word	0x08010ded
 8010d44:	08010ded 	.word	0x08010ded
 8010d48:	08010ded 	.word	0x08010ded
 8010d4c:	08010ded 	.word	0x08010ded
 8010d50:	08010ded 	.word	0x08010ded
 8010d54:	08010ded 	.word	0x08010ded
 8010d58:	08010dcd 	.word	0x08010dcd
 8010d5c:	08010ded 	.word	0x08010ded
 8010d60:	08010ded 	.word	0x08010ded
 8010d64:	08010ded 	.word	0x08010ded
 8010d68:	08010ded 	.word	0x08010ded
 8010d6c:	08010ded 	.word	0x08010ded
 8010d70:	08010ded 	.word	0x08010ded
 8010d74:	08010ded 	.word	0x08010ded
 8010d78:	08010dd5 	.word	0x08010dd5
 8010d7c:	08010ded 	.word	0x08010ded
 8010d80:	08010ded 	.word	0x08010ded
 8010d84:	08010ded 	.word	0x08010ded
 8010d88:	08010ded 	.word	0x08010ded
 8010d8c:	08010ded 	.word	0x08010ded
 8010d90:	08010ded 	.word	0x08010ded
 8010d94:	08010ded 	.word	0x08010ded
 8010d98:	08010ddd 	.word	0x08010ddd
 8010d9c:	08010ded 	.word	0x08010ded
 8010da0:	08010ded 	.word	0x08010ded
 8010da4:	08010ded 	.word	0x08010ded
 8010da8:	08010ded 	.word	0x08010ded
 8010dac:	08010ded 	.word	0x08010ded
 8010db0:	08010ded 	.word	0x08010ded
 8010db4:	08010ded 	.word	0x08010ded
 8010db8:	08010de5 	.word	0x08010de5
 8010dbc:	2301      	movs	r3, #1
 8010dbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dc2:	e222      	b.n	801120a <UART_SetConfig+0x5a6>
 8010dc4:	2304      	movs	r3, #4
 8010dc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dca:	e21e      	b.n	801120a <UART_SetConfig+0x5a6>
 8010dcc:	2308      	movs	r3, #8
 8010dce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dd2:	e21a      	b.n	801120a <UART_SetConfig+0x5a6>
 8010dd4:	2310      	movs	r3, #16
 8010dd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dda:	e216      	b.n	801120a <UART_SetConfig+0x5a6>
 8010ddc:	2320      	movs	r3, #32
 8010dde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010de2:	e212      	b.n	801120a <UART_SetConfig+0x5a6>
 8010de4:	2340      	movs	r3, #64	; 0x40
 8010de6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dea:	e20e      	b.n	801120a <UART_SetConfig+0x5a6>
 8010dec:	2380      	movs	r3, #128	; 0x80
 8010dee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010df2:	e20a      	b.n	801120a <UART_SetConfig+0x5a6>
 8010df4:	697b      	ldr	r3, [r7, #20]
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	4a69      	ldr	r2, [pc, #420]	; (8010fa0 <UART_SetConfig+0x33c>)
 8010dfa:	4293      	cmp	r3, r2
 8010dfc:	d130      	bne.n	8010e60 <UART_SetConfig+0x1fc>
 8010dfe:	4b67      	ldr	r3, [pc, #412]	; (8010f9c <UART_SetConfig+0x338>)
 8010e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010e02:	f003 0307 	and.w	r3, r3, #7
 8010e06:	2b05      	cmp	r3, #5
 8010e08:	d826      	bhi.n	8010e58 <UART_SetConfig+0x1f4>
 8010e0a:	a201      	add	r2, pc, #4	; (adr r2, 8010e10 <UART_SetConfig+0x1ac>)
 8010e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e10:	08010e29 	.word	0x08010e29
 8010e14:	08010e31 	.word	0x08010e31
 8010e18:	08010e39 	.word	0x08010e39
 8010e1c:	08010e41 	.word	0x08010e41
 8010e20:	08010e49 	.word	0x08010e49
 8010e24:	08010e51 	.word	0x08010e51
 8010e28:	2300      	movs	r3, #0
 8010e2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e2e:	e1ec      	b.n	801120a <UART_SetConfig+0x5a6>
 8010e30:	2304      	movs	r3, #4
 8010e32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e36:	e1e8      	b.n	801120a <UART_SetConfig+0x5a6>
 8010e38:	2308      	movs	r3, #8
 8010e3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e3e:	e1e4      	b.n	801120a <UART_SetConfig+0x5a6>
 8010e40:	2310      	movs	r3, #16
 8010e42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e46:	e1e0      	b.n	801120a <UART_SetConfig+0x5a6>
 8010e48:	2320      	movs	r3, #32
 8010e4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e4e:	e1dc      	b.n	801120a <UART_SetConfig+0x5a6>
 8010e50:	2340      	movs	r3, #64	; 0x40
 8010e52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e56:	e1d8      	b.n	801120a <UART_SetConfig+0x5a6>
 8010e58:	2380      	movs	r3, #128	; 0x80
 8010e5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e5e:	e1d4      	b.n	801120a <UART_SetConfig+0x5a6>
 8010e60:	697b      	ldr	r3, [r7, #20]
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	4a4f      	ldr	r2, [pc, #316]	; (8010fa4 <UART_SetConfig+0x340>)
 8010e66:	4293      	cmp	r3, r2
 8010e68:	d130      	bne.n	8010ecc <UART_SetConfig+0x268>
 8010e6a:	4b4c      	ldr	r3, [pc, #304]	; (8010f9c <UART_SetConfig+0x338>)
 8010e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010e6e:	f003 0307 	and.w	r3, r3, #7
 8010e72:	2b05      	cmp	r3, #5
 8010e74:	d826      	bhi.n	8010ec4 <UART_SetConfig+0x260>
 8010e76:	a201      	add	r2, pc, #4	; (adr r2, 8010e7c <UART_SetConfig+0x218>)
 8010e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e7c:	08010e95 	.word	0x08010e95
 8010e80:	08010e9d 	.word	0x08010e9d
 8010e84:	08010ea5 	.word	0x08010ea5
 8010e88:	08010ead 	.word	0x08010ead
 8010e8c:	08010eb5 	.word	0x08010eb5
 8010e90:	08010ebd 	.word	0x08010ebd
 8010e94:	2300      	movs	r3, #0
 8010e96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e9a:	e1b6      	b.n	801120a <UART_SetConfig+0x5a6>
 8010e9c:	2304      	movs	r3, #4
 8010e9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ea2:	e1b2      	b.n	801120a <UART_SetConfig+0x5a6>
 8010ea4:	2308      	movs	r3, #8
 8010ea6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010eaa:	e1ae      	b.n	801120a <UART_SetConfig+0x5a6>
 8010eac:	2310      	movs	r3, #16
 8010eae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010eb2:	e1aa      	b.n	801120a <UART_SetConfig+0x5a6>
 8010eb4:	2320      	movs	r3, #32
 8010eb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010eba:	e1a6      	b.n	801120a <UART_SetConfig+0x5a6>
 8010ebc:	2340      	movs	r3, #64	; 0x40
 8010ebe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ec2:	e1a2      	b.n	801120a <UART_SetConfig+0x5a6>
 8010ec4:	2380      	movs	r3, #128	; 0x80
 8010ec6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010eca:	e19e      	b.n	801120a <UART_SetConfig+0x5a6>
 8010ecc:	697b      	ldr	r3, [r7, #20]
 8010ece:	681b      	ldr	r3, [r3, #0]
 8010ed0:	4a35      	ldr	r2, [pc, #212]	; (8010fa8 <UART_SetConfig+0x344>)
 8010ed2:	4293      	cmp	r3, r2
 8010ed4:	d130      	bne.n	8010f38 <UART_SetConfig+0x2d4>
 8010ed6:	4b31      	ldr	r3, [pc, #196]	; (8010f9c <UART_SetConfig+0x338>)
 8010ed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010eda:	f003 0307 	and.w	r3, r3, #7
 8010ede:	2b05      	cmp	r3, #5
 8010ee0:	d826      	bhi.n	8010f30 <UART_SetConfig+0x2cc>
 8010ee2:	a201      	add	r2, pc, #4	; (adr r2, 8010ee8 <UART_SetConfig+0x284>)
 8010ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ee8:	08010f01 	.word	0x08010f01
 8010eec:	08010f09 	.word	0x08010f09
 8010ef0:	08010f11 	.word	0x08010f11
 8010ef4:	08010f19 	.word	0x08010f19
 8010ef8:	08010f21 	.word	0x08010f21
 8010efc:	08010f29 	.word	0x08010f29
 8010f00:	2300      	movs	r3, #0
 8010f02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f06:	e180      	b.n	801120a <UART_SetConfig+0x5a6>
 8010f08:	2304      	movs	r3, #4
 8010f0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f0e:	e17c      	b.n	801120a <UART_SetConfig+0x5a6>
 8010f10:	2308      	movs	r3, #8
 8010f12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f16:	e178      	b.n	801120a <UART_SetConfig+0x5a6>
 8010f18:	2310      	movs	r3, #16
 8010f1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f1e:	e174      	b.n	801120a <UART_SetConfig+0x5a6>
 8010f20:	2320      	movs	r3, #32
 8010f22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f26:	e170      	b.n	801120a <UART_SetConfig+0x5a6>
 8010f28:	2340      	movs	r3, #64	; 0x40
 8010f2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f2e:	e16c      	b.n	801120a <UART_SetConfig+0x5a6>
 8010f30:	2380      	movs	r3, #128	; 0x80
 8010f32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f36:	e168      	b.n	801120a <UART_SetConfig+0x5a6>
 8010f38:	697b      	ldr	r3, [r7, #20]
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	4a1b      	ldr	r2, [pc, #108]	; (8010fac <UART_SetConfig+0x348>)
 8010f3e:	4293      	cmp	r3, r2
 8010f40:	d142      	bne.n	8010fc8 <UART_SetConfig+0x364>
 8010f42:	4b16      	ldr	r3, [pc, #88]	; (8010f9c <UART_SetConfig+0x338>)
 8010f44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010f46:	f003 0307 	and.w	r3, r3, #7
 8010f4a:	2b05      	cmp	r3, #5
 8010f4c:	d838      	bhi.n	8010fc0 <UART_SetConfig+0x35c>
 8010f4e:	a201      	add	r2, pc, #4	; (adr r2, 8010f54 <UART_SetConfig+0x2f0>)
 8010f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f54:	08010f6d 	.word	0x08010f6d
 8010f58:	08010f75 	.word	0x08010f75
 8010f5c:	08010f7d 	.word	0x08010f7d
 8010f60:	08010f85 	.word	0x08010f85
 8010f64:	08010fb1 	.word	0x08010fb1
 8010f68:	08010fb9 	.word	0x08010fb9
 8010f6c:	2300      	movs	r3, #0
 8010f6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f72:	e14a      	b.n	801120a <UART_SetConfig+0x5a6>
 8010f74:	2304      	movs	r3, #4
 8010f76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f7a:	e146      	b.n	801120a <UART_SetConfig+0x5a6>
 8010f7c:	2308      	movs	r3, #8
 8010f7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f82:	e142      	b.n	801120a <UART_SetConfig+0x5a6>
 8010f84:	2310      	movs	r3, #16
 8010f86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f8a:	e13e      	b.n	801120a <UART_SetConfig+0x5a6>
 8010f8c:	cfff69f3 	.word	0xcfff69f3
 8010f90:	58000c00 	.word	0x58000c00
 8010f94:	11fff4ff 	.word	0x11fff4ff
 8010f98:	40011000 	.word	0x40011000
 8010f9c:	58024400 	.word	0x58024400
 8010fa0:	40004400 	.word	0x40004400
 8010fa4:	40004800 	.word	0x40004800
 8010fa8:	40004c00 	.word	0x40004c00
 8010fac:	40005000 	.word	0x40005000
 8010fb0:	2320      	movs	r3, #32
 8010fb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fb6:	e128      	b.n	801120a <UART_SetConfig+0x5a6>
 8010fb8:	2340      	movs	r3, #64	; 0x40
 8010fba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fbe:	e124      	b.n	801120a <UART_SetConfig+0x5a6>
 8010fc0:	2380      	movs	r3, #128	; 0x80
 8010fc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fc6:	e120      	b.n	801120a <UART_SetConfig+0x5a6>
 8010fc8:	697b      	ldr	r3, [r7, #20]
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	4acb      	ldr	r2, [pc, #812]	; (80112fc <UART_SetConfig+0x698>)
 8010fce:	4293      	cmp	r3, r2
 8010fd0:	d176      	bne.n	80110c0 <UART_SetConfig+0x45c>
 8010fd2:	4bcb      	ldr	r3, [pc, #812]	; (8011300 <UART_SetConfig+0x69c>)
 8010fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010fd6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010fda:	2b28      	cmp	r3, #40	; 0x28
 8010fdc:	d86c      	bhi.n	80110b8 <UART_SetConfig+0x454>
 8010fde:	a201      	add	r2, pc, #4	; (adr r2, 8010fe4 <UART_SetConfig+0x380>)
 8010fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010fe4:	08011089 	.word	0x08011089
 8010fe8:	080110b9 	.word	0x080110b9
 8010fec:	080110b9 	.word	0x080110b9
 8010ff0:	080110b9 	.word	0x080110b9
 8010ff4:	080110b9 	.word	0x080110b9
 8010ff8:	080110b9 	.word	0x080110b9
 8010ffc:	080110b9 	.word	0x080110b9
 8011000:	080110b9 	.word	0x080110b9
 8011004:	08011091 	.word	0x08011091
 8011008:	080110b9 	.word	0x080110b9
 801100c:	080110b9 	.word	0x080110b9
 8011010:	080110b9 	.word	0x080110b9
 8011014:	080110b9 	.word	0x080110b9
 8011018:	080110b9 	.word	0x080110b9
 801101c:	080110b9 	.word	0x080110b9
 8011020:	080110b9 	.word	0x080110b9
 8011024:	08011099 	.word	0x08011099
 8011028:	080110b9 	.word	0x080110b9
 801102c:	080110b9 	.word	0x080110b9
 8011030:	080110b9 	.word	0x080110b9
 8011034:	080110b9 	.word	0x080110b9
 8011038:	080110b9 	.word	0x080110b9
 801103c:	080110b9 	.word	0x080110b9
 8011040:	080110b9 	.word	0x080110b9
 8011044:	080110a1 	.word	0x080110a1
 8011048:	080110b9 	.word	0x080110b9
 801104c:	080110b9 	.word	0x080110b9
 8011050:	080110b9 	.word	0x080110b9
 8011054:	080110b9 	.word	0x080110b9
 8011058:	080110b9 	.word	0x080110b9
 801105c:	080110b9 	.word	0x080110b9
 8011060:	080110b9 	.word	0x080110b9
 8011064:	080110a9 	.word	0x080110a9
 8011068:	080110b9 	.word	0x080110b9
 801106c:	080110b9 	.word	0x080110b9
 8011070:	080110b9 	.word	0x080110b9
 8011074:	080110b9 	.word	0x080110b9
 8011078:	080110b9 	.word	0x080110b9
 801107c:	080110b9 	.word	0x080110b9
 8011080:	080110b9 	.word	0x080110b9
 8011084:	080110b1 	.word	0x080110b1
 8011088:	2301      	movs	r3, #1
 801108a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801108e:	e0bc      	b.n	801120a <UART_SetConfig+0x5a6>
 8011090:	2304      	movs	r3, #4
 8011092:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011096:	e0b8      	b.n	801120a <UART_SetConfig+0x5a6>
 8011098:	2308      	movs	r3, #8
 801109a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801109e:	e0b4      	b.n	801120a <UART_SetConfig+0x5a6>
 80110a0:	2310      	movs	r3, #16
 80110a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110a6:	e0b0      	b.n	801120a <UART_SetConfig+0x5a6>
 80110a8:	2320      	movs	r3, #32
 80110aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110ae:	e0ac      	b.n	801120a <UART_SetConfig+0x5a6>
 80110b0:	2340      	movs	r3, #64	; 0x40
 80110b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110b6:	e0a8      	b.n	801120a <UART_SetConfig+0x5a6>
 80110b8:	2380      	movs	r3, #128	; 0x80
 80110ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110be:	e0a4      	b.n	801120a <UART_SetConfig+0x5a6>
 80110c0:	697b      	ldr	r3, [r7, #20]
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	4a8f      	ldr	r2, [pc, #572]	; (8011304 <UART_SetConfig+0x6a0>)
 80110c6:	4293      	cmp	r3, r2
 80110c8:	d130      	bne.n	801112c <UART_SetConfig+0x4c8>
 80110ca:	4b8d      	ldr	r3, [pc, #564]	; (8011300 <UART_SetConfig+0x69c>)
 80110cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80110ce:	f003 0307 	and.w	r3, r3, #7
 80110d2:	2b05      	cmp	r3, #5
 80110d4:	d826      	bhi.n	8011124 <UART_SetConfig+0x4c0>
 80110d6:	a201      	add	r2, pc, #4	; (adr r2, 80110dc <UART_SetConfig+0x478>)
 80110d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110dc:	080110f5 	.word	0x080110f5
 80110e0:	080110fd 	.word	0x080110fd
 80110e4:	08011105 	.word	0x08011105
 80110e8:	0801110d 	.word	0x0801110d
 80110ec:	08011115 	.word	0x08011115
 80110f0:	0801111d 	.word	0x0801111d
 80110f4:	2300      	movs	r3, #0
 80110f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110fa:	e086      	b.n	801120a <UART_SetConfig+0x5a6>
 80110fc:	2304      	movs	r3, #4
 80110fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011102:	e082      	b.n	801120a <UART_SetConfig+0x5a6>
 8011104:	2308      	movs	r3, #8
 8011106:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801110a:	e07e      	b.n	801120a <UART_SetConfig+0x5a6>
 801110c:	2310      	movs	r3, #16
 801110e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011112:	e07a      	b.n	801120a <UART_SetConfig+0x5a6>
 8011114:	2320      	movs	r3, #32
 8011116:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801111a:	e076      	b.n	801120a <UART_SetConfig+0x5a6>
 801111c:	2340      	movs	r3, #64	; 0x40
 801111e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011122:	e072      	b.n	801120a <UART_SetConfig+0x5a6>
 8011124:	2380      	movs	r3, #128	; 0x80
 8011126:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801112a:	e06e      	b.n	801120a <UART_SetConfig+0x5a6>
 801112c:	697b      	ldr	r3, [r7, #20]
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	4a75      	ldr	r2, [pc, #468]	; (8011308 <UART_SetConfig+0x6a4>)
 8011132:	4293      	cmp	r3, r2
 8011134:	d130      	bne.n	8011198 <UART_SetConfig+0x534>
 8011136:	4b72      	ldr	r3, [pc, #456]	; (8011300 <UART_SetConfig+0x69c>)
 8011138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801113a:	f003 0307 	and.w	r3, r3, #7
 801113e:	2b05      	cmp	r3, #5
 8011140:	d826      	bhi.n	8011190 <UART_SetConfig+0x52c>
 8011142:	a201      	add	r2, pc, #4	; (adr r2, 8011148 <UART_SetConfig+0x4e4>)
 8011144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011148:	08011161 	.word	0x08011161
 801114c:	08011169 	.word	0x08011169
 8011150:	08011171 	.word	0x08011171
 8011154:	08011179 	.word	0x08011179
 8011158:	08011181 	.word	0x08011181
 801115c:	08011189 	.word	0x08011189
 8011160:	2300      	movs	r3, #0
 8011162:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011166:	e050      	b.n	801120a <UART_SetConfig+0x5a6>
 8011168:	2304      	movs	r3, #4
 801116a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801116e:	e04c      	b.n	801120a <UART_SetConfig+0x5a6>
 8011170:	2308      	movs	r3, #8
 8011172:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011176:	e048      	b.n	801120a <UART_SetConfig+0x5a6>
 8011178:	2310      	movs	r3, #16
 801117a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801117e:	e044      	b.n	801120a <UART_SetConfig+0x5a6>
 8011180:	2320      	movs	r3, #32
 8011182:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011186:	e040      	b.n	801120a <UART_SetConfig+0x5a6>
 8011188:	2340      	movs	r3, #64	; 0x40
 801118a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801118e:	e03c      	b.n	801120a <UART_SetConfig+0x5a6>
 8011190:	2380      	movs	r3, #128	; 0x80
 8011192:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011196:	e038      	b.n	801120a <UART_SetConfig+0x5a6>
 8011198:	697b      	ldr	r3, [r7, #20]
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	4a5b      	ldr	r2, [pc, #364]	; (801130c <UART_SetConfig+0x6a8>)
 801119e:	4293      	cmp	r3, r2
 80111a0:	d130      	bne.n	8011204 <UART_SetConfig+0x5a0>
 80111a2:	4b57      	ldr	r3, [pc, #348]	; (8011300 <UART_SetConfig+0x69c>)
 80111a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80111a6:	f003 0307 	and.w	r3, r3, #7
 80111aa:	2b05      	cmp	r3, #5
 80111ac:	d826      	bhi.n	80111fc <UART_SetConfig+0x598>
 80111ae:	a201      	add	r2, pc, #4	; (adr r2, 80111b4 <UART_SetConfig+0x550>)
 80111b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111b4:	080111cd 	.word	0x080111cd
 80111b8:	080111d5 	.word	0x080111d5
 80111bc:	080111dd 	.word	0x080111dd
 80111c0:	080111e5 	.word	0x080111e5
 80111c4:	080111ed 	.word	0x080111ed
 80111c8:	080111f5 	.word	0x080111f5
 80111cc:	2302      	movs	r3, #2
 80111ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111d2:	e01a      	b.n	801120a <UART_SetConfig+0x5a6>
 80111d4:	2304      	movs	r3, #4
 80111d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111da:	e016      	b.n	801120a <UART_SetConfig+0x5a6>
 80111dc:	2308      	movs	r3, #8
 80111de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111e2:	e012      	b.n	801120a <UART_SetConfig+0x5a6>
 80111e4:	2310      	movs	r3, #16
 80111e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111ea:	e00e      	b.n	801120a <UART_SetConfig+0x5a6>
 80111ec:	2320      	movs	r3, #32
 80111ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111f2:	e00a      	b.n	801120a <UART_SetConfig+0x5a6>
 80111f4:	2340      	movs	r3, #64	; 0x40
 80111f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111fa:	e006      	b.n	801120a <UART_SetConfig+0x5a6>
 80111fc:	2380      	movs	r3, #128	; 0x80
 80111fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011202:	e002      	b.n	801120a <UART_SetConfig+0x5a6>
 8011204:	2380      	movs	r3, #128	; 0x80
 8011206:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801120a:	697b      	ldr	r3, [r7, #20]
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	4a3f      	ldr	r2, [pc, #252]	; (801130c <UART_SetConfig+0x6a8>)
 8011210:	4293      	cmp	r3, r2
 8011212:	f040 80f8 	bne.w	8011406 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8011216:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801121a:	2b20      	cmp	r3, #32
 801121c:	dc46      	bgt.n	80112ac <UART_SetConfig+0x648>
 801121e:	2b02      	cmp	r3, #2
 8011220:	f2c0 8082 	blt.w	8011328 <UART_SetConfig+0x6c4>
 8011224:	3b02      	subs	r3, #2
 8011226:	2b1e      	cmp	r3, #30
 8011228:	d87e      	bhi.n	8011328 <UART_SetConfig+0x6c4>
 801122a:	a201      	add	r2, pc, #4	; (adr r2, 8011230 <UART_SetConfig+0x5cc>)
 801122c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011230:	080112b3 	.word	0x080112b3
 8011234:	08011329 	.word	0x08011329
 8011238:	080112bb 	.word	0x080112bb
 801123c:	08011329 	.word	0x08011329
 8011240:	08011329 	.word	0x08011329
 8011244:	08011329 	.word	0x08011329
 8011248:	080112cb 	.word	0x080112cb
 801124c:	08011329 	.word	0x08011329
 8011250:	08011329 	.word	0x08011329
 8011254:	08011329 	.word	0x08011329
 8011258:	08011329 	.word	0x08011329
 801125c:	08011329 	.word	0x08011329
 8011260:	08011329 	.word	0x08011329
 8011264:	08011329 	.word	0x08011329
 8011268:	080112db 	.word	0x080112db
 801126c:	08011329 	.word	0x08011329
 8011270:	08011329 	.word	0x08011329
 8011274:	08011329 	.word	0x08011329
 8011278:	08011329 	.word	0x08011329
 801127c:	08011329 	.word	0x08011329
 8011280:	08011329 	.word	0x08011329
 8011284:	08011329 	.word	0x08011329
 8011288:	08011329 	.word	0x08011329
 801128c:	08011329 	.word	0x08011329
 8011290:	08011329 	.word	0x08011329
 8011294:	08011329 	.word	0x08011329
 8011298:	08011329 	.word	0x08011329
 801129c:	08011329 	.word	0x08011329
 80112a0:	08011329 	.word	0x08011329
 80112a4:	08011329 	.word	0x08011329
 80112a8:	0801131b 	.word	0x0801131b
 80112ac:	2b40      	cmp	r3, #64	; 0x40
 80112ae:	d037      	beq.n	8011320 <UART_SetConfig+0x6bc>
 80112b0:	e03a      	b.n	8011328 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80112b2:	f7fb fd65 	bl	800cd80 <HAL_RCCEx_GetD3PCLK1Freq>
 80112b6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80112b8:	e03c      	b.n	8011334 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80112ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80112be:	4618      	mov	r0, r3
 80112c0:	f7fb fd74 	bl	800cdac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80112c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80112c8:	e034      	b.n	8011334 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80112ca:	f107 0318 	add.w	r3, r7, #24
 80112ce:	4618      	mov	r0, r3
 80112d0:	f7fb fec0 	bl	800d054 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80112d4:	69fb      	ldr	r3, [r7, #28]
 80112d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80112d8:	e02c      	b.n	8011334 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80112da:	4b09      	ldr	r3, [pc, #36]	; (8011300 <UART_SetConfig+0x69c>)
 80112dc:	681b      	ldr	r3, [r3, #0]
 80112de:	f003 0320 	and.w	r3, r3, #32
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d016      	beq.n	8011314 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80112e6:	4b06      	ldr	r3, [pc, #24]	; (8011300 <UART_SetConfig+0x69c>)
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	08db      	lsrs	r3, r3, #3
 80112ec:	f003 0303 	and.w	r3, r3, #3
 80112f0:	4a07      	ldr	r2, [pc, #28]	; (8011310 <UART_SetConfig+0x6ac>)
 80112f2:	fa22 f303 	lsr.w	r3, r2, r3
 80112f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80112f8:	e01c      	b.n	8011334 <UART_SetConfig+0x6d0>
 80112fa:	bf00      	nop
 80112fc:	40011400 	.word	0x40011400
 8011300:	58024400 	.word	0x58024400
 8011304:	40007800 	.word	0x40007800
 8011308:	40007c00 	.word	0x40007c00
 801130c:	58000c00 	.word	0x58000c00
 8011310:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8011314:	4b9d      	ldr	r3, [pc, #628]	; (801158c <UART_SetConfig+0x928>)
 8011316:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011318:	e00c      	b.n	8011334 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801131a:	4b9d      	ldr	r3, [pc, #628]	; (8011590 <UART_SetConfig+0x92c>)
 801131c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801131e:	e009      	b.n	8011334 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011320:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011324:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011326:	e005      	b.n	8011334 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8011328:	2300      	movs	r3, #0
 801132a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801132c:	2301      	movs	r3, #1
 801132e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8011332:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8011334:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011336:	2b00      	cmp	r3, #0
 8011338:	f000 81de 	beq.w	80116f8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801133c:	697b      	ldr	r3, [r7, #20]
 801133e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011340:	4a94      	ldr	r2, [pc, #592]	; (8011594 <UART_SetConfig+0x930>)
 8011342:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011346:	461a      	mov	r2, r3
 8011348:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801134a:	fbb3 f3f2 	udiv	r3, r3, r2
 801134e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011350:	697b      	ldr	r3, [r7, #20]
 8011352:	685a      	ldr	r2, [r3, #4]
 8011354:	4613      	mov	r3, r2
 8011356:	005b      	lsls	r3, r3, #1
 8011358:	4413      	add	r3, r2
 801135a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801135c:	429a      	cmp	r2, r3
 801135e:	d305      	bcc.n	801136c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011360:	697b      	ldr	r3, [r7, #20]
 8011362:	685b      	ldr	r3, [r3, #4]
 8011364:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011366:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011368:	429a      	cmp	r2, r3
 801136a:	d903      	bls.n	8011374 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 801136c:	2301      	movs	r3, #1
 801136e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8011372:	e1c1      	b.n	80116f8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011374:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011376:	2200      	movs	r2, #0
 8011378:	60bb      	str	r3, [r7, #8]
 801137a:	60fa      	str	r2, [r7, #12]
 801137c:	697b      	ldr	r3, [r7, #20]
 801137e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011380:	4a84      	ldr	r2, [pc, #528]	; (8011594 <UART_SetConfig+0x930>)
 8011382:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011386:	b29b      	uxth	r3, r3
 8011388:	2200      	movs	r2, #0
 801138a:	603b      	str	r3, [r7, #0]
 801138c:	607a      	str	r2, [r7, #4]
 801138e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011392:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8011396:	f7ee ffa3 	bl	80002e0 <__aeabi_uldivmod>
 801139a:	4602      	mov	r2, r0
 801139c:	460b      	mov	r3, r1
 801139e:	4610      	mov	r0, r2
 80113a0:	4619      	mov	r1, r3
 80113a2:	f04f 0200 	mov.w	r2, #0
 80113a6:	f04f 0300 	mov.w	r3, #0
 80113aa:	020b      	lsls	r3, r1, #8
 80113ac:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80113b0:	0202      	lsls	r2, r0, #8
 80113b2:	6979      	ldr	r1, [r7, #20]
 80113b4:	6849      	ldr	r1, [r1, #4]
 80113b6:	0849      	lsrs	r1, r1, #1
 80113b8:	2000      	movs	r0, #0
 80113ba:	460c      	mov	r4, r1
 80113bc:	4605      	mov	r5, r0
 80113be:	eb12 0804 	adds.w	r8, r2, r4
 80113c2:	eb43 0905 	adc.w	r9, r3, r5
 80113c6:	697b      	ldr	r3, [r7, #20]
 80113c8:	685b      	ldr	r3, [r3, #4]
 80113ca:	2200      	movs	r2, #0
 80113cc:	469a      	mov	sl, r3
 80113ce:	4693      	mov	fp, r2
 80113d0:	4652      	mov	r2, sl
 80113d2:	465b      	mov	r3, fp
 80113d4:	4640      	mov	r0, r8
 80113d6:	4649      	mov	r1, r9
 80113d8:	f7ee ff82 	bl	80002e0 <__aeabi_uldivmod>
 80113dc:	4602      	mov	r2, r0
 80113de:	460b      	mov	r3, r1
 80113e0:	4613      	mov	r3, r2
 80113e2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80113e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80113ea:	d308      	bcc.n	80113fe <UART_SetConfig+0x79a>
 80113ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80113f2:	d204      	bcs.n	80113fe <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80113f4:	697b      	ldr	r3, [r7, #20]
 80113f6:	681b      	ldr	r3, [r3, #0]
 80113f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80113fa:	60da      	str	r2, [r3, #12]
 80113fc:	e17c      	b.n	80116f8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80113fe:	2301      	movs	r3, #1
 8011400:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8011404:	e178      	b.n	80116f8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011406:	697b      	ldr	r3, [r7, #20]
 8011408:	69db      	ldr	r3, [r3, #28]
 801140a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801140e:	f040 80c5 	bne.w	801159c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8011412:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8011416:	2b20      	cmp	r3, #32
 8011418:	dc48      	bgt.n	80114ac <UART_SetConfig+0x848>
 801141a:	2b00      	cmp	r3, #0
 801141c:	db7b      	blt.n	8011516 <UART_SetConfig+0x8b2>
 801141e:	2b20      	cmp	r3, #32
 8011420:	d879      	bhi.n	8011516 <UART_SetConfig+0x8b2>
 8011422:	a201      	add	r2, pc, #4	; (adr r2, 8011428 <UART_SetConfig+0x7c4>)
 8011424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011428:	080114b3 	.word	0x080114b3
 801142c:	080114bb 	.word	0x080114bb
 8011430:	08011517 	.word	0x08011517
 8011434:	08011517 	.word	0x08011517
 8011438:	080114c3 	.word	0x080114c3
 801143c:	08011517 	.word	0x08011517
 8011440:	08011517 	.word	0x08011517
 8011444:	08011517 	.word	0x08011517
 8011448:	080114d3 	.word	0x080114d3
 801144c:	08011517 	.word	0x08011517
 8011450:	08011517 	.word	0x08011517
 8011454:	08011517 	.word	0x08011517
 8011458:	08011517 	.word	0x08011517
 801145c:	08011517 	.word	0x08011517
 8011460:	08011517 	.word	0x08011517
 8011464:	08011517 	.word	0x08011517
 8011468:	080114e3 	.word	0x080114e3
 801146c:	08011517 	.word	0x08011517
 8011470:	08011517 	.word	0x08011517
 8011474:	08011517 	.word	0x08011517
 8011478:	08011517 	.word	0x08011517
 801147c:	08011517 	.word	0x08011517
 8011480:	08011517 	.word	0x08011517
 8011484:	08011517 	.word	0x08011517
 8011488:	08011517 	.word	0x08011517
 801148c:	08011517 	.word	0x08011517
 8011490:	08011517 	.word	0x08011517
 8011494:	08011517 	.word	0x08011517
 8011498:	08011517 	.word	0x08011517
 801149c:	08011517 	.word	0x08011517
 80114a0:	08011517 	.word	0x08011517
 80114a4:	08011517 	.word	0x08011517
 80114a8:	08011509 	.word	0x08011509
 80114ac:	2b40      	cmp	r3, #64	; 0x40
 80114ae:	d02e      	beq.n	801150e <UART_SetConfig+0x8aa>
 80114b0:	e031      	b.n	8011516 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80114b2:	f7f9 fc6d 	bl	800ad90 <HAL_RCC_GetPCLK1Freq>
 80114b6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80114b8:	e033      	b.n	8011522 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80114ba:	f7f9 fc7f 	bl	800adbc <HAL_RCC_GetPCLK2Freq>
 80114be:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80114c0:	e02f      	b.n	8011522 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80114c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80114c6:	4618      	mov	r0, r3
 80114c8:	f7fb fc70 	bl	800cdac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80114cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80114d0:	e027      	b.n	8011522 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80114d2:	f107 0318 	add.w	r3, r7, #24
 80114d6:	4618      	mov	r0, r3
 80114d8:	f7fb fdbc 	bl	800d054 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80114dc:	69fb      	ldr	r3, [r7, #28]
 80114de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80114e0:	e01f      	b.n	8011522 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80114e2:	4b2d      	ldr	r3, [pc, #180]	; (8011598 <UART_SetConfig+0x934>)
 80114e4:	681b      	ldr	r3, [r3, #0]
 80114e6:	f003 0320 	and.w	r3, r3, #32
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d009      	beq.n	8011502 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80114ee:	4b2a      	ldr	r3, [pc, #168]	; (8011598 <UART_SetConfig+0x934>)
 80114f0:	681b      	ldr	r3, [r3, #0]
 80114f2:	08db      	lsrs	r3, r3, #3
 80114f4:	f003 0303 	and.w	r3, r3, #3
 80114f8:	4a24      	ldr	r2, [pc, #144]	; (801158c <UART_SetConfig+0x928>)
 80114fa:	fa22 f303 	lsr.w	r3, r2, r3
 80114fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011500:	e00f      	b.n	8011522 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8011502:	4b22      	ldr	r3, [pc, #136]	; (801158c <UART_SetConfig+0x928>)
 8011504:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011506:	e00c      	b.n	8011522 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011508:	4b21      	ldr	r3, [pc, #132]	; (8011590 <UART_SetConfig+0x92c>)
 801150a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801150c:	e009      	b.n	8011522 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801150e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011512:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011514:	e005      	b.n	8011522 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8011516:	2300      	movs	r3, #0
 8011518:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801151a:	2301      	movs	r3, #1
 801151c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8011520:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011522:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011524:	2b00      	cmp	r3, #0
 8011526:	f000 80e7 	beq.w	80116f8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801152a:	697b      	ldr	r3, [r7, #20]
 801152c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801152e:	4a19      	ldr	r2, [pc, #100]	; (8011594 <UART_SetConfig+0x930>)
 8011530:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011534:	461a      	mov	r2, r3
 8011536:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011538:	fbb3 f3f2 	udiv	r3, r3, r2
 801153c:	005a      	lsls	r2, r3, #1
 801153e:	697b      	ldr	r3, [r7, #20]
 8011540:	685b      	ldr	r3, [r3, #4]
 8011542:	085b      	lsrs	r3, r3, #1
 8011544:	441a      	add	r2, r3
 8011546:	697b      	ldr	r3, [r7, #20]
 8011548:	685b      	ldr	r3, [r3, #4]
 801154a:	fbb2 f3f3 	udiv	r3, r2, r3
 801154e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011552:	2b0f      	cmp	r3, #15
 8011554:	d916      	bls.n	8011584 <UART_SetConfig+0x920>
 8011556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011558:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801155c:	d212      	bcs.n	8011584 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801155e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011560:	b29b      	uxth	r3, r3
 8011562:	f023 030f 	bic.w	r3, r3, #15
 8011566:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801156a:	085b      	lsrs	r3, r3, #1
 801156c:	b29b      	uxth	r3, r3
 801156e:	f003 0307 	and.w	r3, r3, #7
 8011572:	b29a      	uxth	r2, r3
 8011574:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011576:	4313      	orrs	r3, r2
 8011578:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 801157a:	697b      	ldr	r3, [r7, #20]
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8011580:	60da      	str	r2, [r3, #12]
 8011582:	e0b9      	b.n	80116f8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8011584:	2301      	movs	r3, #1
 8011586:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 801158a:	e0b5      	b.n	80116f8 <UART_SetConfig+0xa94>
 801158c:	03d09000 	.word	0x03d09000
 8011590:	003d0900 	.word	0x003d0900
 8011594:	08016e7c 	.word	0x08016e7c
 8011598:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 801159c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80115a0:	2b20      	cmp	r3, #32
 80115a2:	dc49      	bgt.n	8011638 <UART_SetConfig+0x9d4>
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	db7c      	blt.n	80116a2 <UART_SetConfig+0xa3e>
 80115a8:	2b20      	cmp	r3, #32
 80115aa:	d87a      	bhi.n	80116a2 <UART_SetConfig+0xa3e>
 80115ac:	a201      	add	r2, pc, #4	; (adr r2, 80115b4 <UART_SetConfig+0x950>)
 80115ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115b2:	bf00      	nop
 80115b4:	0801163f 	.word	0x0801163f
 80115b8:	08011647 	.word	0x08011647
 80115bc:	080116a3 	.word	0x080116a3
 80115c0:	080116a3 	.word	0x080116a3
 80115c4:	0801164f 	.word	0x0801164f
 80115c8:	080116a3 	.word	0x080116a3
 80115cc:	080116a3 	.word	0x080116a3
 80115d0:	080116a3 	.word	0x080116a3
 80115d4:	0801165f 	.word	0x0801165f
 80115d8:	080116a3 	.word	0x080116a3
 80115dc:	080116a3 	.word	0x080116a3
 80115e0:	080116a3 	.word	0x080116a3
 80115e4:	080116a3 	.word	0x080116a3
 80115e8:	080116a3 	.word	0x080116a3
 80115ec:	080116a3 	.word	0x080116a3
 80115f0:	080116a3 	.word	0x080116a3
 80115f4:	0801166f 	.word	0x0801166f
 80115f8:	080116a3 	.word	0x080116a3
 80115fc:	080116a3 	.word	0x080116a3
 8011600:	080116a3 	.word	0x080116a3
 8011604:	080116a3 	.word	0x080116a3
 8011608:	080116a3 	.word	0x080116a3
 801160c:	080116a3 	.word	0x080116a3
 8011610:	080116a3 	.word	0x080116a3
 8011614:	080116a3 	.word	0x080116a3
 8011618:	080116a3 	.word	0x080116a3
 801161c:	080116a3 	.word	0x080116a3
 8011620:	080116a3 	.word	0x080116a3
 8011624:	080116a3 	.word	0x080116a3
 8011628:	080116a3 	.word	0x080116a3
 801162c:	080116a3 	.word	0x080116a3
 8011630:	080116a3 	.word	0x080116a3
 8011634:	08011695 	.word	0x08011695
 8011638:	2b40      	cmp	r3, #64	; 0x40
 801163a:	d02e      	beq.n	801169a <UART_SetConfig+0xa36>
 801163c:	e031      	b.n	80116a2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801163e:	f7f9 fba7 	bl	800ad90 <HAL_RCC_GetPCLK1Freq>
 8011642:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011644:	e033      	b.n	80116ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011646:	f7f9 fbb9 	bl	800adbc <HAL_RCC_GetPCLK2Freq>
 801164a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801164c:	e02f      	b.n	80116ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801164e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011652:	4618      	mov	r0, r3
 8011654:	f7fb fbaa 	bl	800cdac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801165a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801165c:	e027      	b.n	80116ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801165e:	f107 0318 	add.w	r3, r7, #24
 8011662:	4618      	mov	r0, r3
 8011664:	f7fb fcf6 	bl	800d054 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011668:	69fb      	ldr	r3, [r7, #28]
 801166a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801166c:	e01f      	b.n	80116ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801166e:	4b2d      	ldr	r3, [pc, #180]	; (8011724 <UART_SetConfig+0xac0>)
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	f003 0320 	and.w	r3, r3, #32
 8011676:	2b00      	cmp	r3, #0
 8011678:	d009      	beq.n	801168e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801167a:	4b2a      	ldr	r3, [pc, #168]	; (8011724 <UART_SetConfig+0xac0>)
 801167c:	681b      	ldr	r3, [r3, #0]
 801167e:	08db      	lsrs	r3, r3, #3
 8011680:	f003 0303 	and.w	r3, r3, #3
 8011684:	4a28      	ldr	r2, [pc, #160]	; (8011728 <UART_SetConfig+0xac4>)
 8011686:	fa22 f303 	lsr.w	r3, r2, r3
 801168a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801168c:	e00f      	b.n	80116ae <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 801168e:	4b26      	ldr	r3, [pc, #152]	; (8011728 <UART_SetConfig+0xac4>)
 8011690:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011692:	e00c      	b.n	80116ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011694:	4b25      	ldr	r3, [pc, #148]	; (801172c <UART_SetConfig+0xac8>)
 8011696:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011698:	e009      	b.n	80116ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801169a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801169e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80116a0:	e005      	b.n	80116ae <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80116a2:	2300      	movs	r3, #0
 80116a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80116a6:	2301      	movs	r3, #1
 80116a8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80116ac:	bf00      	nop
    }

    if (pclk != 0U)
 80116ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80116b0:	2b00      	cmp	r3, #0
 80116b2:	d021      	beq.n	80116f8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80116b4:	697b      	ldr	r3, [r7, #20]
 80116b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80116b8:	4a1d      	ldr	r2, [pc, #116]	; (8011730 <UART_SetConfig+0xacc>)
 80116ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80116be:	461a      	mov	r2, r3
 80116c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80116c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80116c6:	697b      	ldr	r3, [r7, #20]
 80116c8:	685b      	ldr	r3, [r3, #4]
 80116ca:	085b      	lsrs	r3, r3, #1
 80116cc:	441a      	add	r2, r3
 80116ce:	697b      	ldr	r3, [r7, #20]
 80116d0:	685b      	ldr	r3, [r3, #4]
 80116d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80116d6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80116d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116da:	2b0f      	cmp	r3, #15
 80116dc:	d909      	bls.n	80116f2 <UART_SetConfig+0xa8e>
 80116de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80116e4:	d205      	bcs.n	80116f2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80116e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116e8:	b29a      	uxth	r2, r3
 80116ea:	697b      	ldr	r3, [r7, #20]
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	60da      	str	r2, [r3, #12]
 80116f0:	e002      	b.n	80116f8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80116f2:	2301      	movs	r3, #1
 80116f4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80116f8:	697b      	ldr	r3, [r7, #20]
 80116fa:	2201      	movs	r2, #1
 80116fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8011700:	697b      	ldr	r3, [r7, #20]
 8011702:	2201      	movs	r2, #1
 8011704:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011708:	697b      	ldr	r3, [r7, #20]
 801170a:	2200      	movs	r2, #0
 801170c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 801170e:	697b      	ldr	r3, [r7, #20]
 8011710:	2200      	movs	r2, #0
 8011712:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8011714:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8011718:	4618      	mov	r0, r3
 801171a:	3748      	adds	r7, #72	; 0x48
 801171c:	46bd      	mov	sp, r7
 801171e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011722:	bf00      	nop
 8011724:	58024400 	.word	0x58024400
 8011728:	03d09000 	.word	0x03d09000
 801172c:	003d0900 	.word	0x003d0900
 8011730:	08016e7c 	.word	0x08016e7c

08011734 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011734:	b480      	push	{r7}
 8011736:	b083      	sub	sp, #12
 8011738:	af00      	add	r7, sp, #0
 801173a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011740:	f003 0308 	and.w	r3, r3, #8
 8011744:	2b00      	cmp	r3, #0
 8011746:	d00a      	beq.n	801175e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	685b      	ldr	r3, [r3, #4]
 801174e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	430a      	orrs	r2, r1
 801175c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011762:	f003 0301 	and.w	r3, r3, #1
 8011766:	2b00      	cmp	r3, #0
 8011768:	d00a      	beq.n	8011780 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	685b      	ldr	r3, [r3, #4]
 8011770:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	681b      	ldr	r3, [r3, #0]
 801177c:	430a      	orrs	r2, r1
 801177e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011784:	f003 0302 	and.w	r3, r3, #2
 8011788:	2b00      	cmp	r3, #0
 801178a:	d00a      	beq.n	80117a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	685b      	ldr	r3, [r3, #4]
 8011792:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	681b      	ldr	r3, [r3, #0]
 801179e:	430a      	orrs	r2, r1
 80117a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80117a6:	f003 0304 	and.w	r3, r3, #4
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d00a      	beq.n	80117c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	681b      	ldr	r3, [r3, #0]
 80117b2:	685b      	ldr	r3, [r3, #4]
 80117b4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	430a      	orrs	r2, r1
 80117c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80117c8:	f003 0310 	and.w	r3, r3, #16
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d00a      	beq.n	80117e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	681b      	ldr	r3, [r3, #0]
 80117d4:	689b      	ldr	r3, [r3, #8]
 80117d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	430a      	orrs	r2, r1
 80117e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80117ea:	f003 0320 	and.w	r3, r3, #32
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d00a      	beq.n	8011808 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	689b      	ldr	r3, [r3, #8]
 80117f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	430a      	orrs	r2, r1
 8011806:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801180c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011810:	2b00      	cmp	r3, #0
 8011812:	d01a      	beq.n	801184a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	681b      	ldr	r3, [r3, #0]
 8011818:	685b      	ldr	r3, [r3, #4]
 801181a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	430a      	orrs	r2, r1
 8011828:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801182e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011832:	d10a      	bne.n	801184a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	681b      	ldr	r3, [r3, #0]
 8011838:	685b      	ldr	r3, [r3, #4]
 801183a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	430a      	orrs	r2, r1
 8011848:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801184e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011852:	2b00      	cmp	r3, #0
 8011854:	d00a      	beq.n	801186c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	681b      	ldr	r3, [r3, #0]
 801185a:	685b      	ldr	r3, [r3, #4]
 801185c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	430a      	orrs	r2, r1
 801186a:	605a      	str	r2, [r3, #4]
  }
}
 801186c:	bf00      	nop
 801186e:	370c      	adds	r7, #12
 8011870:	46bd      	mov	sp, r7
 8011872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011876:	4770      	bx	lr

08011878 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011878:	b580      	push	{r7, lr}
 801187a:	b098      	sub	sp, #96	; 0x60
 801187c:	af02      	add	r7, sp, #8
 801187e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	2200      	movs	r2, #0
 8011884:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011888:	f7f2 faf4 	bl	8003e74 <HAL_GetTick>
 801188c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	681b      	ldr	r3, [r3, #0]
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	f003 0308 	and.w	r3, r3, #8
 8011898:	2b08      	cmp	r3, #8
 801189a:	d12f      	bne.n	80118fc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801189c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80118a0:	9300      	str	r3, [sp, #0]
 80118a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80118a4:	2200      	movs	r2, #0
 80118a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80118aa:	6878      	ldr	r0, [r7, #4]
 80118ac:	f000 f88e 	bl	80119cc <UART_WaitOnFlagUntilTimeout>
 80118b0:	4603      	mov	r3, r0
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d022      	beq.n	80118fc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118be:	e853 3f00 	ldrex	r3, [r3]
 80118c2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80118c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80118c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80118ca:	653b      	str	r3, [r7, #80]	; 0x50
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	461a      	mov	r2, r3
 80118d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80118d4:	647b      	str	r3, [r7, #68]	; 0x44
 80118d6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118d8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80118da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80118dc:	e841 2300 	strex	r3, r2, [r1]
 80118e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80118e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d1e6      	bne.n	80118b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	2220      	movs	r2, #32
 80118ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	2200      	movs	r2, #0
 80118f4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80118f8:	2303      	movs	r3, #3
 80118fa:	e063      	b.n	80119c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	681b      	ldr	r3, [r3, #0]
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	f003 0304 	and.w	r3, r3, #4
 8011906:	2b04      	cmp	r3, #4
 8011908:	d149      	bne.n	801199e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801190a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 801190e:	9300      	str	r3, [sp, #0]
 8011910:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011912:	2200      	movs	r2, #0
 8011914:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8011918:	6878      	ldr	r0, [r7, #4]
 801191a:	f000 f857 	bl	80119cc <UART_WaitOnFlagUntilTimeout>
 801191e:	4603      	mov	r3, r0
 8011920:	2b00      	cmp	r3, #0
 8011922:	d03c      	beq.n	801199e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	681b      	ldr	r3, [r3, #0]
 8011928:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801192a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801192c:	e853 3f00 	ldrex	r3, [r3]
 8011930:	623b      	str	r3, [r7, #32]
   return(result);
 8011932:	6a3b      	ldr	r3, [r7, #32]
 8011934:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011938:	64fb      	str	r3, [r7, #76]	; 0x4c
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	461a      	mov	r2, r3
 8011940:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011942:	633b      	str	r3, [r7, #48]	; 0x30
 8011944:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011946:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011948:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801194a:	e841 2300 	strex	r3, r2, [r1]
 801194e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011952:	2b00      	cmp	r3, #0
 8011954:	d1e6      	bne.n	8011924 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	3308      	adds	r3, #8
 801195c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801195e:	693b      	ldr	r3, [r7, #16]
 8011960:	e853 3f00 	ldrex	r3, [r3]
 8011964:	60fb      	str	r3, [r7, #12]
   return(result);
 8011966:	68fb      	ldr	r3, [r7, #12]
 8011968:	f023 0301 	bic.w	r3, r3, #1
 801196c:	64bb      	str	r3, [r7, #72]	; 0x48
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	681b      	ldr	r3, [r3, #0]
 8011972:	3308      	adds	r3, #8
 8011974:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011976:	61fa      	str	r2, [r7, #28]
 8011978:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801197a:	69b9      	ldr	r1, [r7, #24]
 801197c:	69fa      	ldr	r2, [r7, #28]
 801197e:	e841 2300 	strex	r3, r2, [r1]
 8011982:	617b      	str	r3, [r7, #20]
   return(result);
 8011984:	697b      	ldr	r3, [r7, #20]
 8011986:	2b00      	cmp	r3, #0
 8011988:	d1e5      	bne.n	8011956 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	2220      	movs	r2, #32
 801198e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	2200      	movs	r2, #0
 8011996:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801199a:	2303      	movs	r3, #3
 801199c:	e012      	b.n	80119c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	2220      	movs	r2, #32
 80119a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	2220      	movs	r2, #32
 80119aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	2200      	movs	r2, #0
 80119b2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	2200      	movs	r2, #0
 80119b8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	2200      	movs	r2, #0
 80119be:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80119c2:	2300      	movs	r3, #0
}
 80119c4:	4618      	mov	r0, r3
 80119c6:	3758      	adds	r7, #88	; 0x58
 80119c8:	46bd      	mov	sp, r7
 80119ca:	bd80      	pop	{r7, pc}

080119cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80119cc:	b580      	push	{r7, lr}
 80119ce:	b084      	sub	sp, #16
 80119d0:	af00      	add	r7, sp, #0
 80119d2:	60f8      	str	r0, [r7, #12]
 80119d4:	60b9      	str	r1, [r7, #8]
 80119d6:	603b      	str	r3, [r7, #0]
 80119d8:	4613      	mov	r3, r2
 80119da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80119dc:	e04f      	b.n	8011a7e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80119de:	69bb      	ldr	r3, [r7, #24]
 80119e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80119e4:	d04b      	beq.n	8011a7e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80119e6:	f7f2 fa45 	bl	8003e74 <HAL_GetTick>
 80119ea:	4602      	mov	r2, r0
 80119ec:	683b      	ldr	r3, [r7, #0]
 80119ee:	1ad3      	subs	r3, r2, r3
 80119f0:	69ba      	ldr	r2, [r7, #24]
 80119f2:	429a      	cmp	r2, r3
 80119f4:	d302      	bcc.n	80119fc <UART_WaitOnFlagUntilTimeout+0x30>
 80119f6:	69bb      	ldr	r3, [r7, #24]
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d101      	bne.n	8011a00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80119fc:	2303      	movs	r3, #3
 80119fe:	e04e      	b.n	8011a9e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011a00:	68fb      	ldr	r3, [r7, #12]
 8011a02:	681b      	ldr	r3, [r3, #0]
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	f003 0304 	and.w	r3, r3, #4
 8011a0a:	2b00      	cmp	r3, #0
 8011a0c:	d037      	beq.n	8011a7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8011a0e:	68bb      	ldr	r3, [r7, #8]
 8011a10:	2b80      	cmp	r3, #128	; 0x80
 8011a12:	d034      	beq.n	8011a7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8011a14:	68bb      	ldr	r3, [r7, #8]
 8011a16:	2b40      	cmp	r3, #64	; 0x40
 8011a18:	d031      	beq.n	8011a7e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011a1a:	68fb      	ldr	r3, [r7, #12]
 8011a1c:	681b      	ldr	r3, [r3, #0]
 8011a1e:	69db      	ldr	r3, [r3, #28]
 8011a20:	f003 0308 	and.w	r3, r3, #8
 8011a24:	2b08      	cmp	r3, #8
 8011a26:	d110      	bne.n	8011a4a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011a28:	68fb      	ldr	r3, [r7, #12]
 8011a2a:	681b      	ldr	r3, [r3, #0]
 8011a2c:	2208      	movs	r2, #8
 8011a2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011a30:	68f8      	ldr	r0, [r7, #12]
 8011a32:	f000 f95b 	bl	8011cec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8011a36:	68fb      	ldr	r3, [r7, #12]
 8011a38:	2208      	movs	r2, #8
 8011a3a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011a3e:	68fb      	ldr	r3, [r7, #12]
 8011a40:	2200      	movs	r2, #0
 8011a42:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8011a46:	2301      	movs	r3, #1
 8011a48:	e029      	b.n	8011a9e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011a4a:	68fb      	ldr	r3, [r7, #12]
 8011a4c:	681b      	ldr	r3, [r3, #0]
 8011a4e:	69db      	ldr	r3, [r3, #28]
 8011a50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011a54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011a58:	d111      	bne.n	8011a7e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011a5a:	68fb      	ldr	r3, [r7, #12]
 8011a5c:	681b      	ldr	r3, [r3, #0]
 8011a5e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011a62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011a64:	68f8      	ldr	r0, [r7, #12]
 8011a66:	f000 f941 	bl	8011cec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011a6a:	68fb      	ldr	r3, [r7, #12]
 8011a6c:	2220      	movs	r2, #32
 8011a6e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011a72:	68fb      	ldr	r3, [r7, #12]
 8011a74:	2200      	movs	r2, #0
 8011a76:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8011a7a:	2303      	movs	r3, #3
 8011a7c:	e00f      	b.n	8011a9e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011a7e:	68fb      	ldr	r3, [r7, #12]
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	69da      	ldr	r2, [r3, #28]
 8011a84:	68bb      	ldr	r3, [r7, #8]
 8011a86:	4013      	ands	r3, r2
 8011a88:	68ba      	ldr	r2, [r7, #8]
 8011a8a:	429a      	cmp	r2, r3
 8011a8c:	bf0c      	ite	eq
 8011a8e:	2301      	moveq	r3, #1
 8011a90:	2300      	movne	r3, #0
 8011a92:	b2db      	uxtb	r3, r3
 8011a94:	461a      	mov	r2, r3
 8011a96:	79fb      	ldrb	r3, [r7, #7]
 8011a98:	429a      	cmp	r2, r3
 8011a9a:	d0a0      	beq.n	80119de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011a9c:	2300      	movs	r3, #0
}
 8011a9e:	4618      	mov	r0, r3
 8011aa0:	3710      	adds	r7, #16
 8011aa2:	46bd      	mov	sp, r7
 8011aa4:	bd80      	pop	{r7, pc}
	...

08011aa8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011aa8:	b480      	push	{r7}
 8011aaa:	b0a3      	sub	sp, #140	; 0x8c
 8011aac:	af00      	add	r7, sp, #0
 8011aae:	60f8      	str	r0, [r7, #12]
 8011ab0:	60b9      	str	r1, [r7, #8]
 8011ab2:	4613      	mov	r3, r2
 8011ab4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8011ab6:	68fb      	ldr	r3, [r7, #12]
 8011ab8:	68ba      	ldr	r2, [r7, #8]
 8011aba:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8011abc:	68fb      	ldr	r3, [r7, #12]
 8011abe:	88fa      	ldrh	r2, [r7, #6]
 8011ac0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8011ac4:	68fb      	ldr	r3, [r7, #12]
 8011ac6:	88fa      	ldrh	r2, [r7, #6]
 8011ac8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	2200      	movs	r2, #0
 8011ad0:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8011ad2:	68fb      	ldr	r3, [r7, #12]
 8011ad4:	689b      	ldr	r3, [r3, #8]
 8011ad6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011ada:	d10e      	bne.n	8011afa <UART_Start_Receive_IT+0x52>
 8011adc:	68fb      	ldr	r3, [r7, #12]
 8011ade:	691b      	ldr	r3, [r3, #16]
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d105      	bne.n	8011af0 <UART_Start_Receive_IT+0x48>
 8011ae4:	68fb      	ldr	r3, [r7, #12]
 8011ae6:	f240 12ff 	movw	r2, #511	; 0x1ff
 8011aea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011aee:	e02d      	b.n	8011b4c <UART_Start_Receive_IT+0xa4>
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	22ff      	movs	r2, #255	; 0xff
 8011af4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011af8:	e028      	b.n	8011b4c <UART_Start_Receive_IT+0xa4>
 8011afa:	68fb      	ldr	r3, [r7, #12]
 8011afc:	689b      	ldr	r3, [r3, #8]
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	d10d      	bne.n	8011b1e <UART_Start_Receive_IT+0x76>
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	691b      	ldr	r3, [r3, #16]
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d104      	bne.n	8011b14 <UART_Start_Receive_IT+0x6c>
 8011b0a:	68fb      	ldr	r3, [r7, #12]
 8011b0c:	22ff      	movs	r2, #255	; 0xff
 8011b0e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011b12:	e01b      	b.n	8011b4c <UART_Start_Receive_IT+0xa4>
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	227f      	movs	r2, #127	; 0x7f
 8011b18:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011b1c:	e016      	b.n	8011b4c <UART_Start_Receive_IT+0xa4>
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	689b      	ldr	r3, [r3, #8]
 8011b22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8011b26:	d10d      	bne.n	8011b44 <UART_Start_Receive_IT+0x9c>
 8011b28:	68fb      	ldr	r3, [r7, #12]
 8011b2a:	691b      	ldr	r3, [r3, #16]
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d104      	bne.n	8011b3a <UART_Start_Receive_IT+0x92>
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	227f      	movs	r2, #127	; 0x7f
 8011b34:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011b38:	e008      	b.n	8011b4c <UART_Start_Receive_IT+0xa4>
 8011b3a:	68fb      	ldr	r3, [r7, #12]
 8011b3c:	223f      	movs	r2, #63	; 0x3f
 8011b3e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011b42:	e003      	b.n	8011b4c <UART_Start_Receive_IT+0xa4>
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	2200      	movs	r2, #0
 8011b48:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	2200      	movs	r2, #0
 8011b50:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	2222      	movs	r2, #34	; 0x22
 8011b58:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011b5c:	68fb      	ldr	r3, [r7, #12]
 8011b5e:	681b      	ldr	r3, [r3, #0]
 8011b60:	3308      	adds	r3, #8
 8011b62:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011b66:	e853 3f00 	ldrex	r3, [r3]
 8011b6a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8011b6c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011b6e:	f043 0301 	orr.w	r3, r3, #1
 8011b72:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8011b76:	68fb      	ldr	r3, [r7, #12]
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	3308      	adds	r3, #8
 8011b7c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8011b80:	673a      	str	r2, [r7, #112]	; 0x70
 8011b82:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b84:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8011b86:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011b88:	e841 2300 	strex	r3, r2, [r1]
 8011b8c:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8011b8e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d1e3      	bne.n	8011b5c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8011b94:	68fb      	ldr	r3, [r7, #12]
 8011b96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011b98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011b9c:	d14f      	bne.n	8011c3e <UART_Start_Receive_IT+0x196>
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8011ba4:	88fa      	ldrh	r2, [r7, #6]
 8011ba6:	429a      	cmp	r2, r3
 8011ba8:	d349      	bcc.n	8011c3e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	689b      	ldr	r3, [r3, #8]
 8011bae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011bb2:	d107      	bne.n	8011bc4 <UART_Start_Receive_IT+0x11c>
 8011bb4:	68fb      	ldr	r3, [r7, #12]
 8011bb6:	691b      	ldr	r3, [r3, #16]
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d103      	bne.n	8011bc4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8011bbc:	68fb      	ldr	r3, [r7, #12]
 8011bbe:	4a47      	ldr	r2, [pc, #284]	; (8011cdc <UART_Start_Receive_IT+0x234>)
 8011bc0:	675a      	str	r2, [r3, #116]	; 0x74
 8011bc2:	e002      	b.n	8011bca <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	4a46      	ldr	r2, [pc, #280]	; (8011ce0 <UART_Start_Receive_IT+0x238>)
 8011bc8:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	691b      	ldr	r3, [r3, #16]
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d01a      	beq.n	8011c08 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	681b      	ldr	r3, [r3, #0]
 8011bd6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011bd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011bda:	e853 3f00 	ldrex	r3, [r3]
 8011bde:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8011be0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011be2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011be6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8011bea:	68fb      	ldr	r3, [r7, #12]
 8011bec:	681b      	ldr	r3, [r3, #0]
 8011bee:	461a      	mov	r2, r3
 8011bf0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011bf4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011bf6:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011bf8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011bfa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8011bfc:	e841 2300 	strex	r3, r2, [r1]
 8011c00:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8011c02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d1e4      	bne.n	8011bd2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011c08:	68fb      	ldr	r3, [r7, #12]
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	3308      	adds	r3, #8
 8011c0e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011c12:	e853 3f00 	ldrex	r3, [r3]
 8011c16:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011c1e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8011c20:	68fb      	ldr	r3, [r7, #12]
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	3308      	adds	r3, #8
 8011c26:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8011c28:	64ba      	str	r2, [r7, #72]	; 0x48
 8011c2a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c2c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011c2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011c30:	e841 2300 	strex	r3, r2, [r1]
 8011c34:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8011c36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d1e5      	bne.n	8011c08 <UART_Start_Receive_IT+0x160>
 8011c3c:	e046      	b.n	8011ccc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011c3e:	68fb      	ldr	r3, [r7, #12]
 8011c40:	689b      	ldr	r3, [r3, #8]
 8011c42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011c46:	d107      	bne.n	8011c58 <UART_Start_Receive_IT+0x1b0>
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	691b      	ldr	r3, [r3, #16]
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d103      	bne.n	8011c58 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8011c50:	68fb      	ldr	r3, [r7, #12]
 8011c52:	4a24      	ldr	r2, [pc, #144]	; (8011ce4 <UART_Start_Receive_IT+0x23c>)
 8011c54:	675a      	str	r2, [r3, #116]	; 0x74
 8011c56:	e002      	b.n	8011c5e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	4a23      	ldr	r2, [pc, #140]	; (8011ce8 <UART_Start_Receive_IT+0x240>)
 8011c5c:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8011c5e:	68fb      	ldr	r3, [r7, #12]
 8011c60:	691b      	ldr	r3, [r3, #16]
 8011c62:	2b00      	cmp	r3, #0
 8011c64:	d019      	beq.n	8011c9a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c6e:	e853 3f00 	ldrex	r3, [r3]
 8011c72:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c76:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8011c7a:	677b      	str	r3, [r7, #116]	; 0x74
 8011c7c:	68fb      	ldr	r3, [r7, #12]
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	461a      	mov	r2, r3
 8011c82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8011c84:	637b      	str	r3, [r7, #52]	; 0x34
 8011c86:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011c8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011c8c:	e841 2300 	strex	r3, r2, [r1]
 8011c90:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8011c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	d1e6      	bne.n	8011c66 <UART_Start_Receive_IT+0x1be>
 8011c98:	e018      	b.n	8011ccc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011c9a:	68fb      	ldr	r3, [r7, #12]
 8011c9c:	681b      	ldr	r3, [r3, #0]
 8011c9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ca0:	697b      	ldr	r3, [r7, #20]
 8011ca2:	e853 3f00 	ldrex	r3, [r3]
 8011ca6:	613b      	str	r3, [r7, #16]
   return(result);
 8011ca8:	693b      	ldr	r3, [r7, #16]
 8011caa:	f043 0320 	orr.w	r3, r3, #32
 8011cae:	67bb      	str	r3, [r7, #120]	; 0x78
 8011cb0:	68fb      	ldr	r3, [r7, #12]
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	461a      	mov	r2, r3
 8011cb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011cb8:	623b      	str	r3, [r7, #32]
 8011cba:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011cbc:	69f9      	ldr	r1, [r7, #28]
 8011cbe:	6a3a      	ldr	r2, [r7, #32]
 8011cc0:	e841 2300 	strex	r3, r2, [r1]
 8011cc4:	61bb      	str	r3, [r7, #24]
   return(result);
 8011cc6:	69bb      	ldr	r3, [r7, #24]
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	d1e6      	bne.n	8011c9a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8011ccc:	2300      	movs	r3, #0
}
 8011cce:	4618      	mov	r0, r3
 8011cd0:	378c      	adds	r7, #140	; 0x8c
 8011cd2:	46bd      	mov	sp, r7
 8011cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cd8:	4770      	bx	lr
 8011cda:	bf00      	nop
 8011cdc:	0801250d 	.word	0x0801250d
 8011ce0:	080121ad 	.word	0x080121ad
 8011ce4:	08011ff5 	.word	0x08011ff5
 8011ce8:	08011e3d 	.word	0x08011e3d

08011cec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011cec:	b480      	push	{r7}
 8011cee:	b095      	sub	sp, #84	; 0x54
 8011cf0:	af00      	add	r7, sp, #0
 8011cf2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011cfc:	e853 3f00 	ldrex	r3, [r3]
 8011d00:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8011d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d04:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011d08:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	461a      	mov	r2, r3
 8011d10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011d12:	643b      	str	r3, [r7, #64]	; 0x40
 8011d14:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d16:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011d18:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011d1a:	e841 2300 	strex	r3, r2, [r1]
 8011d1e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d1e6      	bne.n	8011cf4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	681b      	ldr	r3, [r3, #0]
 8011d2a:	3308      	adds	r3, #8
 8011d2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d2e:	6a3b      	ldr	r3, [r7, #32]
 8011d30:	e853 3f00 	ldrex	r3, [r3]
 8011d34:	61fb      	str	r3, [r7, #28]
   return(result);
 8011d36:	69fa      	ldr	r2, [r7, #28]
 8011d38:	4b1e      	ldr	r3, [pc, #120]	; (8011db4 <UART_EndRxTransfer+0xc8>)
 8011d3a:	4013      	ands	r3, r2
 8011d3c:	64bb      	str	r3, [r7, #72]	; 0x48
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	681b      	ldr	r3, [r3, #0]
 8011d42:	3308      	adds	r3, #8
 8011d44:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011d46:	62fa      	str	r2, [r7, #44]	; 0x2c
 8011d48:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d4a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011d4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011d4e:	e841 2300 	strex	r3, r2, [r1]
 8011d52:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d1e5      	bne.n	8011d26 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011d5e:	2b01      	cmp	r3, #1
 8011d60:	d118      	bne.n	8011d94 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d68:	68fb      	ldr	r3, [r7, #12]
 8011d6a:	e853 3f00 	ldrex	r3, [r3]
 8011d6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8011d70:	68bb      	ldr	r3, [r7, #8]
 8011d72:	f023 0310 	bic.w	r3, r3, #16
 8011d76:	647b      	str	r3, [r7, #68]	; 0x44
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	681b      	ldr	r3, [r3, #0]
 8011d7c:	461a      	mov	r2, r3
 8011d7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011d80:	61bb      	str	r3, [r7, #24]
 8011d82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d84:	6979      	ldr	r1, [r7, #20]
 8011d86:	69ba      	ldr	r2, [r7, #24]
 8011d88:	e841 2300 	strex	r3, r2, [r1]
 8011d8c:	613b      	str	r3, [r7, #16]
   return(result);
 8011d8e:	693b      	ldr	r3, [r7, #16]
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	d1e6      	bne.n	8011d62 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	2220      	movs	r2, #32
 8011d98:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	2200      	movs	r2, #0
 8011da0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	2200      	movs	r2, #0
 8011da6:	675a      	str	r2, [r3, #116]	; 0x74
}
 8011da8:	bf00      	nop
 8011daa:	3754      	adds	r7, #84	; 0x54
 8011dac:	46bd      	mov	sp, r7
 8011dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011db2:	4770      	bx	lr
 8011db4:	effffffe 	.word	0xeffffffe

08011db8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011db8:	b580      	push	{r7, lr}
 8011dba:	b084      	sub	sp, #16
 8011dbc:	af00      	add	r7, sp, #0
 8011dbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011dc4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011dc6:	68fb      	ldr	r3, [r7, #12]
 8011dc8:	2200      	movs	r2, #0
 8011dca:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8011dce:	68fb      	ldr	r3, [r7, #12]
 8011dd0:	2200      	movs	r2, #0
 8011dd2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011dd6:	68f8      	ldr	r0, [r7, #12]
 8011dd8:	f7fe ff2e 	bl	8010c38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011ddc:	bf00      	nop
 8011dde:	3710      	adds	r7, #16
 8011de0:	46bd      	mov	sp, r7
 8011de2:	bd80      	pop	{r7, pc}

08011de4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011de4:	b580      	push	{r7, lr}
 8011de6:	b088      	sub	sp, #32
 8011de8:	af00      	add	r7, sp, #0
 8011dea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	681b      	ldr	r3, [r3, #0]
 8011df0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011df2:	68fb      	ldr	r3, [r7, #12]
 8011df4:	e853 3f00 	ldrex	r3, [r3]
 8011df8:	60bb      	str	r3, [r7, #8]
   return(result);
 8011dfa:	68bb      	ldr	r3, [r7, #8]
 8011dfc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011e00:	61fb      	str	r3, [r7, #28]
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	681b      	ldr	r3, [r3, #0]
 8011e06:	461a      	mov	r2, r3
 8011e08:	69fb      	ldr	r3, [r7, #28]
 8011e0a:	61bb      	str	r3, [r7, #24]
 8011e0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e0e:	6979      	ldr	r1, [r7, #20]
 8011e10:	69ba      	ldr	r2, [r7, #24]
 8011e12:	e841 2300 	strex	r3, r2, [r1]
 8011e16:	613b      	str	r3, [r7, #16]
   return(result);
 8011e18:	693b      	ldr	r3, [r7, #16]
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d1e6      	bne.n	8011dec <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	2220      	movs	r2, #32
 8011e22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	2200      	movs	r2, #0
 8011e2a:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011e2c:	6878      	ldr	r0, [r7, #4]
 8011e2e:	f7fe fef9 	bl	8010c24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011e32:	bf00      	nop
 8011e34:	3720      	adds	r7, #32
 8011e36:	46bd      	mov	sp, r7
 8011e38:	bd80      	pop	{r7, pc}
	...

08011e3c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8011e3c:	b580      	push	{r7, lr}
 8011e3e:	b09c      	sub	sp, #112	; 0x70
 8011e40:	af00      	add	r7, sp, #0
 8011e42:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011e4a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011e54:	2b22      	cmp	r3, #34	; 0x22
 8011e56:	f040 80be 	bne.w	8011fd6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011e60:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011e64:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8011e68:	b2d9      	uxtb	r1, r3
 8011e6a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8011e6e:	b2da      	uxtb	r2, r3
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011e74:	400a      	ands	r2, r1
 8011e76:	b2d2      	uxtb	r2, r2
 8011e78:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011e7e:	1c5a      	adds	r2, r3, #1
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011e8a:	b29b      	uxth	r3, r3
 8011e8c:	3b01      	subs	r3, #1
 8011e8e:	b29a      	uxth	r2, r3
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011e9c:	b29b      	uxth	r3, r3
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	f040 80a1 	bne.w	8011fe6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	681b      	ldr	r3, [r3, #0]
 8011ea8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011eaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011eac:	e853 3f00 	ldrex	r3, [r3]
 8011eb0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8011eb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011eb4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011eb8:	66bb      	str	r3, [r7, #104]	; 0x68
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	681b      	ldr	r3, [r3, #0]
 8011ebe:	461a      	mov	r2, r3
 8011ec0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011ec2:	65bb      	str	r3, [r7, #88]	; 0x58
 8011ec4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ec6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8011ec8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8011eca:	e841 2300 	strex	r3, r2, [r1]
 8011ece:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8011ed0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	d1e6      	bne.n	8011ea4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	3308      	adds	r3, #8
 8011edc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ee0:	e853 3f00 	ldrex	r3, [r3]
 8011ee4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8011ee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011ee8:	f023 0301 	bic.w	r3, r3, #1
 8011eec:	667b      	str	r3, [r7, #100]	; 0x64
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	681b      	ldr	r3, [r3, #0]
 8011ef2:	3308      	adds	r3, #8
 8011ef4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8011ef6:	647a      	str	r2, [r7, #68]	; 0x44
 8011ef8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011efa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011efc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011efe:	e841 2300 	strex	r3, r2, [r1]
 8011f02:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8011f04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d1e5      	bne.n	8011ed6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	2220      	movs	r2, #32
 8011f0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	2200      	movs	r2, #0
 8011f16:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	2200      	movs	r2, #0
 8011f1c:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	681b      	ldr	r3, [r3, #0]
 8011f22:	4a33      	ldr	r2, [pc, #204]	; (8011ff0 <UART_RxISR_8BIT+0x1b4>)
 8011f24:	4293      	cmp	r3, r2
 8011f26:	d01f      	beq.n	8011f68 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	681b      	ldr	r3, [r3, #0]
 8011f2c:	685b      	ldr	r3, [r3, #4]
 8011f2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	d018      	beq.n	8011f68 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	681b      	ldr	r3, [r3, #0]
 8011f3a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f3e:	e853 3f00 	ldrex	r3, [r3]
 8011f42:	623b      	str	r3, [r7, #32]
   return(result);
 8011f44:	6a3b      	ldr	r3, [r7, #32]
 8011f46:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8011f4a:	663b      	str	r3, [r7, #96]	; 0x60
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	681b      	ldr	r3, [r3, #0]
 8011f50:	461a      	mov	r2, r3
 8011f52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011f54:	633b      	str	r3, [r7, #48]	; 0x30
 8011f56:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f58:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011f5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011f5c:	e841 2300 	strex	r3, r2, [r1]
 8011f60:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d1e6      	bne.n	8011f36 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011f6c:	2b01      	cmp	r3, #1
 8011f6e:	d12e      	bne.n	8011fce <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	2200      	movs	r2, #0
 8011f74:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f7c:	693b      	ldr	r3, [r7, #16]
 8011f7e:	e853 3f00 	ldrex	r3, [r3]
 8011f82:	60fb      	str	r3, [r7, #12]
   return(result);
 8011f84:	68fb      	ldr	r3, [r7, #12]
 8011f86:	f023 0310 	bic.w	r3, r3, #16
 8011f8a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	681b      	ldr	r3, [r3, #0]
 8011f90:	461a      	mov	r2, r3
 8011f92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011f94:	61fb      	str	r3, [r7, #28]
 8011f96:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f98:	69b9      	ldr	r1, [r7, #24]
 8011f9a:	69fa      	ldr	r2, [r7, #28]
 8011f9c:	e841 2300 	strex	r3, r2, [r1]
 8011fa0:	617b      	str	r3, [r7, #20]
   return(result);
 8011fa2:	697b      	ldr	r3, [r7, #20]
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d1e6      	bne.n	8011f76 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	681b      	ldr	r3, [r3, #0]
 8011fac:	69db      	ldr	r3, [r3, #28]
 8011fae:	f003 0310 	and.w	r3, r3, #16
 8011fb2:	2b10      	cmp	r3, #16
 8011fb4:	d103      	bne.n	8011fbe <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	681b      	ldr	r3, [r3, #0]
 8011fba:	2210      	movs	r2, #16
 8011fbc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011fc4:	4619      	mov	r1, r3
 8011fc6:	6878      	ldr	r0, [r7, #4]
 8011fc8:	f7fe fe40 	bl	8010c4c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011fcc:	e00b      	b.n	8011fe6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8011fce:	6878      	ldr	r0, [r7, #4]
 8011fd0:	f7ef fac2 	bl	8001558 <HAL_UART_RxCpltCallback>
}
 8011fd4:	e007      	b.n	8011fe6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	699a      	ldr	r2, [r3, #24]
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	f042 0208 	orr.w	r2, r2, #8
 8011fe4:	619a      	str	r2, [r3, #24]
}
 8011fe6:	bf00      	nop
 8011fe8:	3770      	adds	r7, #112	; 0x70
 8011fea:	46bd      	mov	sp, r7
 8011fec:	bd80      	pop	{r7, pc}
 8011fee:	bf00      	nop
 8011ff0:	58000c00 	.word	0x58000c00

08011ff4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8011ff4:	b580      	push	{r7, lr}
 8011ff6:	b09c      	sub	sp, #112	; 0x70
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012002:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801200c:	2b22      	cmp	r3, #34	; 0x22
 801200e:	f040 80be 	bne.w	801218e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	681b      	ldr	r3, [r3, #0]
 8012016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012018:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012020:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8012022:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8012026:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 801202a:	4013      	ands	r3, r2
 801202c:	b29a      	uxth	r2, r3
 801202e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8012030:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012036:	1c9a      	adds	r2, r3, #2
 8012038:	687b      	ldr	r3, [r7, #4]
 801203a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012042:	b29b      	uxth	r3, r3
 8012044:	3b01      	subs	r3, #1
 8012046:	b29a      	uxth	r2, r3
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012054:	b29b      	uxth	r3, r3
 8012056:	2b00      	cmp	r3, #0
 8012058:	f040 80a1 	bne.w	801219e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	681b      	ldr	r3, [r3, #0]
 8012060:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012062:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012064:	e853 3f00 	ldrex	r3, [r3]
 8012068:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 801206a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801206c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8012070:	667b      	str	r3, [r7, #100]	; 0x64
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	461a      	mov	r2, r3
 8012078:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801207a:	657b      	str	r3, [r7, #84]	; 0x54
 801207c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801207e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012080:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8012082:	e841 2300 	strex	r3, r2, [r1]
 8012086:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8012088:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801208a:	2b00      	cmp	r3, #0
 801208c:	d1e6      	bne.n	801205c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	681b      	ldr	r3, [r3, #0]
 8012092:	3308      	adds	r3, #8
 8012094:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012098:	e853 3f00 	ldrex	r3, [r3]
 801209c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 801209e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120a0:	f023 0301 	bic.w	r3, r3, #1
 80120a4:	663b      	str	r3, [r7, #96]	; 0x60
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	681b      	ldr	r3, [r3, #0]
 80120aa:	3308      	adds	r3, #8
 80120ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80120ae:	643a      	str	r2, [r7, #64]	; 0x40
 80120b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80120b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80120b6:	e841 2300 	strex	r3, r2, [r1]
 80120ba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80120bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d1e5      	bne.n	801208e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	2220      	movs	r2, #32
 80120c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	2200      	movs	r2, #0
 80120ce:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	2200      	movs	r2, #0
 80120d4:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	4a33      	ldr	r2, [pc, #204]	; (80121a8 <UART_RxISR_16BIT+0x1b4>)
 80120dc:	4293      	cmp	r3, r2
 80120de:	d01f      	beq.n	8012120 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	681b      	ldr	r3, [r3, #0]
 80120e4:	685b      	ldr	r3, [r3, #4]
 80120e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d018      	beq.n	8012120 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120f4:	6a3b      	ldr	r3, [r7, #32]
 80120f6:	e853 3f00 	ldrex	r3, [r3]
 80120fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80120fc:	69fb      	ldr	r3, [r7, #28]
 80120fe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8012102:	65fb      	str	r3, [r7, #92]	; 0x5c
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	681b      	ldr	r3, [r3, #0]
 8012108:	461a      	mov	r2, r3
 801210a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801210c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801210e:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012110:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012112:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012114:	e841 2300 	strex	r3, r2, [r1]
 8012118:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801211a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801211c:	2b00      	cmp	r3, #0
 801211e:	d1e6      	bne.n	80120ee <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012124:	2b01      	cmp	r3, #1
 8012126:	d12e      	bne.n	8012186 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	2200      	movs	r2, #0
 801212c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012134:	68fb      	ldr	r3, [r7, #12]
 8012136:	e853 3f00 	ldrex	r3, [r3]
 801213a:	60bb      	str	r3, [r7, #8]
   return(result);
 801213c:	68bb      	ldr	r3, [r7, #8]
 801213e:	f023 0310 	bic.w	r3, r3, #16
 8012142:	65bb      	str	r3, [r7, #88]	; 0x58
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	681b      	ldr	r3, [r3, #0]
 8012148:	461a      	mov	r2, r3
 801214a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801214c:	61bb      	str	r3, [r7, #24]
 801214e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012150:	6979      	ldr	r1, [r7, #20]
 8012152:	69ba      	ldr	r2, [r7, #24]
 8012154:	e841 2300 	strex	r3, r2, [r1]
 8012158:	613b      	str	r3, [r7, #16]
   return(result);
 801215a:	693b      	ldr	r3, [r7, #16]
 801215c:	2b00      	cmp	r3, #0
 801215e:	d1e6      	bne.n	801212e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	681b      	ldr	r3, [r3, #0]
 8012164:	69db      	ldr	r3, [r3, #28]
 8012166:	f003 0310 	and.w	r3, r3, #16
 801216a:	2b10      	cmp	r3, #16
 801216c:	d103      	bne.n	8012176 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	2210      	movs	r2, #16
 8012174:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801217c:	4619      	mov	r1, r3
 801217e:	6878      	ldr	r0, [r7, #4]
 8012180:	f7fe fd64 	bl	8010c4c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8012184:	e00b      	b.n	801219e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8012186:	6878      	ldr	r0, [r7, #4]
 8012188:	f7ef f9e6 	bl	8001558 <HAL_UART_RxCpltCallback>
}
 801218c:	e007      	b.n	801219e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	681b      	ldr	r3, [r3, #0]
 8012192:	699a      	ldr	r2, [r3, #24]
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	f042 0208 	orr.w	r2, r2, #8
 801219c:	619a      	str	r2, [r3, #24]
}
 801219e:	bf00      	nop
 80121a0:	3770      	adds	r7, #112	; 0x70
 80121a2:	46bd      	mov	sp, r7
 80121a4:	bd80      	pop	{r7, pc}
 80121a6:	bf00      	nop
 80121a8:	58000c00 	.word	0x58000c00

080121ac <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80121ac:	b580      	push	{r7, lr}
 80121ae:	b0ac      	sub	sp, #176	; 0xb0
 80121b0:	af00      	add	r7, sp, #0
 80121b2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80121ba:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	69db      	ldr	r3, [r3, #28]
 80121c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	681b      	ldr	r3, [r3, #0]
 80121cc:	681b      	ldr	r3, [r3, #0]
 80121ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	681b      	ldr	r3, [r3, #0]
 80121d6:	689b      	ldr	r3, [r3, #8]
 80121d8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80121e2:	2b22      	cmp	r3, #34	; 0x22
 80121e4:	f040 8180 	bne.w	80124e8 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80121ee:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80121f2:	e123      	b.n	801243c <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80121fa:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80121fe:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8012202:	b2d9      	uxtb	r1, r3
 8012204:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8012208:	b2da      	uxtb	r2, r3
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801220e:	400a      	ands	r2, r1
 8012210:	b2d2      	uxtb	r2, r2
 8012212:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012218:	1c5a      	adds	r2, r3, #1
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012224:	b29b      	uxth	r3, r3
 8012226:	3b01      	subs	r3, #1
 8012228:	b29a      	uxth	r2, r3
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	681b      	ldr	r3, [r3, #0]
 8012234:	69db      	ldr	r3, [r3, #28]
 8012236:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801223a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801223e:	f003 0307 	and.w	r3, r3, #7
 8012242:	2b00      	cmp	r3, #0
 8012244:	d053      	beq.n	80122ee <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8012246:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801224a:	f003 0301 	and.w	r3, r3, #1
 801224e:	2b00      	cmp	r3, #0
 8012250:	d011      	beq.n	8012276 <UART_RxISR_8BIT_FIFOEN+0xca>
 8012252:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8012256:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801225a:	2b00      	cmp	r3, #0
 801225c:	d00b      	beq.n	8012276 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	2201      	movs	r2, #1
 8012264:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801226c:	f043 0201 	orr.w	r2, r3, #1
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801227a:	f003 0302 	and.w	r3, r3, #2
 801227e:	2b00      	cmp	r3, #0
 8012280:	d011      	beq.n	80122a6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8012282:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8012286:	f003 0301 	and.w	r3, r3, #1
 801228a:	2b00      	cmp	r3, #0
 801228c:	d00b      	beq.n	80122a6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	681b      	ldr	r3, [r3, #0]
 8012292:	2202      	movs	r2, #2
 8012294:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801229c:	f043 0204 	orr.w	r2, r3, #4
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80122a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80122aa:	f003 0304 	and.w	r3, r3, #4
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	d011      	beq.n	80122d6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80122b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80122b6:	f003 0301 	and.w	r3, r3, #1
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d00b      	beq.n	80122d6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	2204      	movs	r2, #4
 80122c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80122cc:	f043 0202 	orr.w	r2, r3, #2
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d006      	beq.n	80122ee <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80122e0:	6878      	ldr	r0, [r7, #4]
 80122e2:	f7fe fca9 	bl	8010c38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	2200      	movs	r2, #0
 80122ea:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80122f4:	b29b      	uxth	r3, r3
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	f040 80a0 	bne.w	801243c <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	681b      	ldr	r3, [r3, #0]
 8012300:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012302:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012304:	e853 3f00 	ldrex	r3, [r3]
 8012308:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 801230a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801230c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012310:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	681b      	ldr	r3, [r3, #0]
 8012318:	461a      	mov	r2, r3
 801231a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801231e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8012320:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012322:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8012324:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8012326:	e841 2300 	strex	r3, r2, [r1]
 801232a:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 801232c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801232e:	2b00      	cmp	r3, #0
 8012330:	d1e4      	bne.n	80122fc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	681b      	ldr	r3, [r3, #0]
 8012336:	3308      	adds	r3, #8
 8012338:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801233a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801233c:	e853 3f00 	ldrex	r3, [r3]
 8012340:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8012342:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8012344:	4b6e      	ldr	r3, [pc, #440]	; (8012500 <UART_RxISR_8BIT_FIFOEN+0x354>)
 8012346:	4013      	ands	r3, r2
 8012348:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	3308      	adds	r3, #8
 8012352:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8012356:	66ba      	str	r2, [r7, #104]	; 0x68
 8012358:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801235a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 801235c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801235e:	e841 2300 	strex	r3, r2, [r1]
 8012362:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8012364:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012366:	2b00      	cmp	r3, #0
 8012368:	d1e3      	bne.n	8012332 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	2220      	movs	r2, #32
 801236e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	2200      	movs	r2, #0
 8012376:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	2200      	movs	r2, #0
 801237c:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	681b      	ldr	r3, [r3, #0]
 8012382:	4a60      	ldr	r2, [pc, #384]	; (8012504 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8012384:	4293      	cmp	r3, r2
 8012386:	d021      	beq.n	80123cc <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	685b      	ldr	r3, [r3, #4]
 801238e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8012392:	2b00      	cmp	r3, #0
 8012394:	d01a      	beq.n	80123cc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8012396:	687b      	ldr	r3, [r7, #4]
 8012398:	681b      	ldr	r3, [r3, #0]
 801239a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801239c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801239e:	e853 3f00 	ldrex	r3, [r3]
 80123a2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80123a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80123a6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80123aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	681b      	ldr	r3, [r3, #0]
 80123b2:	461a      	mov	r2, r3
 80123b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80123b8:	657b      	str	r3, [r7, #84]	; 0x54
 80123ba:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80123bc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80123be:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80123c0:	e841 2300 	strex	r3, r2, [r1]
 80123c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80123c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d1e4      	bne.n	8012396 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80123d0:	2b01      	cmp	r3, #1
 80123d2:	d130      	bne.n	8012436 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80123d4:	687b      	ldr	r3, [r7, #4]
 80123d6:	2200      	movs	r2, #0
 80123d8:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80123e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80123e2:	e853 3f00 	ldrex	r3, [r3]
 80123e6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80123e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123ea:	f023 0310 	bic.w	r3, r3, #16
 80123ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	681b      	ldr	r3, [r3, #0]
 80123f6:	461a      	mov	r2, r3
 80123f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80123fc:	643b      	str	r3, [r7, #64]	; 0x40
 80123fe:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012400:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8012402:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8012404:	e841 2300 	strex	r3, r2, [r1]
 8012408:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801240a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801240c:	2b00      	cmp	r3, #0
 801240e:	d1e4      	bne.n	80123da <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	681b      	ldr	r3, [r3, #0]
 8012414:	69db      	ldr	r3, [r3, #28]
 8012416:	f003 0310 	and.w	r3, r3, #16
 801241a:	2b10      	cmp	r3, #16
 801241c:	d103      	bne.n	8012426 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	681b      	ldr	r3, [r3, #0]
 8012422:	2210      	movs	r2, #16
 8012424:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801242c:	4619      	mov	r1, r3
 801242e:	6878      	ldr	r0, [r7, #4]
 8012430:	f7fe fc0c 	bl	8010c4c <HAL_UARTEx_RxEventCallback>
 8012434:	e002      	b.n	801243c <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8012436:	6878      	ldr	r0, [r7, #4]
 8012438:	f7ef f88e 	bl	8001558 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801243c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8012440:	2b00      	cmp	r3, #0
 8012442:	d006      	beq.n	8012452 <UART_RxISR_8BIT_FIFOEN+0x2a6>
 8012444:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8012448:	f003 0320 	and.w	r3, r3, #32
 801244c:	2b00      	cmp	r3, #0
 801244e:	f47f aed1 	bne.w	80121f4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012458:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801245c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8012460:	2b00      	cmp	r3, #0
 8012462:	d049      	beq.n	80124f8 <UART_RxISR_8BIT_FIFOEN+0x34c>
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801246a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 801246e:	429a      	cmp	r2, r3
 8012470:	d242      	bcs.n	80124f8 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	681b      	ldr	r3, [r3, #0]
 8012476:	3308      	adds	r3, #8
 8012478:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801247a:	6a3b      	ldr	r3, [r7, #32]
 801247c:	e853 3f00 	ldrex	r3, [r3]
 8012480:	61fb      	str	r3, [r7, #28]
   return(result);
 8012482:	69fb      	ldr	r3, [r7, #28]
 8012484:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012488:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	3308      	adds	r3, #8
 8012492:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8012496:	62fa      	str	r2, [r7, #44]	; 0x2c
 8012498:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801249a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801249c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801249e:	e841 2300 	strex	r3, r2, [r1]
 80124a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80124a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124a6:	2b00      	cmp	r3, #0
 80124a8:	d1e3      	bne.n	8012472 <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	4a16      	ldr	r2, [pc, #88]	; (8012508 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80124ae:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80124b6:	68fb      	ldr	r3, [r7, #12]
 80124b8:	e853 3f00 	ldrex	r3, [r3]
 80124bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80124be:	68bb      	ldr	r3, [r7, #8]
 80124c0:	f043 0320 	orr.w	r3, r3, #32
 80124c4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	681b      	ldr	r3, [r3, #0]
 80124cc:	461a      	mov	r2, r3
 80124ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80124d2:	61bb      	str	r3, [r7, #24]
 80124d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80124d6:	6979      	ldr	r1, [r7, #20]
 80124d8:	69ba      	ldr	r2, [r7, #24]
 80124da:	e841 2300 	strex	r3, r2, [r1]
 80124de:	613b      	str	r3, [r7, #16]
   return(result);
 80124e0:	693b      	ldr	r3, [r7, #16]
 80124e2:	2b00      	cmp	r3, #0
 80124e4:	d1e4      	bne.n	80124b0 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80124e6:	e007      	b.n	80124f8 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	681b      	ldr	r3, [r3, #0]
 80124ec:	699a      	ldr	r2, [r3, #24]
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	f042 0208 	orr.w	r2, r2, #8
 80124f6:	619a      	str	r2, [r3, #24]
}
 80124f8:	bf00      	nop
 80124fa:	37b0      	adds	r7, #176	; 0xb0
 80124fc:	46bd      	mov	sp, r7
 80124fe:	bd80      	pop	{r7, pc}
 8012500:	effffffe 	.word	0xeffffffe
 8012504:	58000c00 	.word	0x58000c00
 8012508:	08011e3d 	.word	0x08011e3d

0801250c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801250c:	b580      	push	{r7, lr}
 801250e:	b0ae      	sub	sp, #184	; 0xb8
 8012510:	af00      	add	r7, sp, #0
 8012512:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801251a:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	681b      	ldr	r3, [r3, #0]
 8012522:	69db      	ldr	r3, [r3, #28]
 8012524:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	681b      	ldr	r3, [r3, #0]
 801252c:	681b      	ldr	r3, [r3, #0]
 801252e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	689b      	ldr	r3, [r3, #8]
 8012538:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012542:	2b22      	cmp	r3, #34	; 0x22
 8012544:	f040 8184 	bne.w	8012850 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801254e:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8012552:	e127      	b.n	80127a4 <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801255a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012562:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8012566:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 801256a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 801256e:	4013      	ands	r3, r2
 8012570:	b29a      	uxth	r2, r3
 8012572:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8012576:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801257c:	1c9a      	adds	r2, r3, #2
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012588:	b29b      	uxth	r3, r3
 801258a:	3b01      	subs	r3, #1
 801258c:	b29a      	uxth	r2, r3
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	681b      	ldr	r3, [r3, #0]
 8012598:	69db      	ldr	r3, [r3, #28]
 801259a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801259e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80125a2:	f003 0307 	and.w	r3, r3, #7
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	d053      	beq.n	8012652 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80125aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80125ae:	f003 0301 	and.w	r3, r3, #1
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	d011      	beq.n	80125da <UART_RxISR_16BIT_FIFOEN+0xce>
 80125b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80125ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80125be:	2b00      	cmp	r3, #0
 80125c0:	d00b      	beq.n	80125da <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	681b      	ldr	r3, [r3, #0]
 80125c6:	2201      	movs	r2, #1
 80125c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80125d0:	f043 0201 	orr.w	r2, r3, #1
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80125da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80125de:	f003 0302 	and.w	r3, r3, #2
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d011      	beq.n	801260a <UART_RxISR_16BIT_FIFOEN+0xfe>
 80125e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80125ea:	f003 0301 	and.w	r3, r3, #1
 80125ee:	2b00      	cmp	r3, #0
 80125f0:	d00b      	beq.n	801260a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	681b      	ldr	r3, [r3, #0]
 80125f6:	2202      	movs	r2, #2
 80125f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012600:	f043 0204 	orr.w	r2, r3, #4
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801260a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801260e:	f003 0304 	and.w	r3, r3, #4
 8012612:	2b00      	cmp	r3, #0
 8012614:	d011      	beq.n	801263a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8012616:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801261a:	f003 0301 	and.w	r3, r3, #1
 801261e:	2b00      	cmp	r3, #0
 8012620:	d00b      	beq.n	801263a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	681b      	ldr	r3, [r3, #0]
 8012626:	2204      	movs	r2, #4
 8012628:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012630:	f043 0202 	orr.w	r2, r3, #2
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012640:	2b00      	cmp	r3, #0
 8012642:	d006      	beq.n	8012652 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8012644:	6878      	ldr	r0, [r7, #4]
 8012646:	f7fe faf7 	bl	8010c38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	2200      	movs	r2, #0
 801264e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012658:	b29b      	uxth	r3, r3
 801265a:	2b00      	cmp	r3, #0
 801265c:	f040 80a2 	bne.w	80127a4 <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	681b      	ldr	r3, [r3, #0]
 8012664:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012666:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012668:	e853 3f00 	ldrex	r3, [r3]
 801266c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 801266e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012670:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012674:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	681b      	ldr	r3, [r3, #0]
 801267c:	461a      	mov	r2, r3
 801267e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8012682:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8012686:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012688:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 801268a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801268e:	e841 2300 	strex	r3, r2, [r1]
 8012692:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8012694:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8012696:	2b00      	cmp	r3, #0
 8012698:	d1e2      	bne.n	8012660 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	3308      	adds	r3, #8
 80126a0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80126a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80126a4:	e853 3f00 	ldrex	r3, [r3]
 80126a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80126aa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80126ac:	4b6e      	ldr	r3, [pc, #440]	; (8012868 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 80126ae:	4013      	ands	r3, r2
 80126b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	681b      	ldr	r3, [r3, #0]
 80126b8:	3308      	adds	r3, #8
 80126ba:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80126be:	66fa      	str	r2, [r7, #108]	; 0x6c
 80126c0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80126c2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80126c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80126c6:	e841 2300 	strex	r3, r2, [r1]
 80126ca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80126cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d1e3      	bne.n	801269a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	2220      	movs	r2, #32
 80126d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	2200      	movs	r2, #0
 80126de:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	2200      	movs	r2, #0
 80126e4:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	681b      	ldr	r3, [r3, #0]
 80126ea:	4a60      	ldr	r2, [pc, #384]	; (801286c <UART_RxISR_16BIT_FIFOEN+0x360>)
 80126ec:	4293      	cmp	r3, r2
 80126ee:	d021      	beq.n	8012734 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	681b      	ldr	r3, [r3, #0]
 80126f4:	685b      	ldr	r3, [r3, #4]
 80126f6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	d01a      	beq.n	8012734 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	681b      	ldr	r3, [r3, #0]
 8012702:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012704:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012706:	e853 3f00 	ldrex	r3, [r3]
 801270a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 801270c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801270e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8012712:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	681b      	ldr	r3, [r3, #0]
 801271a:	461a      	mov	r2, r3
 801271c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8012720:	65bb      	str	r3, [r7, #88]	; 0x58
 8012722:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012724:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8012726:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8012728:	e841 2300 	strex	r3, r2, [r1]
 801272c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 801272e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012730:	2b00      	cmp	r3, #0
 8012732:	d1e4      	bne.n	80126fe <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012738:	2b01      	cmp	r3, #1
 801273a:	d130      	bne.n	801279e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	2200      	movs	r2, #0
 8012740:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	681b      	ldr	r3, [r3, #0]
 8012746:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801274a:	e853 3f00 	ldrex	r3, [r3]
 801274e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8012750:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012752:	f023 0310 	bic.w	r3, r3, #16
 8012756:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	681b      	ldr	r3, [r3, #0]
 801275e:	461a      	mov	r2, r3
 8012760:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8012764:	647b      	str	r3, [r7, #68]	; 0x44
 8012766:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012768:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801276a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801276c:	e841 2300 	strex	r3, r2, [r1]
 8012770:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8012772:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012774:	2b00      	cmp	r3, #0
 8012776:	d1e4      	bne.n	8012742 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	69db      	ldr	r3, [r3, #28]
 801277e:	f003 0310 	and.w	r3, r3, #16
 8012782:	2b10      	cmp	r3, #16
 8012784:	d103      	bne.n	801278e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	681b      	ldr	r3, [r3, #0]
 801278a:	2210      	movs	r2, #16
 801278c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8012794:	4619      	mov	r1, r3
 8012796:	6878      	ldr	r0, [r7, #4]
 8012798:	f7fe fa58 	bl	8010c4c <HAL_UARTEx_RxEventCallback>
 801279c:	e002      	b.n	80127a4 <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 801279e:	6878      	ldr	r0, [r7, #4]
 80127a0:	f7ee feda 	bl	8001558 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80127a4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80127a8:	2b00      	cmp	r3, #0
 80127aa:	d006      	beq.n	80127ba <UART_RxISR_16BIT_FIFOEN+0x2ae>
 80127ac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80127b0:	f003 0320 	and.w	r3, r3, #32
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	f47f aecd 	bne.w	8012554 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80127c0:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80127c4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80127c8:	2b00      	cmp	r3, #0
 80127ca:	d049      	beq.n	8012860 <UART_RxISR_16BIT_FIFOEN+0x354>
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80127d2:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 80127d6:	429a      	cmp	r2, r3
 80127d8:	d242      	bcs.n	8012860 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	681b      	ldr	r3, [r3, #0]
 80127de:	3308      	adds	r3, #8
 80127e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80127e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127e4:	e853 3f00 	ldrex	r3, [r3]
 80127e8:	623b      	str	r3, [r7, #32]
   return(result);
 80127ea:	6a3b      	ldr	r3, [r7, #32]
 80127ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80127f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	681b      	ldr	r3, [r3, #0]
 80127f8:	3308      	adds	r3, #8
 80127fa:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80127fe:	633a      	str	r2, [r7, #48]	; 0x30
 8012800:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012802:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012804:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012806:	e841 2300 	strex	r3, r2, [r1]
 801280a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 801280c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801280e:	2b00      	cmp	r3, #0
 8012810:	d1e3      	bne.n	80127da <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	4a16      	ldr	r2, [pc, #88]	; (8012870 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8012816:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	681b      	ldr	r3, [r3, #0]
 801281c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801281e:	693b      	ldr	r3, [r7, #16]
 8012820:	e853 3f00 	ldrex	r3, [r3]
 8012824:	60fb      	str	r3, [r7, #12]
   return(result);
 8012826:	68fb      	ldr	r3, [r7, #12]
 8012828:	f043 0320 	orr.w	r3, r3, #32
 801282c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	681b      	ldr	r3, [r3, #0]
 8012834:	461a      	mov	r2, r3
 8012836:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801283a:	61fb      	str	r3, [r7, #28]
 801283c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801283e:	69b9      	ldr	r1, [r7, #24]
 8012840:	69fa      	ldr	r2, [r7, #28]
 8012842:	e841 2300 	strex	r3, r2, [r1]
 8012846:	617b      	str	r3, [r7, #20]
   return(result);
 8012848:	697b      	ldr	r3, [r7, #20]
 801284a:	2b00      	cmp	r3, #0
 801284c:	d1e4      	bne.n	8012818 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801284e:	e007      	b.n	8012860 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	681b      	ldr	r3, [r3, #0]
 8012854:	699a      	ldr	r2, [r3, #24]
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	f042 0208 	orr.w	r2, r2, #8
 801285e:	619a      	str	r2, [r3, #24]
}
 8012860:	bf00      	nop
 8012862:	37b8      	adds	r7, #184	; 0xb8
 8012864:	46bd      	mov	sp, r7
 8012866:	bd80      	pop	{r7, pc}
 8012868:	effffffe 	.word	0xeffffffe
 801286c:	58000c00 	.word	0x58000c00
 8012870:	08011ff5 	.word	0x08011ff5

08012874 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8012874:	b480      	push	{r7}
 8012876:	b083      	sub	sp, #12
 8012878:	af00      	add	r7, sp, #0
 801287a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801287c:	bf00      	nop
 801287e:	370c      	adds	r7, #12
 8012880:	46bd      	mov	sp, r7
 8012882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012886:	4770      	bx	lr

08012888 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8012888:	b480      	push	{r7}
 801288a:	b083      	sub	sp, #12
 801288c:	af00      	add	r7, sp, #0
 801288e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8012890:	bf00      	nop
 8012892:	370c      	adds	r7, #12
 8012894:	46bd      	mov	sp, r7
 8012896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801289a:	4770      	bx	lr

0801289c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801289c:	b480      	push	{r7}
 801289e:	b083      	sub	sp, #12
 80128a0:	af00      	add	r7, sp, #0
 80128a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80128a4:	bf00      	nop
 80128a6:	370c      	adds	r7, #12
 80128a8:	46bd      	mov	sp, r7
 80128aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ae:	4770      	bx	lr

080128b0 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 80128b0:	b480      	push	{r7}
 80128b2:	b089      	sub	sp, #36	; 0x24
 80128b4:	af00      	add	r7, sp, #0
 80128b6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80128be:	2b01      	cmp	r3, #1
 80128c0:	d101      	bne.n	80128c6 <HAL_UARTEx_EnableStopMode+0x16>
 80128c2:	2302      	movs	r3, #2
 80128c4:	e021      	b.n	801290a <HAL_UARTEx_EnableStopMode+0x5a>
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	2201      	movs	r2, #1
 80128ca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80128d4:	68fb      	ldr	r3, [r7, #12]
 80128d6:	e853 3f00 	ldrex	r3, [r3]
 80128da:	60bb      	str	r3, [r7, #8]
   return(result);
 80128dc:	68bb      	ldr	r3, [r7, #8]
 80128de:	f043 0302 	orr.w	r3, r3, #2
 80128e2:	61fb      	str	r3, [r7, #28]
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	681b      	ldr	r3, [r3, #0]
 80128e8:	461a      	mov	r2, r3
 80128ea:	69fb      	ldr	r3, [r7, #28]
 80128ec:	61bb      	str	r3, [r7, #24]
 80128ee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80128f0:	6979      	ldr	r1, [r7, #20]
 80128f2:	69ba      	ldr	r2, [r7, #24]
 80128f4:	e841 2300 	strex	r3, r2, [r1]
 80128f8:	613b      	str	r3, [r7, #16]
   return(result);
 80128fa:	693b      	ldr	r3, [r7, #16]
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	d1e6      	bne.n	80128ce <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	2200      	movs	r2, #0
 8012904:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012908:	2300      	movs	r3, #0
}
 801290a:	4618      	mov	r0, r3
 801290c:	3724      	adds	r7, #36	; 0x24
 801290e:	46bd      	mov	sp, r7
 8012910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012914:	4770      	bx	lr

08012916 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8012916:	b580      	push	{r7, lr}
 8012918:	b084      	sub	sp, #16
 801291a:	af00      	add	r7, sp, #0
 801291c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012924:	2b01      	cmp	r3, #1
 8012926:	d101      	bne.n	801292c <HAL_UARTEx_EnableFifoMode+0x16>
 8012928:	2302      	movs	r3, #2
 801292a:	e02b      	b.n	8012984 <HAL_UARTEx_EnableFifoMode+0x6e>
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	2201      	movs	r2, #1
 8012930:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	2224      	movs	r2, #36	; 0x24
 8012938:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	681b      	ldr	r3, [r3, #0]
 8012940:	681b      	ldr	r3, [r3, #0]
 8012942:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	681b      	ldr	r3, [r3, #0]
 8012948:	681a      	ldr	r2, [r3, #0]
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	f022 0201 	bic.w	r2, r2, #1
 8012952:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012954:	68fb      	ldr	r3, [r7, #12]
 8012956:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801295a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8012962:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	681b      	ldr	r3, [r3, #0]
 8012968:	68fa      	ldr	r2, [r7, #12]
 801296a:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801296c:	6878      	ldr	r0, [r7, #4]
 801296e:	f000 f8c3 	bl	8012af8 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	2220      	movs	r2, #32
 8012976:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	2200      	movs	r2, #0
 801297e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012982:	2300      	movs	r3, #0
}
 8012984:	4618      	mov	r0, r3
 8012986:	3710      	adds	r7, #16
 8012988:	46bd      	mov	sp, r7
 801298a:	bd80      	pop	{r7, pc}

0801298c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801298c:	b480      	push	{r7}
 801298e:	b085      	sub	sp, #20
 8012990:	af00      	add	r7, sp, #0
 8012992:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 801299a:	2b01      	cmp	r3, #1
 801299c:	d101      	bne.n	80129a2 <HAL_UARTEx_DisableFifoMode+0x16>
 801299e:	2302      	movs	r3, #2
 80129a0:	e027      	b.n	80129f2 <HAL_UARTEx_DisableFifoMode+0x66>
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	2201      	movs	r2, #1
 80129a6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	2224      	movs	r2, #36	; 0x24
 80129ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	681b      	ldr	r3, [r3, #0]
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	681a      	ldr	r2, [r3, #0]
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	681b      	ldr	r3, [r3, #0]
 80129c4:	f022 0201 	bic.w	r2, r2, #1
 80129c8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80129ca:	68fb      	ldr	r3, [r7, #12]
 80129cc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80129d0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80129d2:	687b      	ldr	r3, [r7, #4]
 80129d4:	2200      	movs	r2, #0
 80129d6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	681b      	ldr	r3, [r3, #0]
 80129dc:	68fa      	ldr	r2, [r7, #12]
 80129de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	2220      	movs	r2, #32
 80129e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	2200      	movs	r2, #0
 80129ec:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80129f0:	2300      	movs	r3, #0
}
 80129f2:	4618      	mov	r0, r3
 80129f4:	3714      	adds	r7, #20
 80129f6:	46bd      	mov	sp, r7
 80129f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129fc:	4770      	bx	lr

080129fe <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80129fe:	b580      	push	{r7, lr}
 8012a00:	b084      	sub	sp, #16
 8012a02:	af00      	add	r7, sp, #0
 8012a04:	6078      	str	r0, [r7, #4]
 8012a06:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012a0e:	2b01      	cmp	r3, #1
 8012a10:	d101      	bne.n	8012a16 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8012a12:	2302      	movs	r3, #2
 8012a14:	e02d      	b.n	8012a72 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	2201      	movs	r2, #1
 8012a1a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	2224      	movs	r2, #36	; 0x24
 8012a22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	681b      	ldr	r3, [r3, #0]
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	681b      	ldr	r3, [r3, #0]
 8012a32:	681a      	ldr	r2, [r3, #0]
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	681b      	ldr	r3, [r3, #0]
 8012a38:	f022 0201 	bic.w	r2, r2, #1
 8012a3c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	681b      	ldr	r3, [r3, #0]
 8012a42:	689b      	ldr	r3, [r3, #8]
 8012a44:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8012a48:	687b      	ldr	r3, [r7, #4]
 8012a4a:	681b      	ldr	r3, [r3, #0]
 8012a4c:	683a      	ldr	r2, [r7, #0]
 8012a4e:	430a      	orrs	r2, r1
 8012a50:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012a52:	6878      	ldr	r0, [r7, #4]
 8012a54:	f000 f850 	bl	8012af8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	681b      	ldr	r3, [r3, #0]
 8012a5c:	68fa      	ldr	r2, [r7, #12]
 8012a5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	2220      	movs	r2, #32
 8012a64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	2200      	movs	r2, #0
 8012a6c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012a70:	2300      	movs	r3, #0
}
 8012a72:	4618      	mov	r0, r3
 8012a74:	3710      	adds	r7, #16
 8012a76:	46bd      	mov	sp, r7
 8012a78:	bd80      	pop	{r7, pc}

08012a7a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012a7a:	b580      	push	{r7, lr}
 8012a7c:	b084      	sub	sp, #16
 8012a7e:	af00      	add	r7, sp, #0
 8012a80:	6078      	str	r0, [r7, #4]
 8012a82:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012a8a:	2b01      	cmp	r3, #1
 8012a8c:	d101      	bne.n	8012a92 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012a8e:	2302      	movs	r3, #2
 8012a90:	e02d      	b.n	8012aee <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	2201      	movs	r2, #1
 8012a96:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	2224      	movs	r2, #36	; 0x24
 8012a9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	681b      	ldr	r3, [r3, #0]
 8012aa6:	681b      	ldr	r3, [r3, #0]
 8012aa8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	681b      	ldr	r3, [r3, #0]
 8012aae:	681a      	ldr	r2, [r3, #0]
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	f022 0201 	bic.w	r2, r2, #1
 8012ab8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	681b      	ldr	r3, [r3, #0]
 8012abe:	689b      	ldr	r3, [r3, #8]
 8012ac0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	681b      	ldr	r3, [r3, #0]
 8012ac8:	683a      	ldr	r2, [r7, #0]
 8012aca:	430a      	orrs	r2, r1
 8012acc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012ace:	6878      	ldr	r0, [r7, #4]
 8012ad0:	f000 f812 	bl	8012af8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	68fa      	ldr	r2, [r7, #12]
 8012ada:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	2220      	movs	r2, #32
 8012ae0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	2200      	movs	r2, #0
 8012ae8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012aec:	2300      	movs	r3, #0
}
 8012aee:	4618      	mov	r0, r3
 8012af0:	3710      	adds	r7, #16
 8012af2:	46bd      	mov	sp, r7
 8012af4:	bd80      	pop	{r7, pc}
	...

08012af8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012af8:	b480      	push	{r7}
 8012afa:	b085      	sub	sp, #20
 8012afc:	af00      	add	r7, sp, #0
 8012afe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012b04:	2b00      	cmp	r3, #0
 8012b06:	d108      	bne.n	8012b1a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	2201      	movs	r2, #1
 8012b0c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	2201      	movs	r2, #1
 8012b14:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012b18:	e031      	b.n	8012b7e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012b1a:	2310      	movs	r3, #16
 8012b1c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012b1e:	2310      	movs	r3, #16
 8012b20:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	681b      	ldr	r3, [r3, #0]
 8012b26:	689b      	ldr	r3, [r3, #8]
 8012b28:	0e5b      	lsrs	r3, r3, #25
 8012b2a:	b2db      	uxtb	r3, r3
 8012b2c:	f003 0307 	and.w	r3, r3, #7
 8012b30:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	681b      	ldr	r3, [r3, #0]
 8012b36:	689b      	ldr	r3, [r3, #8]
 8012b38:	0f5b      	lsrs	r3, r3, #29
 8012b3a:	b2db      	uxtb	r3, r3
 8012b3c:	f003 0307 	and.w	r3, r3, #7
 8012b40:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012b42:	7bbb      	ldrb	r3, [r7, #14]
 8012b44:	7b3a      	ldrb	r2, [r7, #12]
 8012b46:	4911      	ldr	r1, [pc, #68]	; (8012b8c <UARTEx_SetNbDataToProcess+0x94>)
 8012b48:	5c8a      	ldrb	r2, [r1, r2]
 8012b4a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012b4e:	7b3a      	ldrb	r2, [r7, #12]
 8012b50:	490f      	ldr	r1, [pc, #60]	; (8012b90 <UARTEx_SetNbDataToProcess+0x98>)
 8012b52:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012b54:	fb93 f3f2 	sdiv	r3, r3, r2
 8012b58:	b29a      	uxth	r2, r3
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012b60:	7bfb      	ldrb	r3, [r7, #15]
 8012b62:	7b7a      	ldrb	r2, [r7, #13]
 8012b64:	4909      	ldr	r1, [pc, #36]	; (8012b8c <UARTEx_SetNbDataToProcess+0x94>)
 8012b66:	5c8a      	ldrb	r2, [r1, r2]
 8012b68:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012b6c:	7b7a      	ldrb	r2, [r7, #13]
 8012b6e:	4908      	ldr	r1, [pc, #32]	; (8012b90 <UARTEx_SetNbDataToProcess+0x98>)
 8012b70:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012b72:	fb93 f3f2 	sdiv	r3, r3, r2
 8012b76:	b29a      	uxth	r2, r3
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8012b7e:	bf00      	nop
 8012b80:	3714      	adds	r7, #20
 8012b82:	46bd      	mov	sp, r7
 8012b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b88:	4770      	bx	lr
 8012b8a:	bf00      	nop
 8012b8c:	08016e94 	.word	0x08016e94
 8012b90:	08016e9c 	.word	0x08016e9c

08012b94 <__NVIC_SetPriority>:
{
 8012b94:	b480      	push	{r7}
 8012b96:	b083      	sub	sp, #12
 8012b98:	af00      	add	r7, sp, #0
 8012b9a:	4603      	mov	r3, r0
 8012b9c:	6039      	str	r1, [r7, #0]
 8012b9e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8012ba0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	db0a      	blt.n	8012bbe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012ba8:	683b      	ldr	r3, [r7, #0]
 8012baa:	b2da      	uxtb	r2, r3
 8012bac:	490c      	ldr	r1, [pc, #48]	; (8012be0 <__NVIC_SetPriority+0x4c>)
 8012bae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012bb2:	0112      	lsls	r2, r2, #4
 8012bb4:	b2d2      	uxtb	r2, r2
 8012bb6:	440b      	add	r3, r1
 8012bb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8012bbc:	e00a      	b.n	8012bd4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012bbe:	683b      	ldr	r3, [r7, #0]
 8012bc0:	b2da      	uxtb	r2, r3
 8012bc2:	4908      	ldr	r1, [pc, #32]	; (8012be4 <__NVIC_SetPriority+0x50>)
 8012bc4:	88fb      	ldrh	r3, [r7, #6]
 8012bc6:	f003 030f 	and.w	r3, r3, #15
 8012bca:	3b04      	subs	r3, #4
 8012bcc:	0112      	lsls	r2, r2, #4
 8012bce:	b2d2      	uxtb	r2, r2
 8012bd0:	440b      	add	r3, r1
 8012bd2:	761a      	strb	r2, [r3, #24]
}
 8012bd4:	bf00      	nop
 8012bd6:	370c      	adds	r7, #12
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bde:	4770      	bx	lr
 8012be0:	e000e100 	.word	0xe000e100
 8012be4:	e000ed00 	.word	0xe000ed00

08012be8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8012be8:	b580      	push	{r7, lr}
 8012bea:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8012bec:	4b05      	ldr	r3, [pc, #20]	; (8012c04 <SysTick_Handler+0x1c>)
 8012bee:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8012bf0:	f002 f958 	bl	8014ea4 <xTaskGetSchedulerState>
 8012bf4:	4603      	mov	r3, r0
 8012bf6:	2b01      	cmp	r3, #1
 8012bf8:	d001      	beq.n	8012bfe <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8012bfa:	f002 ff75 	bl	8015ae8 <xPortSysTickHandler>
  }
}
 8012bfe:	bf00      	nop
 8012c00:	bd80      	pop	{r7, pc}
 8012c02:	bf00      	nop
 8012c04:	e000e010 	.word	0xe000e010

08012c08 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8012c08:	b580      	push	{r7, lr}
 8012c0a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8012c0c:	2100      	movs	r1, #0
 8012c0e:	f06f 0004 	mvn.w	r0, #4
 8012c12:	f7ff ffbf 	bl	8012b94 <__NVIC_SetPriority>
#endif
}
 8012c16:	bf00      	nop
 8012c18:	bd80      	pop	{r7, pc}
	...

08012c1c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8012c1c:	b480      	push	{r7}
 8012c1e:	b083      	sub	sp, #12
 8012c20:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012c22:	f3ef 8305 	mrs	r3, IPSR
 8012c26:	603b      	str	r3, [r7, #0]
  return(result);
 8012c28:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d003      	beq.n	8012c36 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8012c2e:	f06f 0305 	mvn.w	r3, #5
 8012c32:	607b      	str	r3, [r7, #4]
 8012c34:	e00c      	b.n	8012c50 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8012c36:	4b0a      	ldr	r3, [pc, #40]	; (8012c60 <osKernelInitialize+0x44>)
 8012c38:	681b      	ldr	r3, [r3, #0]
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d105      	bne.n	8012c4a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8012c3e:	4b08      	ldr	r3, [pc, #32]	; (8012c60 <osKernelInitialize+0x44>)
 8012c40:	2201      	movs	r2, #1
 8012c42:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8012c44:	2300      	movs	r3, #0
 8012c46:	607b      	str	r3, [r7, #4]
 8012c48:	e002      	b.n	8012c50 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8012c4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012c4e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8012c50:	687b      	ldr	r3, [r7, #4]
}
 8012c52:	4618      	mov	r0, r3
 8012c54:	370c      	adds	r7, #12
 8012c56:	46bd      	mov	sp, r7
 8012c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c5c:	4770      	bx	lr
 8012c5e:	bf00      	nop
 8012c60:	24001d84 	.word	0x24001d84

08012c64 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8012c64:	b580      	push	{r7, lr}
 8012c66:	b082      	sub	sp, #8
 8012c68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012c6a:	f3ef 8305 	mrs	r3, IPSR
 8012c6e:	603b      	str	r3, [r7, #0]
  return(result);
 8012c70:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	d003      	beq.n	8012c7e <osKernelStart+0x1a>
    stat = osErrorISR;
 8012c76:	f06f 0305 	mvn.w	r3, #5
 8012c7a:	607b      	str	r3, [r7, #4]
 8012c7c:	e010      	b.n	8012ca0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8012c7e:	4b0b      	ldr	r3, [pc, #44]	; (8012cac <osKernelStart+0x48>)
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	2b01      	cmp	r3, #1
 8012c84:	d109      	bne.n	8012c9a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8012c86:	f7ff ffbf 	bl	8012c08 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8012c8a:	4b08      	ldr	r3, [pc, #32]	; (8012cac <osKernelStart+0x48>)
 8012c8c:	2202      	movs	r2, #2
 8012c8e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8012c90:	f001 fc0c 	bl	80144ac <vTaskStartScheduler>
      stat = osOK;
 8012c94:	2300      	movs	r3, #0
 8012c96:	607b      	str	r3, [r7, #4]
 8012c98:	e002      	b.n	8012ca0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8012c9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012c9e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8012ca0:	687b      	ldr	r3, [r7, #4]
}
 8012ca2:	4618      	mov	r0, r3
 8012ca4:	3708      	adds	r7, #8
 8012ca6:	46bd      	mov	sp, r7
 8012ca8:	bd80      	pop	{r7, pc}
 8012caa:	bf00      	nop
 8012cac:	24001d84 	.word	0x24001d84

08012cb0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8012cb0:	b580      	push	{r7, lr}
 8012cb2:	b08e      	sub	sp, #56	; 0x38
 8012cb4:	af04      	add	r7, sp, #16
 8012cb6:	60f8      	str	r0, [r7, #12]
 8012cb8:	60b9      	str	r1, [r7, #8]
 8012cba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8012cbc:	2300      	movs	r3, #0
 8012cbe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012cc0:	f3ef 8305 	mrs	r3, IPSR
 8012cc4:	617b      	str	r3, [r7, #20]
  return(result);
 8012cc6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d17e      	bne.n	8012dca <osThreadNew+0x11a>
 8012ccc:	68fb      	ldr	r3, [r7, #12]
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	d07b      	beq.n	8012dca <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8012cd2:	2380      	movs	r3, #128	; 0x80
 8012cd4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8012cd6:	2318      	movs	r3, #24
 8012cd8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8012cda:	2300      	movs	r3, #0
 8012cdc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8012cde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012ce2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	2b00      	cmp	r3, #0
 8012ce8:	d045      	beq.n	8012d76 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	681b      	ldr	r3, [r3, #0]
 8012cee:	2b00      	cmp	r3, #0
 8012cf0:	d002      	beq.n	8012cf8 <osThreadNew+0x48>
        name = attr->name;
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	699b      	ldr	r3, [r3, #24]
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	d002      	beq.n	8012d06 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	699b      	ldr	r3, [r3, #24]
 8012d04:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8012d06:	69fb      	ldr	r3, [r7, #28]
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	d008      	beq.n	8012d1e <osThreadNew+0x6e>
 8012d0c:	69fb      	ldr	r3, [r7, #28]
 8012d0e:	2b38      	cmp	r3, #56	; 0x38
 8012d10:	d805      	bhi.n	8012d1e <osThreadNew+0x6e>
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	685b      	ldr	r3, [r3, #4]
 8012d16:	f003 0301 	and.w	r3, r3, #1
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d001      	beq.n	8012d22 <osThreadNew+0x72>
        return (NULL);
 8012d1e:	2300      	movs	r3, #0
 8012d20:	e054      	b.n	8012dcc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	695b      	ldr	r3, [r3, #20]
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d003      	beq.n	8012d32 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8012d2a:	687b      	ldr	r3, [r7, #4]
 8012d2c:	695b      	ldr	r3, [r3, #20]
 8012d2e:	089b      	lsrs	r3, r3, #2
 8012d30:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012d32:	687b      	ldr	r3, [r7, #4]
 8012d34:	689b      	ldr	r3, [r3, #8]
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	d00e      	beq.n	8012d58 <osThreadNew+0xa8>
 8012d3a:	687b      	ldr	r3, [r7, #4]
 8012d3c:	68db      	ldr	r3, [r3, #12]
 8012d3e:	2b5b      	cmp	r3, #91	; 0x5b
 8012d40:	d90a      	bls.n	8012d58 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	d006      	beq.n	8012d58 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	695b      	ldr	r3, [r3, #20]
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d002      	beq.n	8012d58 <osThreadNew+0xa8>
        mem = 1;
 8012d52:	2301      	movs	r3, #1
 8012d54:	61bb      	str	r3, [r7, #24]
 8012d56:	e010      	b.n	8012d7a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	689b      	ldr	r3, [r3, #8]
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d10c      	bne.n	8012d7a <osThreadNew+0xca>
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	68db      	ldr	r3, [r3, #12]
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d108      	bne.n	8012d7a <osThreadNew+0xca>
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	691b      	ldr	r3, [r3, #16]
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	d104      	bne.n	8012d7a <osThreadNew+0xca>
          mem = 0;
 8012d70:	2300      	movs	r3, #0
 8012d72:	61bb      	str	r3, [r7, #24]
 8012d74:	e001      	b.n	8012d7a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8012d76:	2300      	movs	r3, #0
 8012d78:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8012d7a:	69bb      	ldr	r3, [r7, #24]
 8012d7c:	2b01      	cmp	r3, #1
 8012d7e:	d110      	bne.n	8012da2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8012d84:	687a      	ldr	r2, [r7, #4]
 8012d86:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012d88:	9202      	str	r2, [sp, #8]
 8012d8a:	9301      	str	r3, [sp, #4]
 8012d8c:	69fb      	ldr	r3, [r7, #28]
 8012d8e:	9300      	str	r3, [sp, #0]
 8012d90:	68bb      	ldr	r3, [r7, #8]
 8012d92:	6a3a      	ldr	r2, [r7, #32]
 8012d94:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012d96:	68f8      	ldr	r0, [r7, #12]
 8012d98:	f001 f9b2 	bl	8014100 <xTaskCreateStatic>
 8012d9c:	4603      	mov	r3, r0
 8012d9e:	613b      	str	r3, [r7, #16]
 8012da0:	e013      	b.n	8012dca <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8012da2:	69bb      	ldr	r3, [r7, #24]
 8012da4:	2b00      	cmp	r3, #0
 8012da6:	d110      	bne.n	8012dca <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8012da8:	6a3b      	ldr	r3, [r7, #32]
 8012daa:	b29a      	uxth	r2, r3
 8012dac:	f107 0310 	add.w	r3, r7, #16
 8012db0:	9301      	str	r3, [sp, #4]
 8012db2:	69fb      	ldr	r3, [r7, #28]
 8012db4:	9300      	str	r3, [sp, #0]
 8012db6:	68bb      	ldr	r3, [r7, #8]
 8012db8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012dba:	68f8      	ldr	r0, [r7, #12]
 8012dbc:	f001 f9fd 	bl	80141ba <xTaskCreate>
 8012dc0:	4603      	mov	r3, r0
 8012dc2:	2b01      	cmp	r3, #1
 8012dc4:	d001      	beq.n	8012dca <osThreadNew+0x11a>
            hTask = NULL;
 8012dc6:	2300      	movs	r3, #0
 8012dc8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8012dca:	693b      	ldr	r3, [r7, #16]
}
 8012dcc:	4618      	mov	r0, r3
 8012dce:	3728      	adds	r7, #40	; 0x28
 8012dd0:	46bd      	mov	sp, r7
 8012dd2:	bd80      	pop	{r7, pc}

08012dd4 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8012dd4:	b480      	push	{r7}
 8012dd6:	b083      	sub	sp, #12
 8012dd8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012dda:	f3ef 8305 	mrs	r3, IPSR
 8012dde:	603b      	str	r3, [r7, #0]
  return(result);
 8012de0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012de2:	2b00      	cmp	r3, #0
 8012de4:	d003      	beq.n	8012dee <osThreadYield+0x1a>
    stat = osErrorISR;
 8012de6:	f06f 0305 	mvn.w	r3, #5
 8012dea:	607b      	str	r3, [r7, #4]
 8012dec:	e009      	b.n	8012e02 <osThreadYield+0x2e>
  } else {
    stat = osOK;
 8012dee:	2300      	movs	r3, #0
 8012df0:	607b      	str	r3, [r7, #4]
    taskYIELD();
 8012df2:	4b07      	ldr	r3, [pc, #28]	; (8012e10 <osThreadYield+0x3c>)
 8012df4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012df8:	601a      	str	r2, [r3, #0]
 8012dfa:	f3bf 8f4f 	dsb	sy
 8012dfe:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 8012e02:	687b      	ldr	r3, [r7, #4]
}
 8012e04:	4618      	mov	r0, r3
 8012e06:	370c      	adds	r7, #12
 8012e08:	46bd      	mov	sp, r7
 8012e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e0e:	4770      	bx	lr
 8012e10:	e000ed04 	.word	0xe000ed04

08012e14 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8012e14:	b580      	push	{r7, lr}
 8012e16:	b084      	sub	sp, #16
 8012e18:	af00      	add	r7, sp, #0
 8012e1a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012e1c:	f3ef 8305 	mrs	r3, IPSR
 8012e20:	60bb      	str	r3, [r7, #8]
  return(result);
 8012e22:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d003      	beq.n	8012e30 <osDelay+0x1c>
    stat = osErrorISR;
 8012e28:	f06f 0305 	mvn.w	r3, #5
 8012e2c:	60fb      	str	r3, [r7, #12]
 8012e2e:	e007      	b.n	8012e40 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8012e30:	2300      	movs	r3, #0
 8012e32:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	d002      	beq.n	8012e40 <osDelay+0x2c>
      vTaskDelay(ticks);
 8012e3a:	6878      	ldr	r0, [r7, #4]
 8012e3c:	f001 fb02 	bl	8014444 <vTaskDelay>
    }
  }

  return (stat);
 8012e40:	68fb      	ldr	r3, [r7, #12]
}
 8012e42:	4618      	mov	r0, r3
 8012e44:	3710      	adds	r7, #16
 8012e46:	46bd      	mov	sp, r7
 8012e48:	bd80      	pop	{r7, pc}

08012e4a <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8012e4a:	b580      	push	{r7, lr}
 8012e4c:	b086      	sub	sp, #24
 8012e4e:	af00      	add	r7, sp, #0
 8012e50:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8012e52:	2300      	movs	r3, #0
 8012e54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012e56:	f3ef 8305 	mrs	r3, IPSR
 8012e5a:	60fb      	str	r3, [r7, #12]
  return(result);
 8012e5c:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d12d      	bne.n	8012ebe <osEventFlagsNew+0x74>
    mem = -1;
 8012e62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012e66:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	2b00      	cmp	r3, #0
 8012e6c:	d015      	beq.n	8012e9a <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	689b      	ldr	r3, [r3, #8]
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	d006      	beq.n	8012e84 <osEventFlagsNew+0x3a>
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	68db      	ldr	r3, [r3, #12]
 8012e7a:	2b1f      	cmp	r3, #31
 8012e7c:	d902      	bls.n	8012e84 <osEventFlagsNew+0x3a>
        mem = 1;
 8012e7e:	2301      	movs	r3, #1
 8012e80:	613b      	str	r3, [r7, #16]
 8012e82:	e00c      	b.n	8012e9e <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	689b      	ldr	r3, [r3, #8]
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d108      	bne.n	8012e9e <osEventFlagsNew+0x54>
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	68db      	ldr	r3, [r3, #12]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d104      	bne.n	8012e9e <osEventFlagsNew+0x54>
          mem = 0;
 8012e94:	2300      	movs	r3, #0
 8012e96:	613b      	str	r3, [r7, #16]
 8012e98:	e001      	b.n	8012e9e <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8012e9a:	2300      	movs	r3, #0
 8012e9c:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8012e9e:	693b      	ldr	r3, [r7, #16]
 8012ea0:	2b01      	cmp	r3, #1
 8012ea2:	d106      	bne.n	8012eb2 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	689b      	ldr	r3, [r3, #8]
 8012ea8:	4618      	mov	r0, r3
 8012eaa:	f000 f91d 	bl	80130e8 <xEventGroupCreateStatic>
 8012eae:	6178      	str	r0, [r7, #20]
 8012eb0:	e005      	b.n	8012ebe <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8012eb2:	693b      	ldr	r3, [r7, #16]
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d102      	bne.n	8012ebe <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8012eb8:	f000 f94d 	bl	8013156 <xEventGroupCreate>
 8012ebc:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8012ebe:	697b      	ldr	r3, [r7, #20]
}
 8012ec0:	4618      	mov	r0, r3
 8012ec2:	3718      	adds	r7, #24
 8012ec4:	46bd      	mov	sp, r7
 8012ec6:	bd80      	pop	{r7, pc}

08012ec8 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8012ec8:	b580      	push	{r7, lr}
 8012eca:	b086      	sub	sp, #24
 8012ecc:	af00      	add	r7, sp, #0
 8012ece:	6078      	str	r0, [r7, #4]
 8012ed0:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8012ed6:	693b      	ldr	r3, [r7, #16]
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d004      	beq.n	8012ee6 <osEventFlagsSet+0x1e>
 8012edc:	683b      	ldr	r3, [r7, #0]
 8012ede:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	d003      	beq.n	8012eee <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8012ee6:	f06f 0303 	mvn.w	r3, #3
 8012eea:	617b      	str	r3, [r7, #20]
 8012eec:	e028      	b.n	8012f40 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012eee:	f3ef 8305 	mrs	r3, IPSR
 8012ef2:	60fb      	str	r3, [r7, #12]
  return(result);
 8012ef4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8012ef6:	2b00      	cmp	r3, #0
 8012ef8:	d01d      	beq.n	8012f36 <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8012efa:	2300      	movs	r3, #0
 8012efc:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8012efe:	f107 0308 	add.w	r3, r7, #8
 8012f02:	461a      	mov	r2, r3
 8012f04:	6839      	ldr	r1, [r7, #0]
 8012f06:	6938      	ldr	r0, [r7, #16]
 8012f08:	f000 fb46 	bl	8013598 <xEventGroupSetBitsFromISR>
 8012f0c:	4603      	mov	r3, r0
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d103      	bne.n	8012f1a <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8012f12:	f06f 0302 	mvn.w	r3, #2
 8012f16:	617b      	str	r3, [r7, #20]
 8012f18:	e012      	b.n	8012f40 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8012f1a:	683b      	ldr	r3, [r7, #0]
 8012f1c:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8012f1e:	68bb      	ldr	r3, [r7, #8]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d00d      	beq.n	8012f40 <osEventFlagsSet+0x78>
 8012f24:	4b09      	ldr	r3, [pc, #36]	; (8012f4c <osEventFlagsSet+0x84>)
 8012f26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012f2a:	601a      	str	r2, [r3, #0]
 8012f2c:	f3bf 8f4f 	dsb	sy
 8012f30:	f3bf 8f6f 	isb	sy
 8012f34:	e004      	b.n	8012f40 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8012f36:	6839      	ldr	r1, [r7, #0]
 8012f38:	6938      	ldr	r0, [r7, #16]
 8012f3a:	f000 fa65 	bl	8013408 <xEventGroupSetBits>
 8012f3e:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8012f40:	697b      	ldr	r3, [r7, #20]
}
 8012f42:	4618      	mov	r0, r3
 8012f44:	3718      	adds	r7, #24
 8012f46:	46bd      	mov	sp, r7
 8012f48:	bd80      	pop	{r7, pc}
 8012f4a:	bf00      	nop
 8012f4c:	e000ed04 	.word	0xe000ed04

08012f50 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8012f50:	b580      	push	{r7, lr}
 8012f52:	b086      	sub	sp, #24
 8012f54:	af00      	add	r7, sp, #0
 8012f56:	6078      	str	r0, [r7, #4]
 8012f58:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8012f5e:	693b      	ldr	r3, [r7, #16]
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d004      	beq.n	8012f6e <osEventFlagsClear+0x1e>
 8012f64:	683b      	ldr	r3, [r7, #0]
 8012f66:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	d003      	beq.n	8012f76 <osEventFlagsClear+0x26>
    rflags = (uint32_t)osErrorParameter;
 8012f6e:	f06f 0303 	mvn.w	r3, #3
 8012f72:	617b      	str	r3, [r7, #20]
 8012f74:	e019      	b.n	8012faa <osEventFlagsClear+0x5a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012f76:	f3ef 8305 	mrs	r3, IPSR
 8012f7a:	60fb      	str	r3, [r7, #12]
  return(result);
 8012f7c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d00e      	beq.n	8012fa0 <osEventFlagsClear+0x50>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8012f82:	6938      	ldr	r0, [r7, #16]
 8012f84:	f000 fa1c 	bl	80133c0 <xEventGroupGetBitsFromISR>
 8012f88:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8012f8a:	6839      	ldr	r1, [r7, #0]
 8012f8c:	6938      	ldr	r0, [r7, #16]
 8012f8e:	f000 fa03 	bl	8013398 <xEventGroupClearBitsFromISR>
 8012f92:	4603      	mov	r3, r0
 8012f94:	2b00      	cmp	r3, #0
 8012f96:	d108      	bne.n	8012faa <osEventFlagsClear+0x5a>
      rflags = (uint32_t)osErrorResource;
 8012f98:	f06f 0302 	mvn.w	r3, #2
 8012f9c:	617b      	str	r3, [r7, #20]
 8012f9e:	e004      	b.n	8012faa <osEventFlagsClear+0x5a>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 8012fa0:	6839      	ldr	r1, [r7, #0]
 8012fa2:	6938      	ldr	r0, [r7, #16]
 8012fa4:	f000 f9c0 	bl	8013328 <xEventGroupClearBits>
 8012fa8:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8012faa:	697b      	ldr	r3, [r7, #20]
}
 8012fac:	4618      	mov	r0, r3
 8012fae:	3718      	adds	r7, #24
 8012fb0:	46bd      	mov	sp, r7
 8012fb2:	bd80      	pop	{r7, pc}

08012fb4 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8012fb4:	b580      	push	{r7, lr}
 8012fb6:	b08c      	sub	sp, #48	; 0x30
 8012fb8:	af02      	add	r7, sp, #8
 8012fba:	60f8      	str	r0, [r7, #12]
 8012fbc:	60b9      	str	r1, [r7, #8]
 8012fbe:	607a      	str	r2, [r7, #4]
 8012fc0:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8012fc2:	68fb      	ldr	r3, [r7, #12]
 8012fc4:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8012fc6:	69bb      	ldr	r3, [r7, #24]
 8012fc8:	2b00      	cmp	r3, #0
 8012fca:	d004      	beq.n	8012fd6 <osEventFlagsWait+0x22>
 8012fcc:	68bb      	ldr	r3, [r7, #8]
 8012fce:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d003      	beq.n	8012fde <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8012fd6:	f06f 0303 	mvn.w	r3, #3
 8012fda:	61fb      	str	r3, [r7, #28]
 8012fdc:	e04b      	b.n	8013076 <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012fde:	f3ef 8305 	mrs	r3, IPSR
 8012fe2:	617b      	str	r3, [r7, #20]
  return(result);
 8012fe4:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8012fe6:	2b00      	cmp	r3, #0
 8012fe8:	d003      	beq.n	8012ff2 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 8012fea:	f06f 0305 	mvn.w	r3, #5
 8012fee:	61fb      	str	r3, [r7, #28]
 8012ff0:	e041      	b.n	8013076 <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	f003 0301 	and.w	r3, r3, #1
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d002      	beq.n	8013002 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 8012ffc:	2301      	movs	r3, #1
 8012ffe:	627b      	str	r3, [r7, #36]	; 0x24
 8013000:	e001      	b.n	8013006 <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 8013002:	2300      	movs	r3, #0
 8013004:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	f003 0302 	and.w	r3, r3, #2
 801300c:	2b00      	cmp	r3, #0
 801300e:	d002      	beq.n	8013016 <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 8013010:	2300      	movs	r3, #0
 8013012:	623b      	str	r3, [r7, #32]
 8013014:	e001      	b.n	801301a <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 8013016:	2301      	movs	r3, #1
 8013018:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 801301a:	683b      	ldr	r3, [r7, #0]
 801301c:	9300      	str	r3, [sp, #0]
 801301e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013020:	6a3a      	ldr	r2, [r7, #32]
 8013022:	68b9      	ldr	r1, [r7, #8]
 8013024:	69b8      	ldr	r0, [r7, #24]
 8013026:	f000 f8b1 	bl	801318c <xEventGroupWaitBits>
 801302a:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	f003 0301 	and.w	r3, r3, #1
 8013032:	2b00      	cmp	r3, #0
 8013034:	d010      	beq.n	8013058 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 8013036:	68ba      	ldr	r2, [r7, #8]
 8013038:	69fb      	ldr	r3, [r7, #28]
 801303a:	4013      	ands	r3, r2
 801303c:	68ba      	ldr	r2, [r7, #8]
 801303e:	429a      	cmp	r2, r3
 8013040:	d019      	beq.n	8013076 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8013042:	683b      	ldr	r3, [r7, #0]
 8013044:	2b00      	cmp	r3, #0
 8013046:	d003      	beq.n	8013050 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 8013048:	f06f 0301 	mvn.w	r3, #1
 801304c:	61fb      	str	r3, [r7, #28]
 801304e:	e012      	b.n	8013076 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8013050:	f06f 0302 	mvn.w	r3, #2
 8013054:	61fb      	str	r3, [r7, #28]
 8013056:	e00e      	b.n	8013076 <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8013058:	68ba      	ldr	r2, [r7, #8]
 801305a:	69fb      	ldr	r3, [r7, #28]
 801305c:	4013      	ands	r3, r2
 801305e:	2b00      	cmp	r3, #0
 8013060:	d109      	bne.n	8013076 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8013062:	683b      	ldr	r3, [r7, #0]
 8013064:	2b00      	cmp	r3, #0
 8013066:	d003      	beq.n	8013070 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 8013068:	f06f 0301 	mvn.w	r3, #1
 801306c:	61fb      	str	r3, [r7, #28]
 801306e:	e002      	b.n	8013076 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8013070:	f06f 0302 	mvn.w	r3, #2
 8013074:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8013076:	69fb      	ldr	r3, [r7, #28]
}
 8013078:	4618      	mov	r0, r3
 801307a:	3728      	adds	r7, #40	; 0x28
 801307c:	46bd      	mov	sp, r7
 801307e:	bd80      	pop	{r7, pc}

08013080 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8013080:	b480      	push	{r7}
 8013082:	b085      	sub	sp, #20
 8013084:	af00      	add	r7, sp, #0
 8013086:	60f8      	str	r0, [r7, #12]
 8013088:	60b9      	str	r1, [r7, #8]
 801308a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 801308c:	68fb      	ldr	r3, [r7, #12]
 801308e:	4a07      	ldr	r2, [pc, #28]	; (80130ac <vApplicationGetIdleTaskMemory+0x2c>)
 8013090:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8013092:	68bb      	ldr	r3, [r7, #8]
 8013094:	4a06      	ldr	r2, [pc, #24]	; (80130b0 <vApplicationGetIdleTaskMemory+0x30>)
 8013096:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	2280      	movs	r2, #128	; 0x80
 801309c:	601a      	str	r2, [r3, #0]
}
 801309e:	bf00      	nop
 80130a0:	3714      	adds	r7, #20
 80130a2:	46bd      	mov	sp, r7
 80130a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130a8:	4770      	bx	lr
 80130aa:	bf00      	nop
 80130ac:	24001d88 	.word	0x24001d88
 80130b0:	24001de4 	.word	0x24001de4

080130b4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80130b4:	b480      	push	{r7}
 80130b6:	b085      	sub	sp, #20
 80130b8:	af00      	add	r7, sp, #0
 80130ba:	60f8      	str	r0, [r7, #12]
 80130bc:	60b9      	str	r1, [r7, #8]
 80130be:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80130c0:	68fb      	ldr	r3, [r7, #12]
 80130c2:	4a07      	ldr	r2, [pc, #28]	; (80130e0 <vApplicationGetTimerTaskMemory+0x2c>)
 80130c4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80130c6:	68bb      	ldr	r3, [r7, #8]
 80130c8:	4a06      	ldr	r2, [pc, #24]	; (80130e4 <vApplicationGetTimerTaskMemory+0x30>)
 80130ca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80130d2:	601a      	str	r2, [r3, #0]
}
 80130d4:	bf00      	nop
 80130d6:	3714      	adds	r7, #20
 80130d8:	46bd      	mov	sp, r7
 80130da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130de:	4770      	bx	lr
 80130e0:	24001fe4 	.word	0x24001fe4
 80130e4:	24002040 	.word	0x24002040

080130e8 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80130e8:	b580      	push	{r7, lr}
 80130ea:	b086      	sub	sp, #24
 80130ec:	af00      	add	r7, sp, #0
 80130ee:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	2b00      	cmp	r3, #0
 80130f4:	d10a      	bne.n	801310c <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80130f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130fa:	f383 8811 	msr	BASEPRI, r3
 80130fe:	f3bf 8f6f 	isb	sy
 8013102:	f3bf 8f4f 	dsb	sy
 8013106:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8013108:	bf00      	nop
 801310a:	e7fe      	b.n	801310a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 801310c:	2320      	movs	r3, #32
 801310e:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8013110:	68bb      	ldr	r3, [r7, #8]
 8013112:	2b20      	cmp	r3, #32
 8013114:	d00a      	beq.n	801312c <xEventGroupCreateStatic+0x44>
	__asm volatile
 8013116:	f04f 0350 	mov.w	r3, #80	; 0x50
 801311a:	f383 8811 	msr	BASEPRI, r3
 801311e:	f3bf 8f6f 	isb	sy
 8013122:	f3bf 8f4f 	dsb	sy
 8013126:	60fb      	str	r3, [r7, #12]
}
 8013128:	bf00      	nop
 801312a:	e7fe      	b.n	801312a <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8013130:	697b      	ldr	r3, [r7, #20]
 8013132:	2b00      	cmp	r3, #0
 8013134:	d00a      	beq.n	801314c <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 8013136:	697b      	ldr	r3, [r7, #20]
 8013138:	2200      	movs	r2, #0
 801313a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 801313c:	697b      	ldr	r3, [r7, #20]
 801313e:	3304      	adds	r3, #4
 8013140:	4618      	mov	r0, r3
 8013142:	f000 fa3d 	bl	80135c0 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8013146:	697b      	ldr	r3, [r7, #20]
 8013148:	2201      	movs	r2, #1
 801314a:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 801314c:	697b      	ldr	r3, [r7, #20]
	}
 801314e:	4618      	mov	r0, r3
 8013150:	3718      	adds	r7, #24
 8013152:	46bd      	mov	sp, r7
 8013154:	bd80      	pop	{r7, pc}

08013156 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8013156:	b580      	push	{r7, lr}
 8013158:	b082      	sub	sp, #8
 801315a:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 801315c:	2020      	movs	r0, #32
 801315e:	f002 fd53 	bl	8015c08 <pvPortMalloc>
 8013162:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	2b00      	cmp	r3, #0
 8013168:	d00a      	beq.n	8013180 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	2200      	movs	r2, #0
 801316e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	3304      	adds	r3, #4
 8013174:	4618      	mov	r0, r3
 8013176:	f000 fa23 	bl	80135c0 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	2200      	movs	r2, #0
 801317e:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8013180:	687b      	ldr	r3, [r7, #4]
	}
 8013182:	4618      	mov	r0, r3
 8013184:	3708      	adds	r7, #8
 8013186:	46bd      	mov	sp, r7
 8013188:	bd80      	pop	{r7, pc}
	...

0801318c <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 801318c:	b580      	push	{r7, lr}
 801318e:	b090      	sub	sp, #64	; 0x40
 8013190:	af00      	add	r7, sp, #0
 8013192:	60f8      	str	r0, [r7, #12]
 8013194:	60b9      	str	r1, [r7, #8]
 8013196:	607a      	str	r2, [r7, #4]
 8013198:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 801319a:	68fb      	ldr	r3, [r7, #12]
 801319c:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 801319e:	2300      	movs	r3, #0
 80131a0:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80131a2:	2300      	movs	r3, #0
 80131a4:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80131a6:	68fb      	ldr	r3, [r7, #12]
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d10a      	bne.n	80131c2 <xEventGroupWaitBits+0x36>
	__asm volatile
 80131ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131b0:	f383 8811 	msr	BASEPRI, r3
 80131b4:	f3bf 8f6f 	isb	sy
 80131b8:	f3bf 8f4f 	dsb	sy
 80131bc:	623b      	str	r3, [r7, #32]
}
 80131be:	bf00      	nop
 80131c0:	e7fe      	b.n	80131c0 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80131c2:	68bb      	ldr	r3, [r7, #8]
 80131c4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80131c8:	2b00      	cmp	r3, #0
 80131ca:	d00a      	beq.n	80131e2 <xEventGroupWaitBits+0x56>
	__asm volatile
 80131cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131d0:	f383 8811 	msr	BASEPRI, r3
 80131d4:	f3bf 8f6f 	isb	sy
 80131d8:	f3bf 8f4f 	dsb	sy
 80131dc:	61fb      	str	r3, [r7, #28]
}
 80131de:	bf00      	nop
 80131e0:	e7fe      	b.n	80131e0 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80131e2:	68bb      	ldr	r3, [r7, #8]
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d10a      	bne.n	80131fe <xEventGroupWaitBits+0x72>
	__asm volatile
 80131e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131ec:	f383 8811 	msr	BASEPRI, r3
 80131f0:	f3bf 8f6f 	isb	sy
 80131f4:	f3bf 8f4f 	dsb	sy
 80131f8:	61bb      	str	r3, [r7, #24]
}
 80131fa:	bf00      	nop
 80131fc:	e7fe      	b.n	80131fc <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80131fe:	f001 fe51 	bl	8014ea4 <xTaskGetSchedulerState>
 8013202:	4603      	mov	r3, r0
 8013204:	2b00      	cmp	r3, #0
 8013206:	d102      	bne.n	801320e <xEventGroupWaitBits+0x82>
 8013208:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801320a:	2b00      	cmp	r3, #0
 801320c:	d101      	bne.n	8013212 <xEventGroupWaitBits+0x86>
 801320e:	2301      	movs	r3, #1
 8013210:	e000      	b.n	8013214 <xEventGroupWaitBits+0x88>
 8013212:	2300      	movs	r3, #0
 8013214:	2b00      	cmp	r3, #0
 8013216:	d10a      	bne.n	801322e <xEventGroupWaitBits+0xa2>
	__asm volatile
 8013218:	f04f 0350 	mov.w	r3, #80	; 0x50
 801321c:	f383 8811 	msr	BASEPRI, r3
 8013220:	f3bf 8f6f 	isb	sy
 8013224:	f3bf 8f4f 	dsb	sy
 8013228:	617b      	str	r3, [r7, #20]
}
 801322a:	bf00      	nop
 801322c:	e7fe      	b.n	801322c <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 801322e:	f001 f9a3 	bl	8014578 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8013232:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013234:	681b      	ldr	r3, [r3, #0]
 8013236:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8013238:	683a      	ldr	r2, [r7, #0]
 801323a:	68b9      	ldr	r1, [r7, #8]
 801323c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801323e:	f000 f988 	bl	8013552 <prvTestWaitCondition>
 8013242:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8013244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013246:	2b00      	cmp	r3, #0
 8013248:	d00e      	beq.n	8013268 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 801324a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801324c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 801324e:	2300      	movs	r3, #0
 8013250:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	2b00      	cmp	r3, #0
 8013256:	d028      	beq.n	80132aa <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8013258:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801325a:	681a      	ldr	r2, [r3, #0]
 801325c:	68bb      	ldr	r3, [r7, #8]
 801325e:	43db      	mvns	r3, r3
 8013260:	401a      	ands	r2, r3
 8013262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013264:	601a      	str	r2, [r3, #0]
 8013266:	e020      	b.n	80132aa <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8013268:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801326a:	2b00      	cmp	r3, #0
 801326c:	d104      	bne.n	8013278 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 801326e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013270:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8013272:	2301      	movs	r3, #1
 8013274:	633b      	str	r3, [r7, #48]	; 0x30
 8013276:	e018      	b.n	80132aa <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	2b00      	cmp	r3, #0
 801327c:	d003      	beq.n	8013286 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 801327e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013280:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8013284:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8013286:	683b      	ldr	r3, [r7, #0]
 8013288:	2b00      	cmp	r3, #0
 801328a:	d003      	beq.n	8013294 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 801328c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801328e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8013292:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8013294:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013296:	1d18      	adds	r0, r3, #4
 8013298:	68ba      	ldr	r2, [r7, #8]
 801329a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801329c:	4313      	orrs	r3, r2
 801329e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80132a0:	4619      	mov	r1, r3
 80132a2:	f001 fb77 	bl	8014994 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80132a6:	2300      	movs	r3, #0
 80132a8:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80132aa:	f001 f973 	bl	8014594 <xTaskResumeAll>
 80132ae:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80132b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	d031      	beq.n	801331a <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 80132b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d107      	bne.n	80132cc <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 80132bc:	4b19      	ldr	r3, [pc, #100]	; (8013324 <xEventGroupWaitBits+0x198>)
 80132be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80132c2:	601a      	str	r2, [r3, #0]
 80132c4:	f3bf 8f4f 	dsb	sy
 80132c8:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80132cc:	f001 fe76 	bl	8014fbc <uxTaskResetEventItemValue>
 80132d0:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80132d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80132d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d11a      	bne.n	8013312 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 80132dc:	f002 fb72 	bl	80159c4 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80132e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80132e2:	681b      	ldr	r3, [r3, #0]
 80132e4:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80132e6:	683a      	ldr	r2, [r7, #0]
 80132e8:	68b9      	ldr	r1, [r7, #8]
 80132ea:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80132ec:	f000 f931 	bl	8013552 <prvTestWaitCondition>
 80132f0:	4603      	mov	r3, r0
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	d009      	beq.n	801330a <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d006      	beq.n	801330a <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80132fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80132fe:	681a      	ldr	r2, [r3, #0]
 8013300:	68bb      	ldr	r3, [r7, #8]
 8013302:	43db      	mvns	r3, r3
 8013304:	401a      	ands	r2, r3
 8013306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013308:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 801330a:	2301      	movs	r3, #1
 801330c:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 801330e:	f002 fb89 	bl	8015a24 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8013312:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013314:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8013318:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 801331a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 801331c:	4618      	mov	r0, r3
 801331e:	3740      	adds	r7, #64	; 0x40
 8013320:	46bd      	mov	sp, r7
 8013322:	bd80      	pop	{r7, pc}
 8013324:	e000ed04 	.word	0xe000ed04

08013328 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8013328:	b580      	push	{r7, lr}
 801332a:	b086      	sub	sp, #24
 801332c:	af00      	add	r7, sp, #0
 801332e:	6078      	str	r0, [r7, #4]
 8013330:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8013332:	687b      	ldr	r3, [r7, #4]
 8013334:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	2b00      	cmp	r3, #0
 801333a:	d10a      	bne.n	8013352 <xEventGroupClearBits+0x2a>
	__asm volatile
 801333c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013340:	f383 8811 	msr	BASEPRI, r3
 8013344:	f3bf 8f6f 	isb	sy
 8013348:	f3bf 8f4f 	dsb	sy
 801334c:	60fb      	str	r3, [r7, #12]
}
 801334e:	bf00      	nop
 8013350:	e7fe      	b.n	8013350 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8013352:	683b      	ldr	r3, [r7, #0]
 8013354:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8013358:	2b00      	cmp	r3, #0
 801335a:	d00a      	beq.n	8013372 <xEventGroupClearBits+0x4a>
	__asm volatile
 801335c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013360:	f383 8811 	msr	BASEPRI, r3
 8013364:	f3bf 8f6f 	isb	sy
 8013368:	f3bf 8f4f 	dsb	sy
 801336c:	60bb      	str	r3, [r7, #8]
}
 801336e:	bf00      	nop
 8013370:	e7fe      	b.n	8013370 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8013372:	f002 fb27 	bl	80159c4 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8013376:	697b      	ldr	r3, [r7, #20]
 8013378:	681b      	ldr	r3, [r3, #0]
 801337a:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 801337c:	697b      	ldr	r3, [r7, #20]
 801337e:	681a      	ldr	r2, [r3, #0]
 8013380:	683b      	ldr	r3, [r7, #0]
 8013382:	43db      	mvns	r3, r3
 8013384:	401a      	ands	r2, r3
 8013386:	697b      	ldr	r3, [r7, #20]
 8013388:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 801338a:	f002 fb4b 	bl	8015a24 <vPortExitCritical>

	return uxReturn;
 801338e:	693b      	ldr	r3, [r7, #16]
}
 8013390:	4618      	mov	r0, r3
 8013392:	3718      	adds	r7, #24
 8013394:	46bd      	mov	sp, r7
 8013396:	bd80      	pop	{r7, pc}

08013398 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8013398:	b580      	push	{r7, lr}
 801339a:	b084      	sub	sp, #16
 801339c:	af00      	add	r7, sp, #0
 801339e:	6078      	str	r0, [r7, #4]
 80133a0:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80133a2:	2300      	movs	r3, #0
 80133a4:	683a      	ldr	r2, [r7, #0]
 80133a6:	6879      	ldr	r1, [r7, #4]
 80133a8:	4804      	ldr	r0, [pc, #16]	; (80133bc <xEventGroupClearBitsFromISR+0x24>)
 80133aa:	f002 f9c1 	bl	8015730 <xTimerPendFunctionCallFromISR>
 80133ae:	60f8      	str	r0, [r7, #12]

		return xReturn;
 80133b0:	68fb      	ldr	r3, [r7, #12]
	}
 80133b2:	4618      	mov	r0, r3
 80133b4:	3710      	adds	r7, #16
 80133b6:	46bd      	mov	sp, r7
 80133b8:	bd80      	pop	{r7, pc}
 80133ba:	bf00      	nop
 80133bc:	08013539 	.word	0x08013539

080133c0 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 80133c0:	b480      	push	{r7}
 80133c2:	b089      	sub	sp, #36	; 0x24
 80133c4:	af00      	add	r7, sp, #0
 80133c6:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80133cc:	f3ef 8211 	mrs	r2, BASEPRI
 80133d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80133d4:	f383 8811 	msr	BASEPRI, r3
 80133d8:	f3bf 8f6f 	isb	sy
 80133dc:	f3bf 8f4f 	dsb	sy
 80133e0:	60fa      	str	r2, [r7, #12]
 80133e2:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80133e4:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80133e6:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 80133e8:	69fb      	ldr	r3, [r7, #28]
 80133ea:	681b      	ldr	r3, [r3, #0]
 80133ec:	617b      	str	r3, [r7, #20]
 80133ee:	69bb      	ldr	r3, [r7, #24]
 80133f0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80133f2:	693b      	ldr	r3, [r7, #16]
 80133f4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80133f8:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 80133fa:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 80133fc:	4618      	mov	r0, r3
 80133fe:	3724      	adds	r7, #36	; 0x24
 8013400:	46bd      	mov	sp, r7
 8013402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013406:	4770      	bx	lr

08013408 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8013408:	b580      	push	{r7, lr}
 801340a:	b08e      	sub	sp, #56	; 0x38
 801340c:	af00      	add	r7, sp, #0
 801340e:	6078      	str	r0, [r7, #4]
 8013410:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8013412:	2300      	movs	r3, #0
 8013414:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 801341a:	2300      	movs	r3, #0
 801341c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	2b00      	cmp	r3, #0
 8013422:	d10a      	bne.n	801343a <xEventGroupSetBits+0x32>
	__asm volatile
 8013424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013428:	f383 8811 	msr	BASEPRI, r3
 801342c:	f3bf 8f6f 	isb	sy
 8013430:	f3bf 8f4f 	dsb	sy
 8013434:	613b      	str	r3, [r7, #16]
}
 8013436:	bf00      	nop
 8013438:	e7fe      	b.n	8013438 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 801343a:	683b      	ldr	r3, [r7, #0]
 801343c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8013440:	2b00      	cmp	r3, #0
 8013442:	d00a      	beq.n	801345a <xEventGroupSetBits+0x52>
	__asm volatile
 8013444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013448:	f383 8811 	msr	BASEPRI, r3
 801344c:	f3bf 8f6f 	isb	sy
 8013450:	f3bf 8f4f 	dsb	sy
 8013454:	60fb      	str	r3, [r7, #12]
}
 8013456:	bf00      	nop
 8013458:	e7fe      	b.n	8013458 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 801345a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801345c:	3304      	adds	r3, #4
 801345e:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013462:	3308      	adds	r3, #8
 8013464:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8013466:	f001 f887 	bl	8014578 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 801346a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801346c:	68db      	ldr	r3, [r3, #12]
 801346e:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8013470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013472:	681a      	ldr	r2, [r3, #0]
 8013474:	683b      	ldr	r3, [r7, #0]
 8013476:	431a      	orrs	r2, r3
 8013478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801347a:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 801347c:	e03c      	b.n	80134f8 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 801347e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013480:	685b      	ldr	r3, [r3, #4]
 8013482:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8013484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013486:	681b      	ldr	r3, [r3, #0]
 8013488:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 801348a:	2300      	movs	r3, #0
 801348c:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 801348e:	69bb      	ldr	r3, [r7, #24]
 8013490:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8013494:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8013496:	69bb      	ldr	r3, [r7, #24]
 8013498:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801349c:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 801349e:	697b      	ldr	r3, [r7, #20]
 80134a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80134a4:	2b00      	cmp	r3, #0
 80134a6:	d108      	bne.n	80134ba <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80134a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134aa:	681a      	ldr	r2, [r3, #0]
 80134ac:	69bb      	ldr	r3, [r7, #24]
 80134ae:	4013      	ands	r3, r2
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	d00b      	beq.n	80134cc <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80134b4:	2301      	movs	r3, #1
 80134b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80134b8:	e008      	b.n	80134cc <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80134ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134bc:	681a      	ldr	r2, [r3, #0]
 80134be:	69bb      	ldr	r3, [r7, #24]
 80134c0:	4013      	ands	r3, r2
 80134c2:	69ba      	ldr	r2, [r7, #24]
 80134c4:	429a      	cmp	r2, r3
 80134c6:	d101      	bne.n	80134cc <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80134c8:	2301      	movs	r3, #1
 80134ca:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80134cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	d010      	beq.n	80134f4 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80134d2:	697b      	ldr	r3, [r7, #20]
 80134d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d003      	beq.n	80134e4 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80134dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80134de:	69bb      	ldr	r3, [r7, #24]
 80134e0:	4313      	orrs	r3, r2
 80134e2:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80134e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134e6:	681b      	ldr	r3, [r3, #0]
 80134e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80134ec:	4619      	mov	r1, r3
 80134ee:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80134f0:	f001 fb1c 	bl	8014b2c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80134f4:	69fb      	ldr	r3, [r7, #28]
 80134f6:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 80134f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80134fa:	6a3b      	ldr	r3, [r7, #32]
 80134fc:	429a      	cmp	r2, r3
 80134fe:	d1be      	bne.n	801347e <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8013500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013502:	681a      	ldr	r2, [r3, #0]
 8013504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013506:	43db      	mvns	r3, r3
 8013508:	401a      	ands	r2, r3
 801350a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801350c:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 801350e:	f001 f841 	bl	8014594 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8013512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013514:	681b      	ldr	r3, [r3, #0]
}
 8013516:	4618      	mov	r0, r3
 8013518:	3738      	adds	r7, #56	; 0x38
 801351a:	46bd      	mov	sp, r7
 801351c:	bd80      	pop	{r7, pc}

0801351e <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 801351e:	b580      	push	{r7, lr}
 8013520:	b082      	sub	sp, #8
 8013522:	af00      	add	r7, sp, #0
 8013524:	6078      	str	r0, [r7, #4]
 8013526:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8013528:	6839      	ldr	r1, [r7, #0]
 801352a:	6878      	ldr	r0, [r7, #4]
 801352c:	f7ff ff6c 	bl	8013408 <xEventGroupSetBits>
}
 8013530:	bf00      	nop
 8013532:	3708      	adds	r7, #8
 8013534:	46bd      	mov	sp, r7
 8013536:	bd80      	pop	{r7, pc}

08013538 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8013538:	b580      	push	{r7, lr}
 801353a:	b082      	sub	sp, #8
 801353c:	af00      	add	r7, sp, #0
 801353e:	6078      	str	r0, [r7, #4]
 8013540:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8013542:	6839      	ldr	r1, [r7, #0]
 8013544:	6878      	ldr	r0, [r7, #4]
 8013546:	f7ff feef 	bl	8013328 <xEventGroupClearBits>
}
 801354a:	bf00      	nop
 801354c:	3708      	adds	r7, #8
 801354e:	46bd      	mov	sp, r7
 8013550:	bd80      	pop	{r7, pc}

08013552 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8013552:	b480      	push	{r7}
 8013554:	b087      	sub	sp, #28
 8013556:	af00      	add	r7, sp, #0
 8013558:	60f8      	str	r0, [r7, #12]
 801355a:	60b9      	str	r1, [r7, #8]
 801355c:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 801355e:	2300      	movs	r3, #0
 8013560:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	2b00      	cmp	r3, #0
 8013566:	d107      	bne.n	8013578 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8013568:	68fa      	ldr	r2, [r7, #12]
 801356a:	68bb      	ldr	r3, [r7, #8]
 801356c:	4013      	ands	r3, r2
 801356e:	2b00      	cmp	r3, #0
 8013570:	d00a      	beq.n	8013588 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8013572:	2301      	movs	r3, #1
 8013574:	617b      	str	r3, [r7, #20]
 8013576:	e007      	b.n	8013588 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8013578:	68fa      	ldr	r2, [r7, #12]
 801357a:	68bb      	ldr	r3, [r7, #8]
 801357c:	4013      	ands	r3, r2
 801357e:	68ba      	ldr	r2, [r7, #8]
 8013580:	429a      	cmp	r2, r3
 8013582:	d101      	bne.n	8013588 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8013584:	2301      	movs	r3, #1
 8013586:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8013588:	697b      	ldr	r3, [r7, #20]
}
 801358a:	4618      	mov	r0, r3
 801358c:	371c      	adds	r7, #28
 801358e:	46bd      	mov	sp, r7
 8013590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013594:	4770      	bx	lr
	...

08013598 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8013598:	b580      	push	{r7, lr}
 801359a:	b086      	sub	sp, #24
 801359c:	af00      	add	r7, sp, #0
 801359e:	60f8      	str	r0, [r7, #12]
 80135a0:	60b9      	str	r1, [r7, #8]
 80135a2:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	68ba      	ldr	r2, [r7, #8]
 80135a8:	68f9      	ldr	r1, [r7, #12]
 80135aa:	4804      	ldr	r0, [pc, #16]	; (80135bc <xEventGroupSetBitsFromISR+0x24>)
 80135ac:	f002 f8c0 	bl	8015730 <xTimerPendFunctionCallFromISR>
 80135b0:	6178      	str	r0, [r7, #20]

		return xReturn;
 80135b2:	697b      	ldr	r3, [r7, #20]
	}
 80135b4:	4618      	mov	r0, r3
 80135b6:	3718      	adds	r7, #24
 80135b8:	46bd      	mov	sp, r7
 80135ba:	bd80      	pop	{r7, pc}
 80135bc:	0801351f 	.word	0x0801351f

080135c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80135c0:	b480      	push	{r7}
 80135c2:	b083      	sub	sp, #12
 80135c4:	af00      	add	r7, sp, #0
 80135c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	f103 0208 	add.w	r2, r3, #8
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80135d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	f103 0208 	add.w	r2, r3, #8
 80135e0:	687b      	ldr	r3, [r7, #4]
 80135e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	f103 0208 	add.w	r2, r3, #8
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	2200      	movs	r2, #0
 80135f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80135f4:	bf00      	nop
 80135f6:	370c      	adds	r7, #12
 80135f8:	46bd      	mov	sp, r7
 80135fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135fe:	4770      	bx	lr

08013600 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8013600:	b480      	push	{r7}
 8013602:	b083      	sub	sp, #12
 8013604:	af00      	add	r7, sp, #0
 8013606:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	2200      	movs	r2, #0
 801360c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801360e:	bf00      	nop
 8013610:	370c      	adds	r7, #12
 8013612:	46bd      	mov	sp, r7
 8013614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013618:	4770      	bx	lr

0801361a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801361a:	b480      	push	{r7}
 801361c:	b085      	sub	sp, #20
 801361e:	af00      	add	r7, sp, #0
 8013620:	6078      	str	r0, [r7, #4]
 8013622:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	685b      	ldr	r3, [r3, #4]
 8013628:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801362a:	683b      	ldr	r3, [r7, #0]
 801362c:	68fa      	ldr	r2, [r7, #12]
 801362e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8013630:	68fb      	ldr	r3, [r7, #12]
 8013632:	689a      	ldr	r2, [r3, #8]
 8013634:	683b      	ldr	r3, [r7, #0]
 8013636:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8013638:	68fb      	ldr	r3, [r7, #12]
 801363a:	689b      	ldr	r3, [r3, #8]
 801363c:	683a      	ldr	r2, [r7, #0]
 801363e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8013640:	68fb      	ldr	r3, [r7, #12]
 8013642:	683a      	ldr	r2, [r7, #0]
 8013644:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8013646:	683b      	ldr	r3, [r7, #0]
 8013648:	687a      	ldr	r2, [r7, #4]
 801364a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	681b      	ldr	r3, [r3, #0]
 8013650:	1c5a      	adds	r2, r3, #1
 8013652:	687b      	ldr	r3, [r7, #4]
 8013654:	601a      	str	r2, [r3, #0]
}
 8013656:	bf00      	nop
 8013658:	3714      	adds	r7, #20
 801365a:	46bd      	mov	sp, r7
 801365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013660:	4770      	bx	lr

08013662 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013662:	b480      	push	{r7}
 8013664:	b085      	sub	sp, #20
 8013666:	af00      	add	r7, sp, #0
 8013668:	6078      	str	r0, [r7, #4]
 801366a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801366c:	683b      	ldr	r3, [r7, #0]
 801366e:	681b      	ldr	r3, [r3, #0]
 8013670:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8013672:	68bb      	ldr	r3, [r7, #8]
 8013674:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013678:	d103      	bne.n	8013682 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	691b      	ldr	r3, [r3, #16]
 801367e:	60fb      	str	r3, [r7, #12]
 8013680:	e00c      	b.n	801369c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	3308      	adds	r3, #8
 8013686:	60fb      	str	r3, [r7, #12]
 8013688:	e002      	b.n	8013690 <vListInsert+0x2e>
 801368a:	68fb      	ldr	r3, [r7, #12]
 801368c:	685b      	ldr	r3, [r3, #4]
 801368e:	60fb      	str	r3, [r7, #12]
 8013690:	68fb      	ldr	r3, [r7, #12]
 8013692:	685b      	ldr	r3, [r3, #4]
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	68ba      	ldr	r2, [r7, #8]
 8013698:	429a      	cmp	r2, r3
 801369a:	d2f6      	bcs.n	801368a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801369c:	68fb      	ldr	r3, [r7, #12]
 801369e:	685a      	ldr	r2, [r3, #4]
 80136a0:	683b      	ldr	r3, [r7, #0]
 80136a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80136a4:	683b      	ldr	r3, [r7, #0]
 80136a6:	685b      	ldr	r3, [r3, #4]
 80136a8:	683a      	ldr	r2, [r7, #0]
 80136aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80136ac:	683b      	ldr	r3, [r7, #0]
 80136ae:	68fa      	ldr	r2, [r7, #12]
 80136b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80136b2:	68fb      	ldr	r3, [r7, #12]
 80136b4:	683a      	ldr	r2, [r7, #0]
 80136b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80136b8:	683b      	ldr	r3, [r7, #0]
 80136ba:	687a      	ldr	r2, [r7, #4]
 80136bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	1c5a      	adds	r2, r3, #1
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	601a      	str	r2, [r3, #0]
}
 80136c8:	bf00      	nop
 80136ca:	3714      	adds	r7, #20
 80136cc:	46bd      	mov	sp, r7
 80136ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136d2:	4770      	bx	lr

080136d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80136d4:	b480      	push	{r7}
 80136d6:	b085      	sub	sp, #20
 80136d8:	af00      	add	r7, sp, #0
 80136da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	691b      	ldr	r3, [r3, #16]
 80136e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	685b      	ldr	r3, [r3, #4]
 80136e6:	687a      	ldr	r2, [r7, #4]
 80136e8:	6892      	ldr	r2, [r2, #8]
 80136ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	689b      	ldr	r3, [r3, #8]
 80136f0:	687a      	ldr	r2, [r7, #4]
 80136f2:	6852      	ldr	r2, [r2, #4]
 80136f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80136f6:	68fb      	ldr	r3, [r7, #12]
 80136f8:	685b      	ldr	r3, [r3, #4]
 80136fa:	687a      	ldr	r2, [r7, #4]
 80136fc:	429a      	cmp	r2, r3
 80136fe:	d103      	bne.n	8013708 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	689a      	ldr	r2, [r3, #8]
 8013704:	68fb      	ldr	r3, [r7, #12]
 8013706:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	2200      	movs	r2, #0
 801370c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801370e:	68fb      	ldr	r3, [r7, #12]
 8013710:	681b      	ldr	r3, [r3, #0]
 8013712:	1e5a      	subs	r2, r3, #1
 8013714:	68fb      	ldr	r3, [r7, #12]
 8013716:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8013718:	68fb      	ldr	r3, [r7, #12]
 801371a:	681b      	ldr	r3, [r3, #0]
}
 801371c:	4618      	mov	r0, r3
 801371e:	3714      	adds	r7, #20
 8013720:	46bd      	mov	sp, r7
 8013722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013726:	4770      	bx	lr

08013728 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8013728:	b580      	push	{r7, lr}
 801372a:	b084      	sub	sp, #16
 801372c:	af00      	add	r7, sp, #0
 801372e:	6078      	str	r0, [r7, #4]
 8013730:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013736:	68fb      	ldr	r3, [r7, #12]
 8013738:	2b00      	cmp	r3, #0
 801373a:	d10a      	bne.n	8013752 <xQueueGenericReset+0x2a>
	__asm volatile
 801373c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013740:	f383 8811 	msr	BASEPRI, r3
 8013744:	f3bf 8f6f 	isb	sy
 8013748:	f3bf 8f4f 	dsb	sy
 801374c:	60bb      	str	r3, [r7, #8]
}
 801374e:	bf00      	nop
 8013750:	e7fe      	b.n	8013750 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8013752:	f002 f937 	bl	80159c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013756:	68fb      	ldr	r3, [r7, #12]
 8013758:	681a      	ldr	r2, [r3, #0]
 801375a:	68fb      	ldr	r3, [r7, #12]
 801375c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801375e:	68f9      	ldr	r1, [r7, #12]
 8013760:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8013762:	fb01 f303 	mul.w	r3, r1, r3
 8013766:	441a      	add	r2, r3
 8013768:	68fb      	ldr	r3, [r7, #12]
 801376a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	2200      	movs	r2, #0
 8013770:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8013772:	68fb      	ldr	r3, [r7, #12]
 8013774:	681a      	ldr	r2, [r3, #0]
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801377a:	68fb      	ldr	r3, [r7, #12]
 801377c:	681a      	ldr	r2, [r3, #0]
 801377e:	68fb      	ldr	r3, [r7, #12]
 8013780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013782:	3b01      	subs	r3, #1
 8013784:	68f9      	ldr	r1, [r7, #12]
 8013786:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8013788:	fb01 f303 	mul.w	r3, r1, r3
 801378c:	441a      	add	r2, r3
 801378e:	68fb      	ldr	r3, [r7, #12]
 8013790:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8013792:	68fb      	ldr	r3, [r7, #12]
 8013794:	22ff      	movs	r2, #255	; 0xff
 8013796:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801379a:	68fb      	ldr	r3, [r7, #12]
 801379c:	22ff      	movs	r2, #255	; 0xff
 801379e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80137a2:	683b      	ldr	r3, [r7, #0]
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	d114      	bne.n	80137d2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80137a8:	68fb      	ldr	r3, [r7, #12]
 80137aa:	691b      	ldr	r3, [r3, #16]
 80137ac:	2b00      	cmp	r3, #0
 80137ae:	d01a      	beq.n	80137e6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80137b0:	68fb      	ldr	r3, [r7, #12]
 80137b2:	3310      	adds	r3, #16
 80137b4:	4618      	mov	r0, r3
 80137b6:	f001 f955 	bl	8014a64 <xTaskRemoveFromEventList>
 80137ba:	4603      	mov	r3, r0
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d012      	beq.n	80137e6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80137c0:	4b0c      	ldr	r3, [pc, #48]	; (80137f4 <xQueueGenericReset+0xcc>)
 80137c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80137c6:	601a      	str	r2, [r3, #0]
 80137c8:	f3bf 8f4f 	dsb	sy
 80137cc:	f3bf 8f6f 	isb	sy
 80137d0:	e009      	b.n	80137e6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80137d2:	68fb      	ldr	r3, [r7, #12]
 80137d4:	3310      	adds	r3, #16
 80137d6:	4618      	mov	r0, r3
 80137d8:	f7ff fef2 	bl	80135c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80137dc:	68fb      	ldr	r3, [r7, #12]
 80137de:	3324      	adds	r3, #36	; 0x24
 80137e0:	4618      	mov	r0, r3
 80137e2:	f7ff feed 	bl	80135c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80137e6:	f002 f91d 	bl	8015a24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80137ea:	2301      	movs	r3, #1
}
 80137ec:	4618      	mov	r0, r3
 80137ee:	3710      	adds	r7, #16
 80137f0:	46bd      	mov	sp, r7
 80137f2:	bd80      	pop	{r7, pc}
 80137f4:	e000ed04 	.word	0xe000ed04

080137f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80137f8:	b580      	push	{r7, lr}
 80137fa:	b08e      	sub	sp, #56	; 0x38
 80137fc:	af02      	add	r7, sp, #8
 80137fe:	60f8      	str	r0, [r7, #12]
 8013800:	60b9      	str	r1, [r7, #8]
 8013802:	607a      	str	r2, [r7, #4]
 8013804:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013806:	68fb      	ldr	r3, [r7, #12]
 8013808:	2b00      	cmp	r3, #0
 801380a:	d10a      	bne.n	8013822 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 801380c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013810:	f383 8811 	msr	BASEPRI, r3
 8013814:	f3bf 8f6f 	isb	sy
 8013818:	f3bf 8f4f 	dsb	sy
 801381c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801381e:	bf00      	nop
 8013820:	e7fe      	b.n	8013820 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8013822:	683b      	ldr	r3, [r7, #0]
 8013824:	2b00      	cmp	r3, #0
 8013826:	d10a      	bne.n	801383e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8013828:	f04f 0350 	mov.w	r3, #80	; 0x50
 801382c:	f383 8811 	msr	BASEPRI, r3
 8013830:	f3bf 8f6f 	isb	sy
 8013834:	f3bf 8f4f 	dsb	sy
 8013838:	627b      	str	r3, [r7, #36]	; 0x24
}
 801383a:	bf00      	nop
 801383c:	e7fe      	b.n	801383c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	2b00      	cmp	r3, #0
 8013842:	d002      	beq.n	801384a <xQueueGenericCreateStatic+0x52>
 8013844:	68bb      	ldr	r3, [r7, #8]
 8013846:	2b00      	cmp	r3, #0
 8013848:	d001      	beq.n	801384e <xQueueGenericCreateStatic+0x56>
 801384a:	2301      	movs	r3, #1
 801384c:	e000      	b.n	8013850 <xQueueGenericCreateStatic+0x58>
 801384e:	2300      	movs	r3, #0
 8013850:	2b00      	cmp	r3, #0
 8013852:	d10a      	bne.n	801386a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8013854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013858:	f383 8811 	msr	BASEPRI, r3
 801385c:	f3bf 8f6f 	isb	sy
 8013860:	f3bf 8f4f 	dsb	sy
 8013864:	623b      	str	r3, [r7, #32]
}
 8013866:	bf00      	nop
 8013868:	e7fe      	b.n	8013868 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	2b00      	cmp	r3, #0
 801386e:	d102      	bne.n	8013876 <xQueueGenericCreateStatic+0x7e>
 8013870:	68bb      	ldr	r3, [r7, #8]
 8013872:	2b00      	cmp	r3, #0
 8013874:	d101      	bne.n	801387a <xQueueGenericCreateStatic+0x82>
 8013876:	2301      	movs	r3, #1
 8013878:	e000      	b.n	801387c <xQueueGenericCreateStatic+0x84>
 801387a:	2300      	movs	r3, #0
 801387c:	2b00      	cmp	r3, #0
 801387e:	d10a      	bne.n	8013896 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8013880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013884:	f383 8811 	msr	BASEPRI, r3
 8013888:	f3bf 8f6f 	isb	sy
 801388c:	f3bf 8f4f 	dsb	sy
 8013890:	61fb      	str	r3, [r7, #28]
}
 8013892:	bf00      	nop
 8013894:	e7fe      	b.n	8013894 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8013896:	2350      	movs	r3, #80	; 0x50
 8013898:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801389a:	697b      	ldr	r3, [r7, #20]
 801389c:	2b50      	cmp	r3, #80	; 0x50
 801389e:	d00a      	beq.n	80138b6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80138a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138a4:	f383 8811 	msr	BASEPRI, r3
 80138a8:	f3bf 8f6f 	isb	sy
 80138ac:	f3bf 8f4f 	dsb	sy
 80138b0:	61bb      	str	r3, [r7, #24]
}
 80138b2:	bf00      	nop
 80138b4:	e7fe      	b.n	80138b4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80138b6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80138b8:	683b      	ldr	r3, [r7, #0]
 80138ba:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80138bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138be:	2b00      	cmp	r3, #0
 80138c0:	d00d      	beq.n	80138de <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80138c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138c4:	2201      	movs	r2, #1
 80138c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80138ca:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80138ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138d0:	9300      	str	r3, [sp, #0]
 80138d2:	4613      	mov	r3, r2
 80138d4:	687a      	ldr	r2, [r7, #4]
 80138d6:	68b9      	ldr	r1, [r7, #8]
 80138d8:	68f8      	ldr	r0, [r7, #12]
 80138da:	f000 f805 	bl	80138e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80138de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80138e0:	4618      	mov	r0, r3
 80138e2:	3730      	adds	r7, #48	; 0x30
 80138e4:	46bd      	mov	sp, r7
 80138e6:	bd80      	pop	{r7, pc}

080138e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80138e8:	b580      	push	{r7, lr}
 80138ea:	b084      	sub	sp, #16
 80138ec:	af00      	add	r7, sp, #0
 80138ee:	60f8      	str	r0, [r7, #12]
 80138f0:	60b9      	str	r1, [r7, #8]
 80138f2:	607a      	str	r2, [r7, #4]
 80138f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80138f6:	68bb      	ldr	r3, [r7, #8]
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d103      	bne.n	8013904 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80138fc:	69bb      	ldr	r3, [r7, #24]
 80138fe:	69ba      	ldr	r2, [r7, #24]
 8013900:	601a      	str	r2, [r3, #0]
 8013902:	e002      	b.n	801390a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8013904:	69bb      	ldr	r3, [r7, #24]
 8013906:	687a      	ldr	r2, [r7, #4]
 8013908:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801390a:	69bb      	ldr	r3, [r7, #24]
 801390c:	68fa      	ldr	r2, [r7, #12]
 801390e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8013910:	69bb      	ldr	r3, [r7, #24]
 8013912:	68ba      	ldr	r2, [r7, #8]
 8013914:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8013916:	2101      	movs	r1, #1
 8013918:	69b8      	ldr	r0, [r7, #24]
 801391a:	f7ff ff05 	bl	8013728 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 801391e:	69bb      	ldr	r3, [r7, #24]
 8013920:	78fa      	ldrb	r2, [r7, #3]
 8013922:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8013926:	bf00      	nop
 8013928:	3710      	adds	r7, #16
 801392a:	46bd      	mov	sp, r7
 801392c:	bd80      	pop	{r7, pc}
	...

08013930 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8013930:	b580      	push	{r7, lr}
 8013932:	b08e      	sub	sp, #56	; 0x38
 8013934:	af00      	add	r7, sp, #0
 8013936:	60f8      	str	r0, [r7, #12]
 8013938:	60b9      	str	r1, [r7, #8]
 801393a:	607a      	str	r2, [r7, #4]
 801393c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801393e:	2300      	movs	r3, #0
 8013940:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013942:	68fb      	ldr	r3, [r7, #12]
 8013944:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013948:	2b00      	cmp	r3, #0
 801394a:	d10a      	bne.n	8013962 <xQueueGenericSend+0x32>
	__asm volatile
 801394c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013950:	f383 8811 	msr	BASEPRI, r3
 8013954:	f3bf 8f6f 	isb	sy
 8013958:	f3bf 8f4f 	dsb	sy
 801395c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801395e:	bf00      	nop
 8013960:	e7fe      	b.n	8013960 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013962:	68bb      	ldr	r3, [r7, #8]
 8013964:	2b00      	cmp	r3, #0
 8013966:	d103      	bne.n	8013970 <xQueueGenericSend+0x40>
 8013968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801396a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801396c:	2b00      	cmp	r3, #0
 801396e:	d101      	bne.n	8013974 <xQueueGenericSend+0x44>
 8013970:	2301      	movs	r3, #1
 8013972:	e000      	b.n	8013976 <xQueueGenericSend+0x46>
 8013974:	2300      	movs	r3, #0
 8013976:	2b00      	cmp	r3, #0
 8013978:	d10a      	bne.n	8013990 <xQueueGenericSend+0x60>
	__asm volatile
 801397a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801397e:	f383 8811 	msr	BASEPRI, r3
 8013982:	f3bf 8f6f 	isb	sy
 8013986:	f3bf 8f4f 	dsb	sy
 801398a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801398c:	bf00      	nop
 801398e:	e7fe      	b.n	801398e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013990:	683b      	ldr	r3, [r7, #0]
 8013992:	2b02      	cmp	r3, #2
 8013994:	d103      	bne.n	801399e <xQueueGenericSend+0x6e>
 8013996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013998:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801399a:	2b01      	cmp	r3, #1
 801399c:	d101      	bne.n	80139a2 <xQueueGenericSend+0x72>
 801399e:	2301      	movs	r3, #1
 80139a0:	e000      	b.n	80139a4 <xQueueGenericSend+0x74>
 80139a2:	2300      	movs	r3, #0
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d10a      	bne.n	80139be <xQueueGenericSend+0x8e>
	__asm volatile
 80139a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80139ac:	f383 8811 	msr	BASEPRI, r3
 80139b0:	f3bf 8f6f 	isb	sy
 80139b4:	f3bf 8f4f 	dsb	sy
 80139b8:	623b      	str	r3, [r7, #32]
}
 80139ba:	bf00      	nop
 80139bc:	e7fe      	b.n	80139bc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80139be:	f001 fa71 	bl	8014ea4 <xTaskGetSchedulerState>
 80139c2:	4603      	mov	r3, r0
 80139c4:	2b00      	cmp	r3, #0
 80139c6:	d102      	bne.n	80139ce <xQueueGenericSend+0x9e>
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	d101      	bne.n	80139d2 <xQueueGenericSend+0xa2>
 80139ce:	2301      	movs	r3, #1
 80139d0:	e000      	b.n	80139d4 <xQueueGenericSend+0xa4>
 80139d2:	2300      	movs	r3, #0
 80139d4:	2b00      	cmp	r3, #0
 80139d6:	d10a      	bne.n	80139ee <xQueueGenericSend+0xbe>
	__asm volatile
 80139d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80139dc:	f383 8811 	msr	BASEPRI, r3
 80139e0:	f3bf 8f6f 	isb	sy
 80139e4:	f3bf 8f4f 	dsb	sy
 80139e8:	61fb      	str	r3, [r7, #28]
}
 80139ea:	bf00      	nop
 80139ec:	e7fe      	b.n	80139ec <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80139ee:	f001 ffe9 	bl	80159c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80139f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80139f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80139fa:	429a      	cmp	r2, r3
 80139fc:	d302      	bcc.n	8013a04 <xQueueGenericSend+0xd4>
 80139fe:	683b      	ldr	r3, [r7, #0]
 8013a00:	2b02      	cmp	r3, #2
 8013a02:	d129      	bne.n	8013a58 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8013a04:	683a      	ldr	r2, [r7, #0]
 8013a06:	68b9      	ldr	r1, [r7, #8]
 8013a08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013a0a:	f000 fa0b 	bl	8013e24 <prvCopyDataToQueue>
 8013a0e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013a14:	2b00      	cmp	r3, #0
 8013a16:	d010      	beq.n	8013a3a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a1a:	3324      	adds	r3, #36	; 0x24
 8013a1c:	4618      	mov	r0, r3
 8013a1e:	f001 f821 	bl	8014a64 <xTaskRemoveFromEventList>
 8013a22:	4603      	mov	r3, r0
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	d013      	beq.n	8013a50 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8013a28:	4b3f      	ldr	r3, [pc, #252]	; (8013b28 <xQueueGenericSend+0x1f8>)
 8013a2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013a2e:	601a      	str	r2, [r3, #0]
 8013a30:	f3bf 8f4f 	dsb	sy
 8013a34:	f3bf 8f6f 	isb	sy
 8013a38:	e00a      	b.n	8013a50 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8013a3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a3c:	2b00      	cmp	r3, #0
 8013a3e:	d007      	beq.n	8013a50 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8013a40:	4b39      	ldr	r3, [pc, #228]	; (8013b28 <xQueueGenericSend+0x1f8>)
 8013a42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013a46:	601a      	str	r2, [r3, #0]
 8013a48:	f3bf 8f4f 	dsb	sy
 8013a4c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8013a50:	f001 ffe8 	bl	8015a24 <vPortExitCritical>
				return pdPASS;
 8013a54:	2301      	movs	r3, #1
 8013a56:	e063      	b.n	8013b20 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	d103      	bne.n	8013a66 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013a5e:	f001 ffe1 	bl	8015a24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8013a62:	2300      	movs	r3, #0
 8013a64:	e05c      	b.n	8013b20 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013a66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	d106      	bne.n	8013a7a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013a6c:	f107 0314 	add.w	r3, r7, #20
 8013a70:	4618      	mov	r0, r3
 8013a72:	f001 f8bd 	bl	8014bf0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013a76:	2301      	movs	r3, #1
 8013a78:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013a7a:	f001 ffd3 	bl	8015a24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013a7e:	f000 fd7b 	bl	8014578 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013a82:	f001 ff9f 	bl	80159c4 <vPortEnterCritical>
 8013a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a88:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013a8c:	b25b      	sxtb	r3, r3
 8013a8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013a92:	d103      	bne.n	8013a9c <xQueueGenericSend+0x16c>
 8013a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a96:	2200      	movs	r2, #0
 8013a98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013a9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a9e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013aa2:	b25b      	sxtb	r3, r3
 8013aa4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013aa8:	d103      	bne.n	8013ab2 <xQueueGenericSend+0x182>
 8013aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013aac:	2200      	movs	r2, #0
 8013aae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013ab2:	f001 ffb7 	bl	8015a24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013ab6:	1d3a      	adds	r2, r7, #4
 8013ab8:	f107 0314 	add.w	r3, r7, #20
 8013abc:	4611      	mov	r1, r2
 8013abe:	4618      	mov	r0, r3
 8013ac0:	f001 f8ac 	bl	8014c1c <xTaskCheckForTimeOut>
 8013ac4:	4603      	mov	r3, r0
 8013ac6:	2b00      	cmp	r3, #0
 8013ac8:	d124      	bne.n	8013b14 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8013aca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013acc:	f000 faa2 	bl	8014014 <prvIsQueueFull>
 8013ad0:	4603      	mov	r3, r0
 8013ad2:	2b00      	cmp	r3, #0
 8013ad4:	d018      	beq.n	8013b08 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8013ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ad8:	3310      	adds	r3, #16
 8013ada:	687a      	ldr	r2, [r7, #4]
 8013adc:	4611      	mov	r1, r2
 8013ade:	4618      	mov	r0, r3
 8013ae0:	f000 ff34 	bl	801494c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8013ae4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013ae6:	f000 fa2d 	bl	8013f44 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8013aea:	f000 fd53 	bl	8014594 <xTaskResumeAll>
 8013aee:	4603      	mov	r3, r0
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	f47f af7c 	bne.w	80139ee <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8013af6:	4b0c      	ldr	r3, [pc, #48]	; (8013b28 <xQueueGenericSend+0x1f8>)
 8013af8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013afc:	601a      	str	r2, [r3, #0]
 8013afe:	f3bf 8f4f 	dsb	sy
 8013b02:	f3bf 8f6f 	isb	sy
 8013b06:	e772      	b.n	80139ee <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8013b08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013b0a:	f000 fa1b 	bl	8013f44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013b0e:	f000 fd41 	bl	8014594 <xTaskResumeAll>
 8013b12:	e76c      	b.n	80139ee <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8013b14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013b16:	f000 fa15 	bl	8013f44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013b1a:	f000 fd3b 	bl	8014594 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8013b1e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8013b20:	4618      	mov	r0, r3
 8013b22:	3738      	adds	r7, #56	; 0x38
 8013b24:	46bd      	mov	sp, r7
 8013b26:	bd80      	pop	{r7, pc}
 8013b28:	e000ed04 	.word	0xe000ed04

08013b2c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8013b2c:	b580      	push	{r7, lr}
 8013b2e:	b090      	sub	sp, #64	; 0x40
 8013b30:	af00      	add	r7, sp, #0
 8013b32:	60f8      	str	r0, [r7, #12]
 8013b34:	60b9      	str	r1, [r7, #8]
 8013b36:	607a      	str	r2, [r7, #4]
 8013b38:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013b3a:	68fb      	ldr	r3, [r7, #12]
 8013b3c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8013b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	d10a      	bne.n	8013b5a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8013b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b48:	f383 8811 	msr	BASEPRI, r3
 8013b4c:	f3bf 8f6f 	isb	sy
 8013b50:	f3bf 8f4f 	dsb	sy
 8013b54:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8013b56:	bf00      	nop
 8013b58:	e7fe      	b.n	8013b58 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013b5a:	68bb      	ldr	r3, [r7, #8]
 8013b5c:	2b00      	cmp	r3, #0
 8013b5e:	d103      	bne.n	8013b68 <xQueueGenericSendFromISR+0x3c>
 8013b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013b64:	2b00      	cmp	r3, #0
 8013b66:	d101      	bne.n	8013b6c <xQueueGenericSendFromISR+0x40>
 8013b68:	2301      	movs	r3, #1
 8013b6a:	e000      	b.n	8013b6e <xQueueGenericSendFromISR+0x42>
 8013b6c:	2300      	movs	r3, #0
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	d10a      	bne.n	8013b88 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8013b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b76:	f383 8811 	msr	BASEPRI, r3
 8013b7a:	f3bf 8f6f 	isb	sy
 8013b7e:	f3bf 8f4f 	dsb	sy
 8013b82:	627b      	str	r3, [r7, #36]	; 0x24
}
 8013b84:	bf00      	nop
 8013b86:	e7fe      	b.n	8013b86 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013b88:	683b      	ldr	r3, [r7, #0]
 8013b8a:	2b02      	cmp	r3, #2
 8013b8c:	d103      	bne.n	8013b96 <xQueueGenericSendFromISR+0x6a>
 8013b8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013b92:	2b01      	cmp	r3, #1
 8013b94:	d101      	bne.n	8013b9a <xQueueGenericSendFromISR+0x6e>
 8013b96:	2301      	movs	r3, #1
 8013b98:	e000      	b.n	8013b9c <xQueueGenericSendFromISR+0x70>
 8013b9a:	2300      	movs	r3, #0
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d10a      	bne.n	8013bb6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8013ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ba4:	f383 8811 	msr	BASEPRI, r3
 8013ba8:	f3bf 8f6f 	isb	sy
 8013bac:	f3bf 8f4f 	dsb	sy
 8013bb0:	623b      	str	r3, [r7, #32]
}
 8013bb2:	bf00      	nop
 8013bb4:	e7fe      	b.n	8013bb4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013bb6:	f001 ffe7 	bl	8015b88 <vPortValidateInterruptPriority>
	__asm volatile
 8013bba:	f3ef 8211 	mrs	r2, BASEPRI
 8013bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bc2:	f383 8811 	msr	BASEPRI, r3
 8013bc6:	f3bf 8f6f 	isb	sy
 8013bca:	f3bf 8f4f 	dsb	sy
 8013bce:	61fa      	str	r2, [r7, #28]
 8013bd0:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8013bd2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013bd4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013bde:	429a      	cmp	r2, r3
 8013be0:	d302      	bcc.n	8013be8 <xQueueGenericSendFromISR+0xbc>
 8013be2:	683b      	ldr	r3, [r7, #0]
 8013be4:	2b02      	cmp	r3, #2
 8013be6:	d12f      	bne.n	8013c48 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8013be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013bee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8013bf8:	683a      	ldr	r2, [r7, #0]
 8013bfa:	68b9      	ldr	r1, [r7, #8]
 8013bfc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013bfe:	f000 f911 	bl	8013e24 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013c02:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8013c06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013c0a:	d112      	bne.n	8013c32 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	d016      	beq.n	8013c42 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c16:	3324      	adds	r3, #36	; 0x24
 8013c18:	4618      	mov	r0, r3
 8013c1a:	f000 ff23 	bl	8014a64 <xTaskRemoveFromEventList>
 8013c1e:	4603      	mov	r3, r0
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	d00e      	beq.n	8013c42 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	2b00      	cmp	r3, #0
 8013c28:	d00b      	beq.n	8013c42 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8013c2a:	687b      	ldr	r3, [r7, #4]
 8013c2c:	2201      	movs	r2, #1
 8013c2e:	601a      	str	r2, [r3, #0]
 8013c30:	e007      	b.n	8013c42 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013c32:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013c36:	3301      	adds	r3, #1
 8013c38:	b2db      	uxtb	r3, r3
 8013c3a:	b25a      	sxtb	r2, r3
 8013c3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8013c42:	2301      	movs	r3, #1
 8013c44:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8013c46:	e001      	b.n	8013c4c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013c48:	2300      	movs	r3, #0
 8013c4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8013c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013c4e:	617b      	str	r3, [r7, #20]
	__asm volatile
 8013c50:	697b      	ldr	r3, [r7, #20]
 8013c52:	f383 8811 	msr	BASEPRI, r3
}
 8013c56:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013c58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8013c5a:	4618      	mov	r0, r3
 8013c5c:	3740      	adds	r7, #64	; 0x40
 8013c5e:	46bd      	mov	sp, r7
 8013c60:	bd80      	pop	{r7, pc}
	...

08013c64 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013c64:	b580      	push	{r7, lr}
 8013c66:	b08c      	sub	sp, #48	; 0x30
 8013c68:	af00      	add	r7, sp, #0
 8013c6a:	60f8      	str	r0, [r7, #12]
 8013c6c:	60b9      	str	r1, [r7, #8]
 8013c6e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8013c70:	2300      	movs	r3, #0
 8013c72:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013c74:	68fb      	ldr	r3, [r7, #12]
 8013c76:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c7a:	2b00      	cmp	r3, #0
 8013c7c:	d10a      	bne.n	8013c94 <xQueueReceive+0x30>
	__asm volatile
 8013c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c82:	f383 8811 	msr	BASEPRI, r3
 8013c86:	f3bf 8f6f 	isb	sy
 8013c8a:	f3bf 8f4f 	dsb	sy
 8013c8e:	623b      	str	r3, [r7, #32]
}
 8013c90:	bf00      	nop
 8013c92:	e7fe      	b.n	8013c92 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013c94:	68bb      	ldr	r3, [r7, #8]
 8013c96:	2b00      	cmp	r3, #0
 8013c98:	d103      	bne.n	8013ca2 <xQueueReceive+0x3e>
 8013c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	d101      	bne.n	8013ca6 <xQueueReceive+0x42>
 8013ca2:	2301      	movs	r3, #1
 8013ca4:	e000      	b.n	8013ca8 <xQueueReceive+0x44>
 8013ca6:	2300      	movs	r3, #0
 8013ca8:	2b00      	cmp	r3, #0
 8013caa:	d10a      	bne.n	8013cc2 <xQueueReceive+0x5e>
	__asm volatile
 8013cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cb0:	f383 8811 	msr	BASEPRI, r3
 8013cb4:	f3bf 8f6f 	isb	sy
 8013cb8:	f3bf 8f4f 	dsb	sy
 8013cbc:	61fb      	str	r3, [r7, #28]
}
 8013cbe:	bf00      	nop
 8013cc0:	e7fe      	b.n	8013cc0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013cc2:	f001 f8ef 	bl	8014ea4 <xTaskGetSchedulerState>
 8013cc6:	4603      	mov	r3, r0
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d102      	bne.n	8013cd2 <xQueueReceive+0x6e>
 8013ccc:	687b      	ldr	r3, [r7, #4]
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	d101      	bne.n	8013cd6 <xQueueReceive+0x72>
 8013cd2:	2301      	movs	r3, #1
 8013cd4:	e000      	b.n	8013cd8 <xQueueReceive+0x74>
 8013cd6:	2300      	movs	r3, #0
 8013cd8:	2b00      	cmp	r3, #0
 8013cda:	d10a      	bne.n	8013cf2 <xQueueReceive+0x8e>
	__asm volatile
 8013cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ce0:	f383 8811 	msr	BASEPRI, r3
 8013ce4:	f3bf 8f6f 	isb	sy
 8013ce8:	f3bf 8f4f 	dsb	sy
 8013cec:	61bb      	str	r3, [r7, #24]
}
 8013cee:	bf00      	nop
 8013cf0:	e7fe      	b.n	8013cf0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013cf2:	f001 fe67 	bl	80159c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013cfa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d01f      	beq.n	8013d42 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013d02:	68b9      	ldr	r1, [r7, #8]
 8013d04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013d06:	f000 f8f7 	bl	8013ef8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d0c:	1e5a      	subs	r2, r3, #1
 8013d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d10:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d14:	691b      	ldr	r3, [r3, #16]
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	d00f      	beq.n	8013d3a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d1c:	3310      	adds	r3, #16
 8013d1e:	4618      	mov	r0, r3
 8013d20:	f000 fea0 	bl	8014a64 <xTaskRemoveFromEventList>
 8013d24:	4603      	mov	r3, r0
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d007      	beq.n	8013d3a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013d2a:	4b3d      	ldr	r3, [pc, #244]	; (8013e20 <xQueueReceive+0x1bc>)
 8013d2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013d30:	601a      	str	r2, [r3, #0]
 8013d32:	f3bf 8f4f 	dsb	sy
 8013d36:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013d3a:	f001 fe73 	bl	8015a24 <vPortExitCritical>
				return pdPASS;
 8013d3e:	2301      	movs	r3, #1
 8013d40:	e069      	b.n	8013e16 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	2b00      	cmp	r3, #0
 8013d46:	d103      	bne.n	8013d50 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013d48:	f001 fe6c 	bl	8015a24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013d4c:	2300      	movs	r3, #0
 8013d4e:	e062      	b.n	8013e16 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013d52:	2b00      	cmp	r3, #0
 8013d54:	d106      	bne.n	8013d64 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013d56:	f107 0310 	add.w	r3, r7, #16
 8013d5a:	4618      	mov	r0, r3
 8013d5c:	f000 ff48 	bl	8014bf0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013d60:	2301      	movs	r3, #1
 8013d62:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013d64:	f001 fe5e 	bl	8015a24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013d68:	f000 fc06 	bl	8014578 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013d6c:	f001 fe2a 	bl	80159c4 <vPortEnterCritical>
 8013d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d72:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013d76:	b25b      	sxtb	r3, r3
 8013d78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013d7c:	d103      	bne.n	8013d86 <xQueueReceive+0x122>
 8013d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d80:	2200      	movs	r2, #0
 8013d82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d88:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013d8c:	b25b      	sxtb	r3, r3
 8013d8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013d92:	d103      	bne.n	8013d9c <xQueueReceive+0x138>
 8013d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d96:	2200      	movs	r2, #0
 8013d98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013d9c:	f001 fe42 	bl	8015a24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013da0:	1d3a      	adds	r2, r7, #4
 8013da2:	f107 0310 	add.w	r3, r7, #16
 8013da6:	4611      	mov	r1, r2
 8013da8:	4618      	mov	r0, r3
 8013daa:	f000 ff37 	bl	8014c1c <xTaskCheckForTimeOut>
 8013dae:	4603      	mov	r3, r0
 8013db0:	2b00      	cmp	r3, #0
 8013db2:	d123      	bne.n	8013dfc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013db4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013db6:	f000 f917 	bl	8013fe8 <prvIsQueueEmpty>
 8013dba:	4603      	mov	r3, r0
 8013dbc:	2b00      	cmp	r3, #0
 8013dbe:	d017      	beq.n	8013df0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013dc2:	3324      	adds	r3, #36	; 0x24
 8013dc4:	687a      	ldr	r2, [r7, #4]
 8013dc6:	4611      	mov	r1, r2
 8013dc8:	4618      	mov	r0, r3
 8013dca:	f000 fdbf 	bl	801494c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013dce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013dd0:	f000 f8b8 	bl	8013f44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013dd4:	f000 fbde 	bl	8014594 <xTaskResumeAll>
 8013dd8:	4603      	mov	r3, r0
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d189      	bne.n	8013cf2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8013dde:	4b10      	ldr	r3, [pc, #64]	; (8013e20 <xQueueReceive+0x1bc>)
 8013de0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013de4:	601a      	str	r2, [r3, #0]
 8013de6:	f3bf 8f4f 	dsb	sy
 8013dea:	f3bf 8f6f 	isb	sy
 8013dee:	e780      	b.n	8013cf2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8013df0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013df2:	f000 f8a7 	bl	8013f44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013df6:	f000 fbcd 	bl	8014594 <xTaskResumeAll>
 8013dfa:	e77a      	b.n	8013cf2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8013dfc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013dfe:	f000 f8a1 	bl	8013f44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013e02:	f000 fbc7 	bl	8014594 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013e06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013e08:	f000 f8ee 	bl	8013fe8 <prvIsQueueEmpty>
 8013e0c:	4603      	mov	r3, r0
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	f43f af6f 	beq.w	8013cf2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013e14:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013e16:	4618      	mov	r0, r3
 8013e18:	3730      	adds	r7, #48	; 0x30
 8013e1a:	46bd      	mov	sp, r7
 8013e1c:	bd80      	pop	{r7, pc}
 8013e1e:	bf00      	nop
 8013e20:	e000ed04 	.word	0xe000ed04

08013e24 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8013e24:	b580      	push	{r7, lr}
 8013e26:	b086      	sub	sp, #24
 8013e28:	af00      	add	r7, sp, #0
 8013e2a:	60f8      	str	r0, [r7, #12]
 8013e2c:	60b9      	str	r1, [r7, #8]
 8013e2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8013e30:	2300      	movs	r3, #0
 8013e32:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013e34:	68fb      	ldr	r3, [r7, #12]
 8013e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013e38:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8013e3a:	68fb      	ldr	r3, [r7, #12]
 8013e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e3e:	2b00      	cmp	r3, #0
 8013e40:	d10d      	bne.n	8013e5e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013e42:	68fb      	ldr	r3, [r7, #12]
 8013e44:	681b      	ldr	r3, [r3, #0]
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d14d      	bne.n	8013ee6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013e4a:	68fb      	ldr	r3, [r7, #12]
 8013e4c:	689b      	ldr	r3, [r3, #8]
 8013e4e:	4618      	mov	r0, r3
 8013e50:	f001 f846 	bl	8014ee0 <xTaskPriorityDisinherit>
 8013e54:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013e56:	68fb      	ldr	r3, [r7, #12]
 8013e58:	2200      	movs	r2, #0
 8013e5a:	609a      	str	r2, [r3, #8]
 8013e5c:	e043      	b.n	8013ee6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	d119      	bne.n	8013e98 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013e64:	68fb      	ldr	r3, [r7, #12]
 8013e66:	6858      	ldr	r0, [r3, #4]
 8013e68:	68fb      	ldr	r3, [r7, #12]
 8013e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e6c:	461a      	mov	r2, r3
 8013e6e:	68b9      	ldr	r1, [r7, #8]
 8013e70:	f002 f8de 	bl	8016030 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013e74:	68fb      	ldr	r3, [r7, #12]
 8013e76:	685a      	ldr	r2, [r3, #4]
 8013e78:	68fb      	ldr	r3, [r7, #12]
 8013e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e7c:	441a      	add	r2, r3
 8013e7e:	68fb      	ldr	r3, [r7, #12]
 8013e80:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	685a      	ldr	r2, [r3, #4]
 8013e86:	68fb      	ldr	r3, [r7, #12]
 8013e88:	689b      	ldr	r3, [r3, #8]
 8013e8a:	429a      	cmp	r2, r3
 8013e8c:	d32b      	bcc.n	8013ee6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8013e8e:	68fb      	ldr	r3, [r7, #12]
 8013e90:	681a      	ldr	r2, [r3, #0]
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	605a      	str	r2, [r3, #4]
 8013e96:	e026      	b.n	8013ee6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8013e98:	68fb      	ldr	r3, [r7, #12]
 8013e9a:	68d8      	ldr	r0, [r3, #12]
 8013e9c:	68fb      	ldr	r3, [r7, #12]
 8013e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013ea0:	461a      	mov	r2, r3
 8013ea2:	68b9      	ldr	r1, [r7, #8]
 8013ea4:	f002 f8c4 	bl	8016030 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013ea8:	68fb      	ldr	r3, [r7, #12]
 8013eaa:	68da      	ldr	r2, [r3, #12]
 8013eac:	68fb      	ldr	r3, [r7, #12]
 8013eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013eb0:	425b      	negs	r3, r3
 8013eb2:	441a      	add	r2, r3
 8013eb4:	68fb      	ldr	r3, [r7, #12]
 8013eb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013eb8:	68fb      	ldr	r3, [r7, #12]
 8013eba:	68da      	ldr	r2, [r3, #12]
 8013ebc:	68fb      	ldr	r3, [r7, #12]
 8013ebe:	681b      	ldr	r3, [r3, #0]
 8013ec0:	429a      	cmp	r2, r3
 8013ec2:	d207      	bcs.n	8013ed4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8013ec4:	68fb      	ldr	r3, [r7, #12]
 8013ec6:	689a      	ldr	r2, [r3, #8]
 8013ec8:	68fb      	ldr	r3, [r7, #12]
 8013eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013ecc:	425b      	negs	r3, r3
 8013ece:	441a      	add	r2, r3
 8013ed0:	68fb      	ldr	r3, [r7, #12]
 8013ed2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	2b02      	cmp	r3, #2
 8013ed8:	d105      	bne.n	8013ee6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013eda:	693b      	ldr	r3, [r7, #16]
 8013edc:	2b00      	cmp	r3, #0
 8013ede:	d002      	beq.n	8013ee6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8013ee0:	693b      	ldr	r3, [r7, #16]
 8013ee2:	3b01      	subs	r3, #1
 8013ee4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013ee6:	693b      	ldr	r3, [r7, #16]
 8013ee8:	1c5a      	adds	r2, r3, #1
 8013eea:	68fb      	ldr	r3, [r7, #12]
 8013eec:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8013eee:	697b      	ldr	r3, [r7, #20]
}
 8013ef0:	4618      	mov	r0, r3
 8013ef2:	3718      	adds	r7, #24
 8013ef4:	46bd      	mov	sp, r7
 8013ef6:	bd80      	pop	{r7, pc}

08013ef8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013ef8:	b580      	push	{r7, lr}
 8013efa:	b082      	sub	sp, #8
 8013efc:	af00      	add	r7, sp, #0
 8013efe:	6078      	str	r0, [r7, #4]
 8013f00:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	d018      	beq.n	8013f3c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	68da      	ldr	r2, [r3, #12]
 8013f0e:	687b      	ldr	r3, [r7, #4]
 8013f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013f12:	441a      	add	r2, r3
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	68da      	ldr	r2, [r3, #12]
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	689b      	ldr	r3, [r3, #8]
 8013f20:	429a      	cmp	r2, r3
 8013f22:	d303      	bcc.n	8013f2c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8013f24:	687b      	ldr	r3, [r7, #4]
 8013f26:	681a      	ldr	r2, [r3, #0]
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	68d9      	ldr	r1, [r3, #12]
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013f34:	461a      	mov	r2, r3
 8013f36:	6838      	ldr	r0, [r7, #0]
 8013f38:	f002 f87a 	bl	8016030 <memcpy>
	}
}
 8013f3c:	bf00      	nop
 8013f3e:	3708      	adds	r7, #8
 8013f40:	46bd      	mov	sp, r7
 8013f42:	bd80      	pop	{r7, pc}

08013f44 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013f44:	b580      	push	{r7, lr}
 8013f46:	b084      	sub	sp, #16
 8013f48:	af00      	add	r7, sp, #0
 8013f4a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8013f4c:	f001 fd3a 	bl	80159c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013f50:	687b      	ldr	r3, [r7, #4]
 8013f52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013f56:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013f58:	e011      	b.n	8013f7e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013f5a:	687b      	ldr	r3, [r7, #4]
 8013f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013f5e:	2b00      	cmp	r3, #0
 8013f60:	d012      	beq.n	8013f88 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013f62:	687b      	ldr	r3, [r7, #4]
 8013f64:	3324      	adds	r3, #36	; 0x24
 8013f66:	4618      	mov	r0, r3
 8013f68:	f000 fd7c 	bl	8014a64 <xTaskRemoveFromEventList>
 8013f6c:	4603      	mov	r3, r0
 8013f6e:	2b00      	cmp	r3, #0
 8013f70:	d001      	beq.n	8013f76 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8013f72:	f000 feb5 	bl	8014ce0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013f76:	7bfb      	ldrb	r3, [r7, #15]
 8013f78:	3b01      	subs	r3, #1
 8013f7a:	b2db      	uxtb	r3, r3
 8013f7c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013f82:	2b00      	cmp	r3, #0
 8013f84:	dce9      	bgt.n	8013f5a <prvUnlockQueue+0x16>
 8013f86:	e000      	b.n	8013f8a <prvUnlockQueue+0x46>
					break;
 8013f88:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8013f8a:	687b      	ldr	r3, [r7, #4]
 8013f8c:	22ff      	movs	r2, #255	; 0xff
 8013f8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8013f92:	f001 fd47 	bl	8015a24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013f96:	f001 fd15 	bl	80159c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013fa0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013fa2:	e011      	b.n	8013fc8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	691b      	ldr	r3, [r3, #16]
 8013fa8:	2b00      	cmp	r3, #0
 8013faa:	d012      	beq.n	8013fd2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	3310      	adds	r3, #16
 8013fb0:	4618      	mov	r0, r3
 8013fb2:	f000 fd57 	bl	8014a64 <xTaskRemoveFromEventList>
 8013fb6:	4603      	mov	r3, r0
 8013fb8:	2b00      	cmp	r3, #0
 8013fba:	d001      	beq.n	8013fc0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8013fbc:	f000 fe90 	bl	8014ce0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8013fc0:	7bbb      	ldrb	r3, [r7, #14]
 8013fc2:	3b01      	subs	r3, #1
 8013fc4:	b2db      	uxtb	r3, r3
 8013fc6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013fc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	dce9      	bgt.n	8013fa4 <prvUnlockQueue+0x60>
 8013fd0:	e000      	b.n	8013fd4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8013fd2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	22ff      	movs	r2, #255	; 0xff
 8013fd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8013fdc:	f001 fd22 	bl	8015a24 <vPortExitCritical>
}
 8013fe0:	bf00      	nop
 8013fe2:	3710      	adds	r7, #16
 8013fe4:	46bd      	mov	sp, r7
 8013fe6:	bd80      	pop	{r7, pc}

08013fe8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013fe8:	b580      	push	{r7, lr}
 8013fea:	b084      	sub	sp, #16
 8013fec:	af00      	add	r7, sp, #0
 8013fee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013ff0:	f001 fce8 	bl	80159c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	d102      	bne.n	8014002 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8013ffc:	2301      	movs	r3, #1
 8013ffe:	60fb      	str	r3, [r7, #12]
 8014000:	e001      	b.n	8014006 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8014002:	2300      	movs	r3, #0
 8014004:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014006:	f001 fd0d 	bl	8015a24 <vPortExitCritical>

	return xReturn;
 801400a:	68fb      	ldr	r3, [r7, #12]
}
 801400c:	4618      	mov	r0, r3
 801400e:	3710      	adds	r7, #16
 8014010:	46bd      	mov	sp, r7
 8014012:	bd80      	pop	{r7, pc}

08014014 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8014014:	b580      	push	{r7, lr}
 8014016:	b084      	sub	sp, #16
 8014018:	af00      	add	r7, sp, #0
 801401a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801401c:	f001 fcd2 	bl	80159c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8014020:	687b      	ldr	r3, [r7, #4]
 8014022:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014024:	687b      	ldr	r3, [r7, #4]
 8014026:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014028:	429a      	cmp	r2, r3
 801402a:	d102      	bne.n	8014032 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801402c:	2301      	movs	r3, #1
 801402e:	60fb      	str	r3, [r7, #12]
 8014030:	e001      	b.n	8014036 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8014032:	2300      	movs	r3, #0
 8014034:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014036:	f001 fcf5 	bl	8015a24 <vPortExitCritical>

	return xReturn;
 801403a:	68fb      	ldr	r3, [r7, #12]
}
 801403c:	4618      	mov	r0, r3
 801403e:	3710      	adds	r7, #16
 8014040:	46bd      	mov	sp, r7
 8014042:	bd80      	pop	{r7, pc}

08014044 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8014044:	b480      	push	{r7}
 8014046:	b085      	sub	sp, #20
 8014048:	af00      	add	r7, sp, #0
 801404a:	6078      	str	r0, [r7, #4]
 801404c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801404e:	2300      	movs	r3, #0
 8014050:	60fb      	str	r3, [r7, #12]
 8014052:	e014      	b.n	801407e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8014054:	4a0f      	ldr	r2, [pc, #60]	; (8014094 <vQueueAddToRegistry+0x50>)
 8014056:	68fb      	ldr	r3, [r7, #12]
 8014058:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801405c:	2b00      	cmp	r3, #0
 801405e:	d10b      	bne.n	8014078 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8014060:	490c      	ldr	r1, [pc, #48]	; (8014094 <vQueueAddToRegistry+0x50>)
 8014062:	68fb      	ldr	r3, [r7, #12]
 8014064:	683a      	ldr	r2, [r7, #0]
 8014066:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801406a:	4a0a      	ldr	r2, [pc, #40]	; (8014094 <vQueueAddToRegistry+0x50>)
 801406c:	68fb      	ldr	r3, [r7, #12]
 801406e:	00db      	lsls	r3, r3, #3
 8014070:	4413      	add	r3, r2
 8014072:	687a      	ldr	r2, [r7, #4]
 8014074:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8014076:	e006      	b.n	8014086 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014078:	68fb      	ldr	r3, [r7, #12]
 801407a:	3301      	adds	r3, #1
 801407c:	60fb      	str	r3, [r7, #12]
 801407e:	68fb      	ldr	r3, [r7, #12]
 8014080:	2b07      	cmp	r3, #7
 8014082:	d9e7      	bls.n	8014054 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8014084:	bf00      	nop
 8014086:	bf00      	nop
 8014088:	3714      	adds	r7, #20
 801408a:	46bd      	mov	sp, r7
 801408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014090:	4770      	bx	lr
 8014092:	bf00      	nop
 8014094:	24002440 	.word	0x24002440

08014098 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014098:	b580      	push	{r7, lr}
 801409a:	b086      	sub	sp, #24
 801409c:	af00      	add	r7, sp, #0
 801409e:	60f8      	str	r0, [r7, #12]
 80140a0:	60b9      	str	r1, [r7, #8]
 80140a2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80140a4:	68fb      	ldr	r3, [r7, #12]
 80140a6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80140a8:	f001 fc8c 	bl	80159c4 <vPortEnterCritical>
 80140ac:	697b      	ldr	r3, [r7, #20]
 80140ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80140b2:	b25b      	sxtb	r3, r3
 80140b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80140b8:	d103      	bne.n	80140c2 <vQueueWaitForMessageRestricted+0x2a>
 80140ba:	697b      	ldr	r3, [r7, #20]
 80140bc:	2200      	movs	r2, #0
 80140be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80140c2:	697b      	ldr	r3, [r7, #20]
 80140c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80140c8:	b25b      	sxtb	r3, r3
 80140ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80140ce:	d103      	bne.n	80140d8 <vQueueWaitForMessageRestricted+0x40>
 80140d0:	697b      	ldr	r3, [r7, #20]
 80140d2:	2200      	movs	r2, #0
 80140d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80140d8:	f001 fca4 	bl	8015a24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80140dc:	697b      	ldr	r3, [r7, #20]
 80140de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d106      	bne.n	80140f2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80140e4:	697b      	ldr	r3, [r7, #20]
 80140e6:	3324      	adds	r3, #36	; 0x24
 80140e8:	687a      	ldr	r2, [r7, #4]
 80140ea:	68b9      	ldr	r1, [r7, #8]
 80140ec:	4618      	mov	r0, r3
 80140ee:	f000 fc8d 	bl	8014a0c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80140f2:	6978      	ldr	r0, [r7, #20]
 80140f4:	f7ff ff26 	bl	8013f44 <prvUnlockQueue>
	}
 80140f8:	bf00      	nop
 80140fa:	3718      	adds	r7, #24
 80140fc:	46bd      	mov	sp, r7
 80140fe:	bd80      	pop	{r7, pc}

08014100 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8014100:	b580      	push	{r7, lr}
 8014102:	b08e      	sub	sp, #56	; 0x38
 8014104:	af04      	add	r7, sp, #16
 8014106:	60f8      	str	r0, [r7, #12]
 8014108:	60b9      	str	r1, [r7, #8]
 801410a:	607a      	str	r2, [r7, #4]
 801410c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801410e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014110:	2b00      	cmp	r3, #0
 8014112:	d10a      	bne.n	801412a <xTaskCreateStatic+0x2a>
	__asm volatile
 8014114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014118:	f383 8811 	msr	BASEPRI, r3
 801411c:	f3bf 8f6f 	isb	sy
 8014120:	f3bf 8f4f 	dsb	sy
 8014124:	623b      	str	r3, [r7, #32]
}
 8014126:	bf00      	nop
 8014128:	e7fe      	b.n	8014128 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801412a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801412c:	2b00      	cmp	r3, #0
 801412e:	d10a      	bne.n	8014146 <xTaskCreateStatic+0x46>
	__asm volatile
 8014130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014134:	f383 8811 	msr	BASEPRI, r3
 8014138:	f3bf 8f6f 	isb	sy
 801413c:	f3bf 8f4f 	dsb	sy
 8014140:	61fb      	str	r3, [r7, #28]
}
 8014142:	bf00      	nop
 8014144:	e7fe      	b.n	8014144 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8014146:	235c      	movs	r3, #92	; 0x5c
 8014148:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801414a:	693b      	ldr	r3, [r7, #16]
 801414c:	2b5c      	cmp	r3, #92	; 0x5c
 801414e:	d00a      	beq.n	8014166 <xTaskCreateStatic+0x66>
	__asm volatile
 8014150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014154:	f383 8811 	msr	BASEPRI, r3
 8014158:	f3bf 8f6f 	isb	sy
 801415c:	f3bf 8f4f 	dsb	sy
 8014160:	61bb      	str	r3, [r7, #24]
}
 8014162:	bf00      	nop
 8014164:	e7fe      	b.n	8014164 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8014166:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8014168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801416a:	2b00      	cmp	r3, #0
 801416c:	d01e      	beq.n	80141ac <xTaskCreateStatic+0xac>
 801416e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014170:	2b00      	cmp	r3, #0
 8014172:	d01b      	beq.n	80141ac <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014176:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8014178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801417a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801417c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801417e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014180:	2202      	movs	r2, #2
 8014182:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8014186:	2300      	movs	r3, #0
 8014188:	9303      	str	r3, [sp, #12]
 801418a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801418c:	9302      	str	r3, [sp, #8]
 801418e:	f107 0314 	add.w	r3, r7, #20
 8014192:	9301      	str	r3, [sp, #4]
 8014194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014196:	9300      	str	r3, [sp, #0]
 8014198:	683b      	ldr	r3, [r7, #0]
 801419a:	687a      	ldr	r2, [r7, #4]
 801419c:	68b9      	ldr	r1, [r7, #8]
 801419e:	68f8      	ldr	r0, [r7, #12]
 80141a0:	f000 f850 	bl	8014244 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80141a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80141a6:	f000 f8dd 	bl	8014364 <prvAddNewTaskToReadyList>
 80141aa:	e001      	b.n	80141b0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80141ac:	2300      	movs	r3, #0
 80141ae:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80141b0:	697b      	ldr	r3, [r7, #20]
	}
 80141b2:	4618      	mov	r0, r3
 80141b4:	3728      	adds	r7, #40	; 0x28
 80141b6:	46bd      	mov	sp, r7
 80141b8:	bd80      	pop	{r7, pc}

080141ba <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80141ba:	b580      	push	{r7, lr}
 80141bc:	b08c      	sub	sp, #48	; 0x30
 80141be:	af04      	add	r7, sp, #16
 80141c0:	60f8      	str	r0, [r7, #12]
 80141c2:	60b9      	str	r1, [r7, #8]
 80141c4:	603b      	str	r3, [r7, #0]
 80141c6:	4613      	mov	r3, r2
 80141c8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80141ca:	88fb      	ldrh	r3, [r7, #6]
 80141cc:	009b      	lsls	r3, r3, #2
 80141ce:	4618      	mov	r0, r3
 80141d0:	f001 fd1a 	bl	8015c08 <pvPortMalloc>
 80141d4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80141d6:	697b      	ldr	r3, [r7, #20]
 80141d8:	2b00      	cmp	r3, #0
 80141da:	d00e      	beq.n	80141fa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80141dc:	205c      	movs	r0, #92	; 0x5c
 80141de:	f001 fd13 	bl	8015c08 <pvPortMalloc>
 80141e2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80141e4:	69fb      	ldr	r3, [r7, #28]
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	d003      	beq.n	80141f2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80141ea:	69fb      	ldr	r3, [r7, #28]
 80141ec:	697a      	ldr	r2, [r7, #20]
 80141ee:	631a      	str	r2, [r3, #48]	; 0x30
 80141f0:	e005      	b.n	80141fe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80141f2:	6978      	ldr	r0, [r7, #20]
 80141f4:	f001 fdd4 	bl	8015da0 <vPortFree>
 80141f8:	e001      	b.n	80141fe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80141fa:	2300      	movs	r3, #0
 80141fc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80141fe:	69fb      	ldr	r3, [r7, #28]
 8014200:	2b00      	cmp	r3, #0
 8014202:	d017      	beq.n	8014234 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014204:	69fb      	ldr	r3, [r7, #28]
 8014206:	2200      	movs	r2, #0
 8014208:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801420c:	88fa      	ldrh	r2, [r7, #6]
 801420e:	2300      	movs	r3, #0
 8014210:	9303      	str	r3, [sp, #12]
 8014212:	69fb      	ldr	r3, [r7, #28]
 8014214:	9302      	str	r3, [sp, #8]
 8014216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014218:	9301      	str	r3, [sp, #4]
 801421a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801421c:	9300      	str	r3, [sp, #0]
 801421e:	683b      	ldr	r3, [r7, #0]
 8014220:	68b9      	ldr	r1, [r7, #8]
 8014222:	68f8      	ldr	r0, [r7, #12]
 8014224:	f000 f80e 	bl	8014244 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014228:	69f8      	ldr	r0, [r7, #28]
 801422a:	f000 f89b 	bl	8014364 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801422e:	2301      	movs	r3, #1
 8014230:	61bb      	str	r3, [r7, #24]
 8014232:	e002      	b.n	801423a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014234:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014238:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801423a:	69bb      	ldr	r3, [r7, #24]
	}
 801423c:	4618      	mov	r0, r3
 801423e:	3720      	adds	r7, #32
 8014240:	46bd      	mov	sp, r7
 8014242:	bd80      	pop	{r7, pc}

08014244 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8014244:	b580      	push	{r7, lr}
 8014246:	b088      	sub	sp, #32
 8014248:	af00      	add	r7, sp, #0
 801424a:	60f8      	str	r0, [r7, #12]
 801424c:	60b9      	str	r1, [r7, #8]
 801424e:	607a      	str	r2, [r7, #4]
 8014250:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8014252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014254:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8014256:	687b      	ldr	r3, [r7, #4]
 8014258:	009b      	lsls	r3, r3, #2
 801425a:	461a      	mov	r2, r3
 801425c:	21a5      	movs	r1, #165	; 0xa5
 801425e:	f001 fef5 	bl	801604c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8014262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014264:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014266:	6879      	ldr	r1, [r7, #4]
 8014268:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 801426c:	440b      	add	r3, r1
 801426e:	009b      	lsls	r3, r3, #2
 8014270:	4413      	add	r3, r2
 8014272:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8014274:	69bb      	ldr	r3, [r7, #24]
 8014276:	f023 0307 	bic.w	r3, r3, #7
 801427a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801427c:	69bb      	ldr	r3, [r7, #24]
 801427e:	f003 0307 	and.w	r3, r3, #7
 8014282:	2b00      	cmp	r3, #0
 8014284:	d00a      	beq.n	801429c <prvInitialiseNewTask+0x58>
	__asm volatile
 8014286:	f04f 0350 	mov.w	r3, #80	; 0x50
 801428a:	f383 8811 	msr	BASEPRI, r3
 801428e:	f3bf 8f6f 	isb	sy
 8014292:	f3bf 8f4f 	dsb	sy
 8014296:	617b      	str	r3, [r7, #20]
}
 8014298:	bf00      	nop
 801429a:	e7fe      	b.n	801429a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801429c:	68bb      	ldr	r3, [r7, #8]
 801429e:	2b00      	cmp	r3, #0
 80142a0:	d01f      	beq.n	80142e2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80142a2:	2300      	movs	r3, #0
 80142a4:	61fb      	str	r3, [r7, #28]
 80142a6:	e012      	b.n	80142ce <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80142a8:	68ba      	ldr	r2, [r7, #8]
 80142aa:	69fb      	ldr	r3, [r7, #28]
 80142ac:	4413      	add	r3, r2
 80142ae:	7819      	ldrb	r1, [r3, #0]
 80142b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80142b2:	69fb      	ldr	r3, [r7, #28]
 80142b4:	4413      	add	r3, r2
 80142b6:	3334      	adds	r3, #52	; 0x34
 80142b8:	460a      	mov	r2, r1
 80142ba:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80142bc:	68ba      	ldr	r2, [r7, #8]
 80142be:	69fb      	ldr	r3, [r7, #28]
 80142c0:	4413      	add	r3, r2
 80142c2:	781b      	ldrb	r3, [r3, #0]
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	d006      	beq.n	80142d6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80142c8:	69fb      	ldr	r3, [r7, #28]
 80142ca:	3301      	adds	r3, #1
 80142cc:	61fb      	str	r3, [r7, #28]
 80142ce:	69fb      	ldr	r3, [r7, #28]
 80142d0:	2b0f      	cmp	r3, #15
 80142d2:	d9e9      	bls.n	80142a8 <prvInitialiseNewTask+0x64>
 80142d4:	e000      	b.n	80142d8 <prvInitialiseNewTask+0x94>
			{
				break;
 80142d6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80142d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142da:	2200      	movs	r2, #0
 80142dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80142e0:	e003      	b.n	80142ea <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80142e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142e4:	2200      	movs	r2, #0
 80142e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80142ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142ec:	2b37      	cmp	r3, #55	; 0x37
 80142ee:	d901      	bls.n	80142f4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80142f0:	2337      	movs	r3, #55	; 0x37
 80142f2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80142f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80142f8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80142fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80142fe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8014300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014302:	2200      	movs	r2, #0
 8014304:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8014306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014308:	3304      	adds	r3, #4
 801430a:	4618      	mov	r0, r3
 801430c:	f7ff f978 	bl	8013600 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8014310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014312:	3318      	adds	r3, #24
 8014314:	4618      	mov	r0, r3
 8014316:	f7ff f973 	bl	8013600 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801431a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801431c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801431e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014322:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8014326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014328:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801432a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801432c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801432e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8014330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014332:	2200      	movs	r2, #0
 8014334:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014338:	2200      	movs	r2, #0
 801433a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801433e:	683a      	ldr	r2, [r7, #0]
 8014340:	68f9      	ldr	r1, [r7, #12]
 8014342:	69b8      	ldr	r0, [r7, #24]
 8014344:	f001 fa14 	bl	8015770 <pxPortInitialiseStack>
 8014348:	4602      	mov	r2, r0
 801434a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801434c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801434e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014350:	2b00      	cmp	r3, #0
 8014352:	d002      	beq.n	801435a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8014354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014356:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014358:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801435a:	bf00      	nop
 801435c:	3720      	adds	r7, #32
 801435e:	46bd      	mov	sp, r7
 8014360:	bd80      	pop	{r7, pc}
	...

08014364 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8014364:	b580      	push	{r7, lr}
 8014366:	b082      	sub	sp, #8
 8014368:	af00      	add	r7, sp, #0
 801436a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801436c:	f001 fb2a 	bl	80159c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8014370:	4b2d      	ldr	r3, [pc, #180]	; (8014428 <prvAddNewTaskToReadyList+0xc4>)
 8014372:	681b      	ldr	r3, [r3, #0]
 8014374:	3301      	adds	r3, #1
 8014376:	4a2c      	ldr	r2, [pc, #176]	; (8014428 <prvAddNewTaskToReadyList+0xc4>)
 8014378:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801437a:	4b2c      	ldr	r3, [pc, #176]	; (801442c <prvAddNewTaskToReadyList+0xc8>)
 801437c:	681b      	ldr	r3, [r3, #0]
 801437e:	2b00      	cmp	r3, #0
 8014380:	d109      	bne.n	8014396 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8014382:	4a2a      	ldr	r2, [pc, #168]	; (801442c <prvAddNewTaskToReadyList+0xc8>)
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8014388:	4b27      	ldr	r3, [pc, #156]	; (8014428 <prvAddNewTaskToReadyList+0xc4>)
 801438a:	681b      	ldr	r3, [r3, #0]
 801438c:	2b01      	cmp	r3, #1
 801438e:	d110      	bne.n	80143b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8014390:	f000 fcca 	bl	8014d28 <prvInitialiseTaskLists>
 8014394:	e00d      	b.n	80143b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8014396:	4b26      	ldr	r3, [pc, #152]	; (8014430 <prvAddNewTaskToReadyList+0xcc>)
 8014398:	681b      	ldr	r3, [r3, #0]
 801439a:	2b00      	cmp	r3, #0
 801439c:	d109      	bne.n	80143b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801439e:	4b23      	ldr	r3, [pc, #140]	; (801442c <prvAddNewTaskToReadyList+0xc8>)
 80143a0:	681b      	ldr	r3, [r3, #0]
 80143a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80143a4:	687b      	ldr	r3, [r7, #4]
 80143a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80143a8:	429a      	cmp	r2, r3
 80143aa:	d802      	bhi.n	80143b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80143ac:	4a1f      	ldr	r2, [pc, #124]	; (801442c <prvAddNewTaskToReadyList+0xc8>)
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80143b2:	4b20      	ldr	r3, [pc, #128]	; (8014434 <prvAddNewTaskToReadyList+0xd0>)
 80143b4:	681b      	ldr	r3, [r3, #0]
 80143b6:	3301      	adds	r3, #1
 80143b8:	4a1e      	ldr	r2, [pc, #120]	; (8014434 <prvAddNewTaskToReadyList+0xd0>)
 80143ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80143bc:	4b1d      	ldr	r3, [pc, #116]	; (8014434 <prvAddNewTaskToReadyList+0xd0>)
 80143be:	681a      	ldr	r2, [r3, #0]
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80143c8:	4b1b      	ldr	r3, [pc, #108]	; (8014438 <prvAddNewTaskToReadyList+0xd4>)
 80143ca:	681b      	ldr	r3, [r3, #0]
 80143cc:	429a      	cmp	r2, r3
 80143ce:	d903      	bls.n	80143d8 <prvAddNewTaskToReadyList+0x74>
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80143d4:	4a18      	ldr	r2, [pc, #96]	; (8014438 <prvAddNewTaskToReadyList+0xd4>)
 80143d6:	6013      	str	r3, [r2, #0]
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80143dc:	4613      	mov	r3, r2
 80143de:	009b      	lsls	r3, r3, #2
 80143e0:	4413      	add	r3, r2
 80143e2:	009b      	lsls	r3, r3, #2
 80143e4:	4a15      	ldr	r2, [pc, #84]	; (801443c <prvAddNewTaskToReadyList+0xd8>)
 80143e6:	441a      	add	r2, r3
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	3304      	adds	r3, #4
 80143ec:	4619      	mov	r1, r3
 80143ee:	4610      	mov	r0, r2
 80143f0:	f7ff f913 	bl	801361a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80143f4:	f001 fb16 	bl	8015a24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80143f8:	4b0d      	ldr	r3, [pc, #52]	; (8014430 <prvAddNewTaskToReadyList+0xcc>)
 80143fa:	681b      	ldr	r3, [r3, #0]
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	d00e      	beq.n	801441e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8014400:	4b0a      	ldr	r3, [pc, #40]	; (801442c <prvAddNewTaskToReadyList+0xc8>)
 8014402:	681b      	ldr	r3, [r3, #0]
 8014404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014406:	687b      	ldr	r3, [r7, #4]
 8014408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801440a:	429a      	cmp	r2, r3
 801440c:	d207      	bcs.n	801441e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801440e:	4b0c      	ldr	r3, [pc, #48]	; (8014440 <prvAddNewTaskToReadyList+0xdc>)
 8014410:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014414:	601a      	str	r2, [r3, #0]
 8014416:	f3bf 8f4f 	dsb	sy
 801441a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801441e:	bf00      	nop
 8014420:	3708      	adds	r7, #8
 8014422:	46bd      	mov	sp, r7
 8014424:	bd80      	pop	{r7, pc}
 8014426:	bf00      	nop
 8014428:	24002954 	.word	0x24002954
 801442c:	24002480 	.word	0x24002480
 8014430:	24002960 	.word	0x24002960
 8014434:	24002970 	.word	0x24002970
 8014438:	2400295c 	.word	0x2400295c
 801443c:	24002484 	.word	0x24002484
 8014440:	e000ed04 	.word	0xe000ed04

08014444 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8014444:	b580      	push	{r7, lr}
 8014446:	b084      	sub	sp, #16
 8014448:	af00      	add	r7, sp, #0
 801444a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801444c:	2300      	movs	r3, #0
 801444e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	2b00      	cmp	r3, #0
 8014454:	d017      	beq.n	8014486 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8014456:	4b13      	ldr	r3, [pc, #76]	; (80144a4 <vTaskDelay+0x60>)
 8014458:	681b      	ldr	r3, [r3, #0]
 801445a:	2b00      	cmp	r3, #0
 801445c:	d00a      	beq.n	8014474 <vTaskDelay+0x30>
	__asm volatile
 801445e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014462:	f383 8811 	msr	BASEPRI, r3
 8014466:	f3bf 8f6f 	isb	sy
 801446a:	f3bf 8f4f 	dsb	sy
 801446e:	60bb      	str	r3, [r7, #8]
}
 8014470:	bf00      	nop
 8014472:	e7fe      	b.n	8014472 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8014474:	f000 f880 	bl	8014578 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8014478:	2100      	movs	r1, #0
 801447a:	6878      	ldr	r0, [r7, #4]
 801447c:	f000 fdb6 	bl	8014fec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8014480:	f000 f888 	bl	8014594 <xTaskResumeAll>
 8014484:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8014486:	68fb      	ldr	r3, [r7, #12]
 8014488:	2b00      	cmp	r3, #0
 801448a:	d107      	bne.n	801449c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 801448c:	4b06      	ldr	r3, [pc, #24]	; (80144a8 <vTaskDelay+0x64>)
 801448e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014492:	601a      	str	r2, [r3, #0]
 8014494:	f3bf 8f4f 	dsb	sy
 8014498:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801449c:	bf00      	nop
 801449e:	3710      	adds	r7, #16
 80144a0:	46bd      	mov	sp, r7
 80144a2:	bd80      	pop	{r7, pc}
 80144a4:	2400297c 	.word	0x2400297c
 80144a8:	e000ed04 	.word	0xe000ed04

080144ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80144ac:	b580      	push	{r7, lr}
 80144ae:	b08a      	sub	sp, #40	; 0x28
 80144b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80144b2:	2300      	movs	r3, #0
 80144b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80144b6:	2300      	movs	r3, #0
 80144b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80144ba:	463a      	mov	r2, r7
 80144bc:	1d39      	adds	r1, r7, #4
 80144be:	f107 0308 	add.w	r3, r7, #8
 80144c2:	4618      	mov	r0, r3
 80144c4:	f7fe fddc 	bl	8013080 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80144c8:	6839      	ldr	r1, [r7, #0]
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	68ba      	ldr	r2, [r7, #8]
 80144ce:	9202      	str	r2, [sp, #8]
 80144d0:	9301      	str	r3, [sp, #4]
 80144d2:	2300      	movs	r3, #0
 80144d4:	9300      	str	r3, [sp, #0]
 80144d6:	2300      	movs	r3, #0
 80144d8:	460a      	mov	r2, r1
 80144da:	4921      	ldr	r1, [pc, #132]	; (8014560 <vTaskStartScheduler+0xb4>)
 80144dc:	4821      	ldr	r0, [pc, #132]	; (8014564 <vTaskStartScheduler+0xb8>)
 80144de:	f7ff fe0f 	bl	8014100 <xTaskCreateStatic>
 80144e2:	4603      	mov	r3, r0
 80144e4:	4a20      	ldr	r2, [pc, #128]	; (8014568 <vTaskStartScheduler+0xbc>)
 80144e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80144e8:	4b1f      	ldr	r3, [pc, #124]	; (8014568 <vTaskStartScheduler+0xbc>)
 80144ea:	681b      	ldr	r3, [r3, #0]
 80144ec:	2b00      	cmp	r3, #0
 80144ee:	d002      	beq.n	80144f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80144f0:	2301      	movs	r3, #1
 80144f2:	617b      	str	r3, [r7, #20]
 80144f4:	e001      	b.n	80144fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80144f6:	2300      	movs	r3, #0
 80144f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80144fa:	697b      	ldr	r3, [r7, #20]
 80144fc:	2b01      	cmp	r3, #1
 80144fe:	d102      	bne.n	8014506 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8014500:	f000 fdc8 	bl	8015094 <xTimerCreateTimerTask>
 8014504:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8014506:	697b      	ldr	r3, [r7, #20]
 8014508:	2b01      	cmp	r3, #1
 801450a:	d116      	bne.n	801453a <vTaskStartScheduler+0x8e>
	__asm volatile
 801450c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014510:	f383 8811 	msr	BASEPRI, r3
 8014514:	f3bf 8f6f 	isb	sy
 8014518:	f3bf 8f4f 	dsb	sy
 801451c:	613b      	str	r3, [r7, #16]
}
 801451e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8014520:	4b12      	ldr	r3, [pc, #72]	; (801456c <vTaskStartScheduler+0xc0>)
 8014522:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014526:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8014528:	4b11      	ldr	r3, [pc, #68]	; (8014570 <vTaskStartScheduler+0xc4>)
 801452a:	2201      	movs	r2, #1
 801452c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801452e:	4b11      	ldr	r3, [pc, #68]	; (8014574 <vTaskStartScheduler+0xc8>)
 8014530:	2200      	movs	r2, #0
 8014532:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8014534:	f001 f9a4 	bl	8015880 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8014538:	e00e      	b.n	8014558 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801453a:	697b      	ldr	r3, [r7, #20]
 801453c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014540:	d10a      	bne.n	8014558 <vTaskStartScheduler+0xac>
	__asm volatile
 8014542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014546:	f383 8811 	msr	BASEPRI, r3
 801454a:	f3bf 8f6f 	isb	sy
 801454e:	f3bf 8f4f 	dsb	sy
 8014552:	60fb      	str	r3, [r7, #12]
}
 8014554:	bf00      	nop
 8014556:	e7fe      	b.n	8014556 <vTaskStartScheduler+0xaa>
}
 8014558:	bf00      	nop
 801455a:	3718      	adds	r7, #24
 801455c:	46bd      	mov	sp, r7
 801455e:	bd80      	pop	{r7, pc}
 8014560:	08016cc0 	.word	0x08016cc0
 8014564:	08014cf9 	.word	0x08014cf9
 8014568:	24002978 	.word	0x24002978
 801456c:	24002974 	.word	0x24002974
 8014570:	24002960 	.word	0x24002960
 8014574:	24002958 	.word	0x24002958

08014578 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8014578:	b480      	push	{r7}
 801457a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 801457c:	4b04      	ldr	r3, [pc, #16]	; (8014590 <vTaskSuspendAll+0x18>)
 801457e:	681b      	ldr	r3, [r3, #0]
 8014580:	3301      	adds	r3, #1
 8014582:	4a03      	ldr	r2, [pc, #12]	; (8014590 <vTaskSuspendAll+0x18>)
 8014584:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8014586:	bf00      	nop
 8014588:	46bd      	mov	sp, r7
 801458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801458e:	4770      	bx	lr
 8014590:	2400297c 	.word	0x2400297c

08014594 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8014594:	b580      	push	{r7, lr}
 8014596:	b084      	sub	sp, #16
 8014598:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801459a:	2300      	movs	r3, #0
 801459c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801459e:	2300      	movs	r3, #0
 80145a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80145a2:	4b42      	ldr	r3, [pc, #264]	; (80146ac <xTaskResumeAll+0x118>)
 80145a4:	681b      	ldr	r3, [r3, #0]
 80145a6:	2b00      	cmp	r3, #0
 80145a8:	d10a      	bne.n	80145c0 <xTaskResumeAll+0x2c>
	__asm volatile
 80145aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145ae:	f383 8811 	msr	BASEPRI, r3
 80145b2:	f3bf 8f6f 	isb	sy
 80145b6:	f3bf 8f4f 	dsb	sy
 80145ba:	603b      	str	r3, [r7, #0]
}
 80145bc:	bf00      	nop
 80145be:	e7fe      	b.n	80145be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80145c0:	f001 fa00 	bl	80159c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80145c4:	4b39      	ldr	r3, [pc, #228]	; (80146ac <xTaskResumeAll+0x118>)
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	3b01      	subs	r3, #1
 80145ca:	4a38      	ldr	r2, [pc, #224]	; (80146ac <xTaskResumeAll+0x118>)
 80145cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80145ce:	4b37      	ldr	r3, [pc, #220]	; (80146ac <xTaskResumeAll+0x118>)
 80145d0:	681b      	ldr	r3, [r3, #0]
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	d162      	bne.n	801469c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80145d6:	4b36      	ldr	r3, [pc, #216]	; (80146b0 <xTaskResumeAll+0x11c>)
 80145d8:	681b      	ldr	r3, [r3, #0]
 80145da:	2b00      	cmp	r3, #0
 80145dc:	d05e      	beq.n	801469c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80145de:	e02f      	b.n	8014640 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80145e0:	4b34      	ldr	r3, [pc, #208]	; (80146b4 <xTaskResumeAll+0x120>)
 80145e2:	68db      	ldr	r3, [r3, #12]
 80145e4:	68db      	ldr	r3, [r3, #12]
 80145e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80145e8:	68fb      	ldr	r3, [r7, #12]
 80145ea:	3318      	adds	r3, #24
 80145ec:	4618      	mov	r0, r3
 80145ee:	f7ff f871 	bl	80136d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80145f2:	68fb      	ldr	r3, [r7, #12]
 80145f4:	3304      	adds	r3, #4
 80145f6:	4618      	mov	r0, r3
 80145f8:	f7ff f86c 	bl	80136d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80145fc:	68fb      	ldr	r3, [r7, #12]
 80145fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014600:	4b2d      	ldr	r3, [pc, #180]	; (80146b8 <xTaskResumeAll+0x124>)
 8014602:	681b      	ldr	r3, [r3, #0]
 8014604:	429a      	cmp	r2, r3
 8014606:	d903      	bls.n	8014610 <xTaskResumeAll+0x7c>
 8014608:	68fb      	ldr	r3, [r7, #12]
 801460a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801460c:	4a2a      	ldr	r2, [pc, #168]	; (80146b8 <xTaskResumeAll+0x124>)
 801460e:	6013      	str	r3, [r2, #0]
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014614:	4613      	mov	r3, r2
 8014616:	009b      	lsls	r3, r3, #2
 8014618:	4413      	add	r3, r2
 801461a:	009b      	lsls	r3, r3, #2
 801461c:	4a27      	ldr	r2, [pc, #156]	; (80146bc <xTaskResumeAll+0x128>)
 801461e:	441a      	add	r2, r3
 8014620:	68fb      	ldr	r3, [r7, #12]
 8014622:	3304      	adds	r3, #4
 8014624:	4619      	mov	r1, r3
 8014626:	4610      	mov	r0, r2
 8014628:	f7fe fff7 	bl	801361a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801462c:	68fb      	ldr	r3, [r7, #12]
 801462e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014630:	4b23      	ldr	r3, [pc, #140]	; (80146c0 <xTaskResumeAll+0x12c>)
 8014632:	681b      	ldr	r3, [r3, #0]
 8014634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014636:	429a      	cmp	r2, r3
 8014638:	d302      	bcc.n	8014640 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 801463a:	4b22      	ldr	r3, [pc, #136]	; (80146c4 <xTaskResumeAll+0x130>)
 801463c:	2201      	movs	r2, #1
 801463e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014640:	4b1c      	ldr	r3, [pc, #112]	; (80146b4 <xTaskResumeAll+0x120>)
 8014642:	681b      	ldr	r3, [r3, #0]
 8014644:	2b00      	cmp	r3, #0
 8014646:	d1cb      	bne.n	80145e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8014648:	68fb      	ldr	r3, [r7, #12]
 801464a:	2b00      	cmp	r3, #0
 801464c:	d001      	beq.n	8014652 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801464e:	f000 fc09 	bl	8014e64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8014652:	4b1d      	ldr	r3, [pc, #116]	; (80146c8 <xTaskResumeAll+0x134>)
 8014654:	681b      	ldr	r3, [r3, #0]
 8014656:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	2b00      	cmp	r3, #0
 801465c:	d010      	beq.n	8014680 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801465e:	f000 f847 	bl	80146f0 <xTaskIncrementTick>
 8014662:	4603      	mov	r3, r0
 8014664:	2b00      	cmp	r3, #0
 8014666:	d002      	beq.n	801466e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8014668:	4b16      	ldr	r3, [pc, #88]	; (80146c4 <xTaskResumeAll+0x130>)
 801466a:	2201      	movs	r2, #1
 801466c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801466e:	687b      	ldr	r3, [r7, #4]
 8014670:	3b01      	subs	r3, #1
 8014672:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8014674:	687b      	ldr	r3, [r7, #4]
 8014676:	2b00      	cmp	r3, #0
 8014678:	d1f1      	bne.n	801465e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 801467a:	4b13      	ldr	r3, [pc, #76]	; (80146c8 <xTaskResumeAll+0x134>)
 801467c:	2200      	movs	r2, #0
 801467e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8014680:	4b10      	ldr	r3, [pc, #64]	; (80146c4 <xTaskResumeAll+0x130>)
 8014682:	681b      	ldr	r3, [r3, #0]
 8014684:	2b00      	cmp	r3, #0
 8014686:	d009      	beq.n	801469c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8014688:	2301      	movs	r3, #1
 801468a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801468c:	4b0f      	ldr	r3, [pc, #60]	; (80146cc <xTaskResumeAll+0x138>)
 801468e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014692:	601a      	str	r2, [r3, #0]
 8014694:	f3bf 8f4f 	dsb	sy
 8014698:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801469c:	f001 f9c2 	bl	8015a24 <vPortExitCritical>

	return xAlreadyYielded;
 80146a0:	68bb      	ldr	r3, [r7, #8]
}
 80146a2:	4618      	mov	r0, r3
 80146a4:	3710      	adds	r7, #16
 80146a6:	46bd      	mov	sp, r7
 80146a8:	bd80      	pop	{r7, pc}
 80146aa:	bf00      	nop
 80146ac:	2400297c 	.word	0x2400297c
 80146b0:	24002954 	.word	0x24002954
 80146b4:	24002914 	.word	0x24002914
 80146b8:	2400295c 	.word	0x2400295c
 80146bc:	24002484 	.word	0x24002484
 80146c0:	24002480 	.word	0x24002480
 80146c4:	24002968 	.word	0x24002968
 80146c8:	24002964 	.word	0x24002964
 80146cc:	e000ed04 	.word	0xe000ed04

080146d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80146d0:	b480      	push	{r7}
 80146d2:	b083      	sub	sp, #12
 80146d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80146d6:	4b05      	ldr	r3, [pc, #20]	; (80146ec <xTaskGetTickCount+0x1c>)
 80146d8:	681b      	ldr	r3, [r3, #0]
 80146da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80146dc:	687b      	ldr	r3, [r7, #4]
}
 80146de:	4618      	mov	r0, r3
 80146e0:	370c      	adds	r7, #12
 80146e2:	46bd      	mov	sp, r7
 80146e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146e8:	4770      	bx	lr
 80146ea:	bf00      	nop
 80146ec:	24002958 	.word	0x24002958

080146f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80146f0:	b580      	push	{r7, lr}
 80146f2:	b086      	sub	sp, #24
 80146f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80146f6:	2300      	movs	r3, #0
 80146f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80146fa:	4b53      	ldr	r3, [pc, #332]	; (8014848 <xTaskIncrementTick+0x158>)
 80146fc:	681b      	ldr	r3, [r3, #0]
 80146fe:	2b00      	cmp	r3, #0
 8014700:	f040 8095 	bne.w	801482e <xTaskIncrementTick+0x13e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8014704:	4b51      	ldr	r3, [pc, #324]	; (801484c <xTaskIncrementTick+0x15c>)
 8014706:	681b      	ldr	r3, [r3, #0]
 8014708:	3301      	adds	r3, #1
 801470a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801470c:	4a4f      	ldr	r2, [pc, #316]	; (801484c <xTaskIncrementTick+0x15c>)
 801470e:	693b      	ldr	r3, [r7, #16]
 8014710:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8014712:	693b      	ldr	r3, [r7, #16]
 8014714:	2b00      	cmp	r3, #0
 8014716:	d120      	bne.n	801475a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8014718:	4b4d      	ldr	r3, [pc, #308]	; (8014850 <xTaskIncrementTick+0x160>)
 801471a:	681b      	ldr	r3, [r3, #0]
 801471c:	681b      	ldr	r3, [r3, #0]
 801471e:	2b00      	cmp	r3, #0
 8014720:	d00a      	beq.n	8014738 <xTaskIncrementTick+0x48>
	__asm volatile
 8014722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014726:	f383 8811 	msr	BASEPRI, r3
 801472a:	f3bf 8f6f 	isb	sy
 801472e:	f3bf 8f4f 	dsb	sy
 8014732:	603b      	str	r3, [r7, #0]
}
 8014734:	bf00      	nop
 8014736:	e7fe      	b.n	8014736 <xTaskIncrementTick+0x46>
 8014738:	4b45      	ldr	r3, [pc, #276]	; (8014850 <xTaskIncrementTick+0x160>)
 801473a:	681b      	ldr	r3, [r3, #0]
 801473c:	60fb      	str	r3, [r7, #12]
 801473e:	4b45      	ldr	r3, [pc, #276]	; (8014854 <xTaskIncrementTick+0x164>)
 8014740:	681b      	ldr	r3, [r3, #0]
 8014742:	4a43      	ldr	r2, [pc, #268]	; (8014850 <xTaskIncrementTick+0x160>)
 8014744:	6013      	str	r3, [r2, #0]
 8014746:	4a43      	ldr	r2, [pc, #268]	; (8014854 <xTaskIncrementTick+0x164>)
 8014748:	68fb      	ldr	r3, [r7, #12]
 801474a:	6013      	str	r3, [r2, #0]
 801474c:	4b42      	ldr	r3, [pc, #264]	; (8014858 <xTaskIncrementTick+0x168>)
 801474e:	681b      	ldr	r3, [r3, #0]
 8014750:	3301      	adds	r3, #1
 8014752:	4a41      	ldr	r2, [pc, #260]	; (8014858 <xTaskIncrementTick+0x168>)
 8014754:	6013      	str	r3, [r2, #0]
 8014756:	f000 fb85 	bl	8014e64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801475a:	4b40      	ldr	r3, [pc, #256]	; (801485c <xTaskIncrementTick+0x16c>)
 801475c:	681b      	ldr	r3, [r3, #0]
 801475e:	693a      	ldr	r2, [r7, #16]
 8014760:	429a      	cmp	r2, r3
 8014762:	d349      	bcc.n	80147f8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014764:	4b3a      	ldr	r3, [pc, #232]	; (8014850 <xTaskIncrementTick+0x160>)
 8014766:	681b      	ldr	r3, [r3, #0]
 8014768:	681b      	ldr	r3, [r3, #0]
 801476a:	2b00      	cmp	r3, #0
 801476c:	d104      	bne.n	8014778 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801476e:	4b3b      	ldr	r3, [pc, #236]	; (801485c <xTaskIncrementTick+0x16c>)
 8014770:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014774:	601a      	str	r2, [r3, #0]
					break;
 8014776:	e03f      	b.n	80147f8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014778:	4b35      	ldr	r3, [pc, #212]	; (8014850 <xTaskIncrementTick+0x160>)
 801477a:	681b      	ldr	r3, [r3, #0]
 801477c:	68db      	ldr	r3, [r3, #12]
 801477e:	68db      	ldr	r3, [r3, #12]
 8014780:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8014782:	68bb      	ldr	r3, [r7, #8]
 8014784:	685b      	ldr	r3, [r3, #4]
 8014786:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8014788:	693a      	ldr	r2, [r7, #16]
 801478a:	687b      	ldr	r3, [r7, #4]
 801478c:	429a      	cmp	r2, r3
 801478e:	d203      	bcs.n	8014798 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8014790:	4a32      	ldr	r2, [pc, #200]	; (801485c <xTaskIncrementTick+0x16c>)
 8014792:	687b      	ldr	r3, [r7, #4]
 8014794:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8014796:	e02f      	b.n	80147f8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014798:	68bb      	ldr	r3, [r7, #8]
 801479a:	3304      	adds	r3, #4
 801479c:	4618      	mov	r0, r3
 801479e:	f7fe ff99 	bl	80136d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80147a2:	68bb      	ldr	r3, [r7, #8]
 80147a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80147a6:	2b00      	cmp	r3, #0
 80147a8:	d004      	beq.n	80147b4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80147aa:	68bb      	ldr	r3, [r7, #8]
 80147ac:	3318      	adds	r3, #24
 80147ae:	4618      	mov	r0, r3
 80147b0:	f7fe ff90 	bl	80136d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80147b4:	68bb      	ldr	r3, [r7, #8]
 80147b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80147b8:	4b29      	ldr	r3, [pc, #164]	; (8014860 <xTaskIncrementTick+0x170>)
 80147ba:	681b      	ldr	r3, [r3, #0]
 80147bc:	429a      	cmp	r2, r3
 80147be:	d903      	bls.n	80147c8 <xTaskIncrementTick+0xd8>
 80147c0:	68bb      	ldr	r3, [r7, #8]
 80147c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80147c4:	4a26      	ldr	r2, [pc, #152]	; (8014860 <xTaskIncrementTick+0x170>)
 80147c6:	6013      	str	r3, [r2, #0]
 80147c8:	68bb      	ldr	r3, [r7, #8]
 80147ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80147cc:	4613      	mov	r3, r2
 80147ce:	009b      	lsls	r3, r3, #2
 80147d0:	4413      	add	r3, r2
 80147d2:	009b      	lsls	r3, r3, #2
 80147d4:	4a23      	ldr	r2, [pc, #140]	; (8014864 <xTaskIncrementTick+0x174>)
 80147d6:	441a      	add	r2, r3
 80147d8:	68bb      	ldr	r3, [r7, #8]
 80147da:	3304      	adds	r3, #4
 80147dc:	4619      	mov	r1, r3
 80147de:	4610      	mov	r0, r2
 80147e0:	f7fe ff1b 	bl	801361a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80147e4:	68bb      	ldr	r3, [r7, #8]
 80147e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80147e8:	4b1f      	ldr	r3, [pc, #124]	; (8014868 <xTaskIncrementTick+0x178>)
 80147ea:	681b      	ldr	r3, [r3, #0]
 80147ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80147ee:	429a      	cmp	r2, r3
 80147f0:	d3b8      	bcc.n	8014764 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80147f2:	2301      	movs	r3, #1
 80147f4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80147f6:	e7b5      	b.n	8014764 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80147f8:	4b1b      	ldr	r3, [pc, #108]	; (8014868 <xTaskIncrementTick+0x178>)
 80147fa:	681b      	ldr	r3, [r3, #0]
 80147fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80147fe:	4919      	ldr	r1, [pc, #100]	; (8014864 <xTaskIncrementTick+0x174>)
 8014800:	4613      	mov	r3, r2
 8014802:	009b      	lsls	r3, r3, #2
 8014804:	4413      	add	r3, r2
 8014806:	009b      	lsls	r3, r3, #2
 8014808:	440b      	add	r3, r1
 801480a:	681b      	ldr	r3, [r3, #0]
 801480c:	2b01      	cmp	r3, #1
 801480e:	d901      	bls.n	8014814 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8014810:	2301      	movs	r3, #1
 8014812:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 8014814:	4b15      	ldr	r3, [pc, #84]	; (801486c <xTaskIncrementTick+0x17c>)
 8014816:	681b      	ldr	r3, [r3, #0]
 8014818:	2b00      	cmp	r3, #0
 801481a:	d101      	bne.n	8014820 <xTaskIncrementTick+0x130>
			{
				vApplicationTickHook();
 801481c:	f7ec fa9c 	bl	8000d58 <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8014820:	4b13      	ldr	r3, [pc, #76]	; (8014870 <xTaskIncrementTick+0x180>)
 8014822:	681b      	ldr	r3, [r3, #0]
 8014824:	2b00      	cmp	r3, #0
 8014826:	d009      	beq.n	801483c <xTaskIncrementTick+0x14c>
			{
				xSwitchRequired = pdTRUE;
 8014828:	2301      	movs	r3, #1
 801482a:	617b      	str	r3, [r7, #20]
 801482c:	e006      	b.n	801483c <xTaskIncrementTick+0x14c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801482e:	4b0f      	ldr	r3, [pc, #60]	; (801486c <xTaskIncrementTick+0x17c>)
 8014830:	681b      	ldr	r3, [r3, #0]
 8014832:	3301      	adds	r3, #1
 8014834:	4a0d      	ldr	r2, [pc, #52]	; (801486c <xTaskIncrementTick+0x17c>)
 8014836:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8014838:	f7ec fa8e 	bl	8000d58 <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 801483c:	697b      	ldr	r3, [r7, #20]
}
 801483e:	4618      	mov	r0, r3
 8014840:	3718      	adds	r7, #24
 8014842:	46bd      	mov	sp, r7
 8014844:	bd80      	pop	{r7, pc}
 8014846:	bf00      	nop
 8014848:	2400297c 	.word	0x2400297c
 801484c:	24002958 	.word	0x24002958
 8014850:	2400290c 	.word	0x2400290c
 8014854:	24002910 	.word	0x24002910
 8014858:	2400296c 	.word	0x2400296c
 801485c:	24002974 	.word	0x24002974
 8014860:	2400295c 	.word	0x2400295c
 8014864:	24002484 	.word	0x24002484
 8014868:	24002480 	.word	0x24002480
 801486c:	24002964 	.word	0x24002964
 8014870:	24002968 	.word	0x24002968

08014874 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8014874:	b580      	push	{r7, lr}
 8014876:	b084      	sub	sp, #16
 8014878:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801487a:	4b2f      	ldr	r3, [pc, #188]	; (8014938 <vTaskSwitchContext+0xc4>)
 801487c:	681b      	ldr	r3, [r3, #0]
 801487e:	2b00      	cmp	r3, #0
 8014880:	d003      	beq.n	801488a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8014882:	4b2e      	ldr	r3, [pc, #184]	; (801493c <vTaskSwitchContext+0xc8>)
 8014884:	2201      	movs	r2, #1
 8014886:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8014888:	e052      	b.n	8014930 <vTaskSwitchContext+0xbc>
		xYieldPending = pdFALSE;
 801488a:	4b2c      	ldr	r3, [pc, #176]	; (801493c <vTaskSwitchContext+0xc8>)
 801488c:	2200      	movs	r2, #0
 801488e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8014890:	4b2b      	ldr	r3, [pc, #172]	; (8014940 <vTaskSwitchContext+0xcc>)
 8014892:	681b      	ldr	r3, [r3, #0]
 8014894:	681a      	ldr	r2, [r3, #0]
 8014896:	4b2a      	ldr	r3, [pc, #168]	; (8014940 <vTaskSwitchContext+0xcc>)
 8014898:	681b      	ldr	r3, [r3, #0]
 801489a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801489c:	429a      	cmp	r2, r3
 801489e:	d808      	bhi.n	80148b2 <vTaskSwitchContext+0x3e>
 80148a0:	4b27      	ldr	r3, [pc, #156]	; (8014940 <vTaskSwitchContext+0xcc>)
 80148a2:	681a      	ldr	r2, [r3, #0]
 80148a4:	4b26      	ldr	r3, [pc, #152]	; (8014940 <vTaskSwitchContext+0xcc>)
 80148a6:	681b      	ldr	r3, [r3, #0]
 80148a8:	3334      	adds	r3, #52	; 0x34
 80148aa:	4619      	mov	r1, r3
 80148ac:	4610      	mov	r0, r2
 80148ae:	f7ec fa61 	bl	8000d74 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80148b2:	4b24      	ldr	r3, [pc, #144]	; (8014944 <vTaskSwitchContext+0xd0>)
 80148b4:	681b      	ldr	r3, [r3, #0]
 80148b6:	60fb      	str	r3, [r7, #12]
 80148b8:	e010      	b.n	80148dc <vTaskSwitchContext+0x68>
 80148ba:	68fb      	ldr	r3, [r7, #12]
 80148bc:	2b00      	cmp	r3, #0
 80148be:	d10a      	bne.n	80148d6 <vTaskSwitchContext+0x62>
	__asm volatile
 80148c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80148c4:	f383 8811 	msr	BASEPRI, r3
 80148c8:	f3bf 8f6f 	isb	sy
 80148cc:	f3bf 8f4f 	dsb	sy
 80148d0:	607b      	str	r3, [r7, #4]
}
 80148d2:	bf00      	nop
 80148d4:	e7fe      	b.n	80148d4 <vTaskSwitchContext+0x60>
 80148d6:	68fb      	ldr	r3, [r7, #12]
 80148d8:	3b01      	subs	r3, #1
 80148da:	60fb      	str	r3, [r7, #12]
 80148dc:	491a      	ldr	r1, [pc, #104]	; (8014948 <vTaskSwitchContext+0xd4>)
 80148de:	68fa      	ldr	r2, [r7, #12]
 80148e0:	4613      	mov	r3, r2
 80148e2:	009b      	lsls	r3, r3, #2
 80148e4:	4413      	add	r3, r2
 80148e6:	009b      	lsls	r3, r3, #2
 80148e8:	440b      	add	r3, r1
 80148ea:	681b      	ldr	r3, [r3, #0]
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d0e4      	beq.n	80148ba <vTaskSwitchContext+0x46>
 80148f0:	68fa      	ldr	r2, [r7, #12]
 80148f2:	4613      	mov	r3, r2
 80148f4:	009b      	lsls	r3, r3, #2
 80148f6:	4413      	add	r3, r2
 80148f8:	009b      	lsls	r3, r3, #2
 80148fa:	4a13      	ldr	r2, [pc, #76]	; (8014948 <vTaskSwitchContext+0xd4>)
 80148fc:	4413      	add	r3, r2
 80148fe:	60bb      	str	r3, [r7, #8]
 8014900:	68bb      	ldr	r3, [r7, #8]
 8014902:	685b      	ldr	r3, [r3, #4]
 8014904:	685a      	ldr	r2, [r3, #4]
 8014906:	68bb      	ldr	r3, [r7, #8]
 8014908:	605a      	str	r2, [r3, #4]
 801490a:	68bb      	ldr	r3, [r7, #8]
 801490c:	685a      	ldr	r2, [r3, #4]
 801490e:	68bb      	ldr	r3, [r7, #8]
 8014910:	3308      	adds	r3, #8
 8014912:	429a      	cmp	r2, r3
 8014914:	d104      	bne.n	8014920 <vTaskSwitchContext+0xac>
 8014916:	68bb      	ldr	r3, [r7, #8]
 8014918:	685b      	ldr	r3, [r3, #4]
 801491a:	685a      	ldr	r2, [r3, #4]
 801491c:	68bb      	ldr	r3, [r7, #8]
 801491e:	605a      	str	r2, [r3, #4]
 8014920:	68bb      	ldr	r3, [r7, #8]
 8014922:	685b      	ldr	r3, [r3, #4]
 8014924:	68db      	ldr	r3, [r3, #12]
 8014926:	4a06      	ldr	r2, [pc, #24]	; (8014940 <vTaskSwitchContext+0xcc>)
 8014928:	6013      	str	r3, [r2, #0]
 801492a:	4a06      	ldr	r2, [pc, #24]	; (8014944 <vTaskSwitchContext+0xd0>)
 801492c:	68fb      	ldr	r3, [r7, #12]
 801492e:	6013      	str	r3, [r2, #0]
}
 8014930:	bf00      	nop
 8014932:	3710      	adds	r7, #16
 8014934:	46bd      	mov	sp, r7
 8014936:	bd80      	pop	{r7, pc}
 8014938:	2400297c 	.word	0x2400297c
 801493c:	24002968 	.word	0x24002968
 8014940:	24002480 	.word	0x24002480
 8014944:	2400295c 	.word	0x2400295c
 8014948:	24002484 	.word	0x24002484

0801494c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801494c:	b580      	push	{r7, lr}
 801494e:	b084      	sub	sp, #16
 8014950:	af00      	add	r7, sp, #0
 8014952:	6078      	str	r0, [r7, #4]
 8014954:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8014956:	687b      	ldr	r3, [r7, #4]
 8014958:	2b00      	cmp	r3, #0
 801495a:	d10a      	bne.n	8014972 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 801495c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014960:	f383 8811 	msr	BASEPRI, r3
 8014964:	f3bf 8f6f 	isb	sy
 8014968:	f3bf 8f4f 	dsb	sy
 801496c:	60fb      	str	r3, [r7, #12]
}
 801496e:	bf00      	nop
 8014970:	e7fe      	b.n	8014970 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014972:	4b07      	ldr	r3, [pc, #28]	; (8014990 <vTaskPlaceOnEventList+0x44>)
 8014974:	681b      	ldr	r3, [r3, #0]
 8014976:	3318      	adds	r3, #24
 8014978:	4619      	mov	r1, r3
 801497a:	6878      	ldr	r0, [r7, #4]
 801497c:	f7fe fe71 	bl	8013662 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014980:	2101      	movs	r1, #1
 8014982:	6838      	ldr	r0, [r7, #0]
 8014984:	f000 fb32 	bl	8014fec <prvAddCurrentTaskToDelayedList>
}
 8014988:	bf00      	nop
 801498a:	3710      	adds	r7, #16
 801498c:	46bd      	mov	sp, r7
 801498e:	bd80      	pop	{r7, pc}
 8014990:	24002480 	.word	0x24002480

08014994 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8014994:	b580      	push	{r7, lr}
 8014996:	b086      	sub	sp, #24
 8014998:	af00      	add	r7, sp, #0
 801499a:	60f8      	str	r0, [r7, #12]
 801499c:	60b9      	str	r1, [r7, #8]
 801499e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 80149a0:	68fb      	ldr	r3, [r7, #12]
 80149a2:	2b00      	cmp	r3, #0
 80149a4:	d10a      	bne.n	80149bc <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 80149a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80149aa:	f383 8811 	msr	BASEPRI, r3
 80149ae:	f3bf 8f6f 	isb	sy
 80149b2:	f3bf 8f4f 	dsb	sy
 80149b6:	617b      	str	r3, [r7, #20]
}
 80149b8:	bf00      	nop
 80149ba:	e7fe      	b.n	80149ba <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80149bc:	4b11      	ldr	r3, [pc, #68]	; (8014a04 <vTaskPlaceOnUnorderedEventList+0x70>)
 80149be:	681b      	ldr	r3, [r3, #0]
 80149c0:	2b00      	cmp	r3, #0
 80149c2:	d10a      	bne.n	80149da <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 80149c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80149c8:	f383 8811 	msr	BASEPRI, r3
 80149cc:	f3bf 8f6f 	isb	sy
 80149d0:	f3bf 8f4f 	dsb	sy
 80149d4:	613b      	str	r3, [r7, #16]
}
 80149d6:	bf00      	nop
 80149d8:	e7fe      	b.n	80149d8 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80149da:	4b0b      	ldr	r3, [pc, #44]	; (8014a08 <vTaskPlaceOnUnorderedEventList+0x74>)
 80149dc:	681b      	ldr	r3, [r3, #0]
 80149de:	68ba      	ldr	r2, [r7, #8]
 80149e0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80149e4:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80149e6:	4b08      	ldr	r3, [pc, #32]	; (8014a08 <vTaskPlaceOnUnorderedEventList+0x74>)
 80149e8:	681b      	ldr	r3, [r3, #0]
 80149ea:	3318      	adds	r3, #24
 80149ec:	4619      	mov	r1, r3
 80149ee:	68f8      	ldr	r0, [r7, #12]
 80149f0:	f7fe fe13 	bl	801361a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80149f4:	2101      	movs	r1, #1
 80149f6:	6878      	ldr	r0, [r7, #4]
 80149f8:	f000 faf8 	bl	8014fec <prvAddCurrentTaskToDelayedList>
}
 80149fc:	bf00      	nop
 80149fe:	3718      	adds	r7, #24
 8014a00:	46bd      	mov	sp, r7
 8014a02:	bd80      	pop	{r7, pc}
 8014a04:	2400297c 	.word	0x2400297c
 8014a08:	24002480 	.word	0x24002480

08014a0c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014a0c:	b580      	push	{r7, lr}
 8014a0e:	b086      	sub	sp, #24
 8014a10:	af00      	add	r7, sp, #0
 8014a12:	60f8      	str	r0, [r7, #12]
 8014a14:	60b9      	str	r1, [r7, #8]
 8014a16:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8014a18:	68fb      	ldr	r3, [r7, #12]
 8014a1a:	2b00      	cmp	r3, #0
 8014a1c:	d10a      	bne.n	8014a34 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8014a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a22:	f383 8811 	msr	BASEPRI, r3
 8014a26:	f3bf 8f6f 	isb	sy
 8014a2a:	f3bf 8f4f 	dsb	sy
 8014a2e:	617b      	str	r3, [r7, #20]
}
 8014a30:	bf00      	nop
 8014a32:	e7fe      	b.n	8014a32 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014a34:	4b0a      	ldr	r3, [pc, #40]	; (8014a60 <vTaskPlaceOnEventListRestricted+0x54>)
 8014a36:	681b      	ldr	r3, [r3, #0]
 8014a38:	3318      	adds	r3, #24
 8014a3a:	4619      	mov	r1, r3
 8014a3c:	68f8      	ldr	r0, [r7, #12]
 8014a3e:	f7fe fdec 	bl	801361a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8014a42:	687b      	ldr	r3, [r7, #4]
 8014a44:	2b00      	cmp	r3, #0
 8014a46:	d002      	beq.n	8014a4e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8014a48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014a4c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8014a4e:	6879      	ldr	r1, [r7, #4]
 8014a50:	68b8      	ldr	r0, [r7, #8]
 8014a52:	f000 facb 	bl	8014fec <prvAddCurrentTaskToDelayedList>
	}
 8014a56:	bf00      	nop
 8014a58:	3718      	adds	r7, #24
 8014a5a:	46bd      	mov	sp, r7
 8014a5c:	bd80      	pop	{r7, pc}
 8014a5e:	bf00      	nop
 8014a60:	24002480 	.word	0x24002480

08014a64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8014a64:	b580      	push	{r7, lr}
 8014a66:	b086      	sub	sp, #24
 8014a68:	af00      	add	r7, sp, #0
 8014a6a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	68db      	ldr	r3, [r3, #12]
 8014a70:	68db      	ldr	r3, [r3, #12]
 8014a72:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8014a74:	693b      	ldr	r3, [r7, #16]
 8014a76:	2b00      	cmp	r3, #0
 8014a78:	d10a      	bne.n	8014a90 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8014a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a7e:	f383 8811 	msr	BASEPRI, r3
 8014a82:	f3bf 8f6f 	isb	sy
 8014a86:	f3bf 8f4f 	dsb	sy
 8014a8a:	60fb      	str	r3, [r7, #12]
}
 8014a8c:	bf00      	nop
 8014a8e:	e7fe      	b.n	8014a8e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8014a90:	693b      	ldr	r3, [r7, #16]
 8014a92:	3318      	adds	r3, #24
 8014a94:	4618      	mov	r0, r3
 8014a96:	f7fe fe1d 	bl	80136d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014a9a:	4b1e      	ldr	r3, [pc, #120]	; (8014b14 <xTaskRemoveFromEventList+0xb0>)
 8014a9c:	681b      	ldr	r3, [r3, #0]
 8014a9e:	2b00      	cmp	r3, #0
 8014aa0:	d11d      	bne.n	8014ade <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014aa2:	693b      	ldr	r3, [r7, #16]
 8014aa4:	3304      	adds	r3, #4
 8014aa6:	4618      	mov	r0, r3
 8014aa8:	f7fe fe14 	bl	80136d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8014aac:	693b      	ldr	r3, [r7, #16]
 8014aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014ab0:	4b19      	ldr	r3, [pc, #100]	; (8014b18 <xTaskRemoveFromEventList+0xb4>)
 8014ab2:	681b      	ldr	r3, [r3, #0]
 8014ab4:	429a      	cmp	r2, r3
 8014ab6:	d903      	bls.n	8014ac0 <xTaskRemoveFromEventList+0x5c>
 8014ab8:	693b      	ldr	r3, [r7, #16]
 8014aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014abc:	4a16      	ldr	r2, [pc, #88]	; (8014b18 <xTaskRemoveFromEventList+0xb4>)
 8014abe:	6013      	str	r3, [r2, #0]
 8014ac0:	693b      	ldr	r3, [r7, #16]
 8014ac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014ac4:	4613      	mov	r3, r2
 8014ac6:	009b      	lsls	r3, r3, #2
 8014ac8:	4413      	add	r3, r2
 8014aca:	009b      	lsls	r3, r3, #2
 8014acc:	4a13      	ldr	r2, [pc, #76]	; (8014b1c <xTaskRemoveFromEventList+0xb8>)
 8014ace:	441a      	add	r2, r3
 8014ad0:	693b      	ldr	r3, [r7, #16]
 8014ad2:	3304      	adds	r3, #4
 8014ad4:	4619      	mov	r1, r3
 8014ad6:	4610      	mov	r0, r2
 8014ad8:	f7fe fd9f 	bl	801361a <vListInsertEnd>
 8014adc:	e005      	b.n	8014aea <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8014ade:	693b      	ldr	r3, [r7, #16]
 8014ae0:	3318      	adds	r3, #24
 8014ae2:	4619      	mov	r1, r3
 8014ae4:	480e      	ldr	r0, [pc, #56]	; (8014b20 <xTaskRemoveFromEventList+0xbc>)
 8014ae6:	f7fe fd98 	bl	801361a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014aea:	693b      	ldr	r3, [r7, #16]
 8014aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014aee:	4b0d      	ldr	r3, [pc, #52]	; (8014b24 <xTaskRemoveFromEventList+0xc0>)
 8014af0:	681b      	ldr	r3, [r3, #0]
 8014af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014af4:	429a      	cmp	r2, r3
 8014af6:	d905      	bls.n	8014b04 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8014af8:	2301      	movs	r3, #1
 8014afa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8014afc:	4b0a      	ldr	r3, [pc, #40]	; (8014b28 <xTaskRemoveFromEventList+0xc4>)
 8014afe:	2201      	movs	r2, #1
 8014b00:	601a      	str	r2, [r3, #0]
 8014b02:	e001      	b.n	8014b08 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8014b04:	2300      	movs	r3, #0
 8014b06:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8014b08:	697b      	ldr	r3, [r7, #20]
}
 8014b0a:	4618      	mov	r0, r3
 8014b0c:	3718      	adds	r7, #24
 8014b0e:	46bd      	mov	sp, r7
 8014b10:	bd80      	pop	{r7, pc}
 8014b12:	bf00      	nop
 8014b14:	2400297c 	.word	0x2400297c
 8014b18:	2400295c 	.word	0x2400295c
 8014b1c:	24002484 	.word	0x24002484
 8014b20:	24002914 	.word	0x24002914
 8014b24:	24002480 	.word	0x24002480
 8014b28:	24002968 	.word	0x24002968

08014b2c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8014b2c:	b580      	push	{r7, lr}
 8014b2e:	b086      	sub	sp, #24
 8014b30:	af00      	add	r7, sp, #0
 8014b32:	6078      	str	r0, [r7, #4]
 8014b34:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8014b36:	4b29      	ldr	r3, [pc, #164]	; (8014bdc <vTaskRemoveFromUnorderedEventList+0xb0>)
 8014b38:	681b      	ldr	r3, [r3, #0]
 8014b3a:	2b00      	cmp	r3, #0
 8014b3c:	d10a      	bne.n	8014b54 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8014b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b42:	f383 8811 	msr	BASEPRI, r3
 8014b46:	f3bf 8f6f 	isb	sy
 8014b4a:	f3bf 8f4f 	dsb	sy
 8014b4e:	613b      	str	r3, [r7, #16]
}
 8014b50:	bf00      	nop
 8014b52:	e7fe      	b.n	8014b52 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8014b54:	683b      	ldr	r3, [r7, #0]
 8014b56:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014b5e:	687b      	ldr	r3, [r7, #4]
 8014b60:	68db      	ldr	r3, [r3, #12]
 8014b62:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8014b64:	697b      	ldr	r3, [r7, #20]
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	d10a      	bne.n	8014b80 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8014b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b6e:	f383 8811 	msr	BASEPRI, r3
 8014b72:	f3bf 8f6f 	isb	sy
 8014b76:	f3bf 8f4f 	dsb	sy
 8014b7a:	60fb      	str	r3, [r7, #12]
}
 8014b7c:	bf00      	nop
 8014b7e:	e7fe      	b.n	8014b7e <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8014b80:	6878      	ldr	r0, [r7, #4]
 8014b82:	f7fe fda7 	bl	80136d4 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014b86:	697b      	ldr	r3, [r7, #20]
 8014b88:	3304      	adds	r3, #4
 8014b8a:	4618      	mov	r0, r3
 8014b8c:	f7fe fda2 	bl	80136d4 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8014b90:	697b      	ldr	r3, [r7, #20]
 8014b92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014b94:	4b12      	ldr	r3, [pc, #72]	; (8014be0 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8014b96:	681b      	ldr	r3, [r3, #0]
 8014b98:	429a      	cmp	r2, r3
 8014b9a:	d903      	bls.n	8014ba4 <vTaskRemoveFromUnorderedEventList+0x78>
 8014b9c:	697b      	ldr	r3, [r7, #20]
 8014b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014ba0:	4a0f      	ldr	r2, [pc, #60]	; (8014be0 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8014ba2:	6013      	str	r3, [r2, #0]
 8014ba4:	697b      	ldr	r3, [r7, #20]
 8014ba6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014ba8:	4613      	mov	r3, r2
 8014baa:	009b      	lsls	r3, r3, #2
 8014bac:	4413      	add	r3, r2
 8014bae:	009b      	lsls	r3, r3, #2
 8014bb0:	4a0c      	ldr	r2, [pc, #48]	; (8014be4 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8014bb2:	441a      	add	r2, r3
 8014bb4:	697b      	ldr	r3, [r7, #20]
 8014bb6:	3304      	adds	r3, #4
 8014bb8:	4619      	mov	r1, r3
 8014bba:	4610      	mov	r0, r2
 8014bbc:	f7fe fd2d 	bl	801361a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014bc0:	697b      	ldr	r3, [r7, #20]
 8014bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014bc4:	4b08      	ldr	r3, [pc, #32]	; (8014be8 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8014bc6:	681b      	ldr	r3, [r3, #0]
 8014bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014bca:	429a      	cmp	r2, r3
 8014bcc:	d902      	bls.n	8014bd4 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8014bce:	4b07      	ldr	r3, [pc, #28]	; (8014bec <vTaskRemoveFromUnorderedEventList+0xc0>)
 8014bd0:	2201      	movs	r2, #1
 8014bd2:	601a      	str	r2, [r3, #0]
	}
}
 8014bd4:	bf00      	nop
 8014bd6:	3718      	adds	r7, #24
 8014bd8:	46bd      	mov	sp, r7
 8014bda:	bd80      	pop	{r7, pc}
 8014bdc:	2400297c 	.word	0x2400297c
 8014be0:	2400295c 	.word	0x2400295c
 8014be4:	24002484 	.word	0x24002484
 8014be8:	24002480 	.word	0x24002480
 8014bec:	24002968 	.word	0x24002968

08014bf0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8014bf0:	b480      	push	{r7}
 8014bf2:	b083      	sub	sp, #12
 8014bf4:	af00      	add	r7, sp, #0
 8014bf6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8014bf8:	4b06      	ldr	r3, [pc, #24]	; (8014c14 <vTaskInternalSetTimeOutState+0x24>)
 8014bfa:	681a      	ldr	r2, [r3, #0]
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8014c00:	4b05      	ldr	r3, [pc, #20]	; (8014c18 <vTaskInternalSetTimeOutState+0x28>)
 8014c02:	681a      	ldr	r2, [r3, #0]
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	605a      	str	r2, [r3, #4]
}
 8014c08:	bf00      	nop
 8014c0a:	370c      	adds	r7, #12
 8014c0c:	46bd      	mov	sp, r7
 8014c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c12:	4770      	bx	lr
 8014c14:	2400296c 	.word	0x2400296c
 8014c18:	24002958 	.word	0x24002958

08014c1c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8014c1c:	b580      	push	{r7, lr}
 8014c1e:	b088      	sub	sp, #32
 8014c20:	af00      	add	r7, sp, #0
 8014c22:	6078      	str	r0, [r7, #4]
 8014c24:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	2b00      	cmp	r3, #0
 8014c2a:	d10a      	bne.n	8014c42 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8014c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c30:	f383 8811 	msr	BASEPRI, r3
 8014c34:	f3bf 8f6f 	isb	sy
 8014c38:	f3bf 8f4f 	dsb	sy
 8014c3c:	613b      	str	r3, [r7, #16]
}
 8014c3e:	bf00      	nop
 8014c40:	e7fe      	b.n	8014c40 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8014c42:	683b      	ldr	r3, [r7, #0]
 8014c44:	2b00      	cmp	r3, #0
 8014c46:	d10a      	bne.n	8014c5e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8014c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c4c:	f383 8811 	msr	BASEPRI, r3
 8014c50:	f3bf 8f6f 	isb	sy
 8014c54:	f3bf 8f4f 	dsb	sy
 8014c58:	60fb      	str	r3, [r7, #12]
}
 8014c5a:	bf00      	nop
 8014c5c:	e7fe      	b.n	8014c5c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8014c5e:	f000 feb1 	bl	80159c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8014c62:	4b1d      	ldr	r3, [pc, #116]	; (8014cd8 <xTaskCheckForTimeOut+0xbc>)
 8014c64:	681b      	ldr	r3, [r3, #0]
 8014c66:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8014c68:	687b      	ldr	r3, [r7, #4]
 8014c6a:	685b      	ldr	r3, [r3, #4]
 8014c6c:	69ba      	ldr	r2, [r7, #24]
 8014c6e:	1ad3      	subs	r3, r2, r3
 8014c70:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8014c72:	683b      	ldr	r3, [r7, #0]
 8014c74:	681b      	ldr	r3, [r3, #0]
 8014c76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014c7a:	d102      	bne.n	8014c82 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8014c7c:	2300      	movs	r3, #0
 8014c7e:	61fb      	str	r3, [r7, #28]
 8014c80:	e023      	b.n	8014cca <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	681a      	ldr	r2, [r3, #0]
 8014c86:	4b15      	ldr	r3, [pc, #84]	; (8014cdc <xTaskCheckForTimeOut+0xc0>)
 8014c88:	681b      	ldr	r3, [r3, #0]
 8014c8a:	429a      	cmp	r2, r3
 8014c8c:	d007      	beq.n	8014c9e <xTaskCheckForTimeOut+0x82>
 8014c8e:	687b      	ldr	r3, [r7, #4]
 8014c90:	685b      	ldr	r3, [r3, #4]
 8014c92:	69ba      	ldr	r2, [r7, #24]
 8014c94:	429a      	cmp	r2, r3
 8014c96:	d302      	bcc.n	8014c9e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8014c98:	2301      	movs	r3, #1
 8014c9a:	61fb      	str	r3, [r7, #28]
 8014c9c:	e015      	b.n	8014cca <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8014c9e:	683b      	ldr	r3, [r7, #0]
 8014ca0:	681b      	ldr	r3, [r3, #0]
 8014ca2:	697a      	ldr	r2, [r7, #20]
 8014ca4:	429a      	cmp	r2, r3
 8014ca6:	d20b      	bcs.n	8014cc0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8014ca8:	683b      	ldr	r3, [r7, #0]
 8014caa:	681a      	ldr	r2, [r3, #0]
 8014cac:	697b      	ldr	r3, [r7, #20]
 8014cae:	1ad2      	subs	r2, r2, r3
 8014cb0:	683b      	ldr	r3, [r7, #0]
 8014cb2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8014cb4:	6878      	ldr	r0, [r7, #4]
 8014cb6:	f7ff ff9b 	bl	8014bf0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8014cba:	2300      	movs	r3, #0
 8014cbc:	61fb      	str	r3, [r7, #28]
 8014cbe:	e004      	b.n	8014cca <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8014cc0:	683b      	ldr	r3, [r7, #0]
 8014cc2:	2200      	movs	r2, #0
 8014cc4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8014cc6:	2301      	movs	r3, #1
 8014cc8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8014cca:	f000 feab 	bl	8015a24 <vPortExitCritical>

	return xReturn;
 8014cce:	69fb      	ldr	r3, [r7, #28]
}
 8014cd0:	4618      	mov	r0, r3
 8014cd2:	3720      	adds	r7, #32
 8014cd4:	46bd      	mov	sp, r7
 8014cd6:	bd80      	pop	{r7, pc}
 8014cd8:	24002958 	.word	0x24002958
 8014cdc:	2400296c 	.word	0x2400296c

08014ce0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8014ce0:	b480      	push	{r7}
 8014ce2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8014ce4:	4b03      	ldr	r3, [pc, #12]	; (8014cf4 <vTaskMissedYield+0x14>)
 8014ce6:	2201      	movs	r2, #1
 8014ce8:	601a      	str	r2, [r3, #0]
}
 8014cea:	bf00      	nop
 8014cec:	46bd      	mov	sp, r7
 8014cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cf2:	4770      	bx	lr
 8014cf4:	24002968 	.word	0x24002968

08014cf8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8014cf8:	b580      	push	{r7, lr}
 8014cfa:	b082      	sub	sp, #8
 8014cfc:	af00      	add	r7, sp, #0
 8014cfe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8014d00:	f000 f852 	bl	8014da8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8014d04:	4b06      	ldr	r3, [pc, #24]	; (8014d20 <prvIdleTask+0x28>)
 8014d06:	681b      	ldr	r3, [r3, #0]
 8014d08:	2b01      	cmp	r3, #1
 8014d0a:	d9f9      	bls.n	8014d00 <prvIdleTask+0x8>
			{
				taskYIELD();
 8014d0c:	4b05      	ldr	r3, [pc, #20]	; (8014d24 <prvIdleTask+0x2c>)
 8014d0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014d12:	601a      	str	r2, [r3, #0]
 8014d14:	f3bf 8f4f 	dsb	sy
 8014d18:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8014d1c:	e7f0      	b.n	8014d00 <prvIdleTask+0x8>
 8014d1e:	bf00      	nop
 8014d20:	24002484 	.word	0x24002484
 8014d24:	e000ed04 	.word	0xe000ed04

08014d28 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8014d28:	b580      	push	{r7, lr}
 8014d2a:	b082      	sub	sp, #8
 8014d2c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014d2e:	2300      	movs	r3, #0
 8014d30:	607b      	str	r3, [r7, #4]
 8014d32:	e00c      	b.n	8014d4e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8014d34:	687a      	ldr	r2, [r7, #4]
 8014d36:	4613      	mov	r3, r2
 8014d38:	009b      	lsls	r3, r3, #2
 8014d3a:	4413      	add	r3, r2
 8014d3c:	009b      	lsls	r3, r3, #2
 8014d3e:	4a12      	ldr	r2, [pc, #72]	; (8014d88 <prvInitialiseTaskLists+0x60>)
 8014d40:	4413      	add	r3, r2
 8014d42:	4618      	mov	r0, r3
 8014d44:	f7fe fc3c 	bl	80135c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	3301      	adds	r3, #1
 8014d4c:	607b      	str	r3, [r7, #4]
 8014d4e:	687b      	ldr	r3, [r7, #4]
 8014d50:	2b37      	cmp	r3, #55	; 0x37
 8014d52:	d9ef      	bls.n	8014d34 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8014d54:	480d      	ldr	r0, [pc, #52]	; (8014d8c <prvInitialiseTaskLists+0x64>)
 8014d56:	f7fe fc33 	bl	80135c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8014d5a:	480d      	ldr	r0, [pc, #52]	; (8014d90 <prvInitialiseTaskLists+0x68>)
 8014d5c:	f7fe fc30 	bl	80135c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8014d60:	480c      	ldr	r0, [pc, #48]	; (8014d94 <prvInitialiseTaskLists+0x6c>)
 8014d62:	f7fe fc2d 	bl	80135c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8014d66:	480c      	ldr	r0, [pc, #48]	; (8014d98 <prvInitialiseTaskLists+0x70>)
 8014d68:	f7fe fc2a 	bl	80135c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014d6c:	480b      	ldr	r0, [pc, #44]	; (8014d9c <prvInitialiseTaskLists+0x74>)
 8014d6e:	f7fe fc27 	bl	80135c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8014d72:	4b0b      	ldr	r3, [pc, #44]	; (8014da0 <prvInitialiseTaskLists+0x78>)
 8014d74:	4a05      	ldr	r2, [pc, #20]	; (8014d8c <prvInitialiseTaskLists+0x64>)
 8014d76:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8014d78:	4b0a      	ldr	r3, [pc, #40]	; (8014da4 <prvInitialiseTaskLists+0x7c>)
 8014d7a:	4a05      	ldr	r2, [pc, #20]	; (8014d90 <prvInitialiseTaskLists+0x68>)
 8014d7c:	601a      	str	r2, [r3, #0]
}
 8014d7e:	bf00      	nop
 8014d80:	3708      	adds	r7, #8
 8014d82:	46bd      	mov	sp, r7
 8014d84:	bd80      	pop	{r7, pc}
 8014d86:	bf00      	nop
 8014d88:	24002484 	.word	0x24002484
 8014d8c:	240028e4 	.word	0x240028e4
 8014d90:	240028f8 	.word	0x240028f8
 8014d94:	24002914 	.word	0x24002914
 8014d98:	24002928 	.word	0x24002928
 8014d9c:	24002940 	.word	0x24002940
 8014da0:	2400290c 	.word	0x2400290c
 8014da4:	24002910 	.word	0x24002910

08014da8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8014da8:	b580      	push	{r7, lr}
 8014daa:	b082      	sub	sp, #8
 8014dac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014dae:	e019      	b.n	8014de4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014db0:	f000 fe08 	bl	80159c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014db4:	4b10      	ldr	r3, [pc, #64]	; (8014df8 <prvCheckTasksWaitingTermination+0x50>)
 8014db6:	68db      	ldr	r3, [r3, #12]
 8014db8:	68db      	ldr	r3, [r3, #12]
 8014dba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014dbc:	687b      	ldr	r3, [r7, #4]
 8014dbe:	3304      	adds	r3, #4
 8014dc0:	4618      	mov	r0, r3
 8014dc2:	f7fe fc87 	bl	80136d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8014dc6:	4b0d      	ldr	r3, [pc, #52]	; (8014dfc <prvCheckTasksWaitingTermination+0x54>)
 8014dc8:	681b      	ldr	r3, [r3, #0]
 8014dca:	3b01      	subs	r3, #1
 8014dcc:	4a0b      	ldr	r2, [pc, #44]	; (8014dfc <prvCheckTasksWaitingTermination+0x54>)
 8014dce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014dd0:	4b0b      	ldr	r3, [pc, #44]	; (8014e00 <prvCheckTasksWaitingTermination+0x58>)
 8014dd2:	681b      	ldr	r3, [r3, #0]
 8014dd4:	3b01      	subs	r3, #1
 8014dd6:	4a0a      	ldr	r2, [pc, #40]	; (8014e00 <prvCheckTasksWaitingTermination+0x58>)
 8014dd8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8014dda:	f000 fe23 	bl	8015a24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8014dde:	6878      	ldr	r0, [r7, #4]
 8014de0:	f000 f810 	bl	8014e04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014de4:	4b06      	ldr	r3, [pc, #24]	; (8014e00 <prvCheckTasksWaitingTermination+0x58>)
 8014de6:	681b      	ldr	r3, [r3, #0]
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	d1e1      	bne.n	8014db0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8014dec:	bf00      	nop
 8014dee:	bf00      	nop
 8014df0:	3708      	adds	r7, #8
 8014df2:	46bd      	mov	sp, r7
 8014df4:	bd80      	pop	{r7, pc}
 8014df6:	bf00      	nop
 8014df8:	24002928 	.word	0x24002928
 8014dfc:	24002954 	.word	0x24002954
 8014e00:	2400293c 	.word	0x2400293c

08014e04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8014e04:	b580      	push	{r7, lr}
 8014e06:	b084      	sub	sp, #16
 8014e08:	af00      	add	r7, sp, #0
 8014e0a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8014e0c:	687b      	ldr	r3, [r7, #4]
 8014e0e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014e12:	2b00      	cmp	r3, #0
 8014e14:	d108      	bne.n	8014e28 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8014e16:	687b      	ldr	r3, [r7, #4]
 8014e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014e1a:	4618      	mov	r0, r3
 8014e1c:	f000 ffc0 	bl	8015da0 <vPortFree>
				vPortFree( pxTCB );
 8014e20:	6878      	ldr	r0, [r7, #4]
 8014e22:	f000 ffbd 	bl	8015da0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8014e26:	e018      	b.n	8014e5a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014e2e:	2b01      	cmp	r3, #1
 8014e30:	d103      	bne.n	8014e3a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8014e32:	6878      	ldr	r0, [r7, #4]
 8014e34:	f000 ffb4 	bl	8015da0 <vPortFree>
	}
 8014e38:	e00f      	b.n	8014e5a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8014e3a:	687b      	ldr	r3, [r7, #4]
 8014e3c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014e40:	2b02      	cmp	r3, #2
 8014e42:	d00a      	beq.n	8014e5a <prvDeleteTCB+0x56>
	__asm volatile
 8014e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e48:	f383 8811 	msr	BASEPRI, r3
 8014e4c:	f3bf 8f6f 	isb	sy
 8014e50:	f3bf 8f4f 	dsb	sy
 8014e54:	60fb      	str	r3, [r7, #12]
}
 8014e56:	bf00      	nop
 8014e58:	e7fe      	b.n	8014e58 <prvDeleteTCB+0x54>
	}
 8014e5a:	bf00      	nop
 8014e5c:	3710      	adds	r7, #16
 8014e5e:	46bd      	mov	sp, r7
 8014e60:	bd80      	pop	{r7, pc}
	...

08014e64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8014e64:	b480      	push	{r7}
 8014e66:	b083      	sub	sp, #12
 8014e68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014e6a:	4b0c      	ldr	r3, [pc, #48]	; (8014e9c <prvResetNextTaskUnblockTime+0x38>)
 8014e6c:	681b      	ldr	r3, [r3, #0]
 8014e6e:	681b      	ldr	r3, [r3, #0]
 8014e70:	2b00      	cmp	r3, #0
 8014e72:	d104      	bne.n	8014e7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8014e74:	4b0a      	ldr	r3, [pc, #40]	; (8014ea0 <prvResetNextTaskUnblockTime+0x3c>)
 8014e76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014e7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8014e7c:	e008      	b.n	8014e90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014e7e:	4b07      	ldr	r3, [pc, #28]	; (8014e9c <prvResetNextTaskUnblockTime+0x38>)
 8014e80:	681b      	ldr	r3, [r3, #0]
 8014e82:	68db      	ldr	r3, [r3, #12]
 8014e84:	68db      	ldr	r3, [r3, #12]
 8014e86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8014e88:	687b      	ldr	r3, [r7, #4]
 8014e8a:	685b      	ldr	r3, [r3, #4]
 8014e8c:	4a04      	ldr	r2, [pc, #16]	; (8014ea0 <prvResetNextTaskUnblockTime+0x3c>)
 8014e8e:	6013      	str	r3, [r2, #0]
}
 8014e90:	bf00      	nop
 8014e92:	370c      	adds	r7, #12
 8014e94:	46bd      	mov	sp, r7
 8014e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e9a:	4770      	bx	lr
 8014e9c:	2400290c 	.word	0x2400290c
 8014ea0:	24002974 	.word	0x24002974

08014ea4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8014ea4:	b480      	push	{r7}
 8014ea6:	b083      	sub	sp, #12
 8014ea8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8014eaa:	4b0b      	ldr	r3, [pc, #44]	; (8014ed8 <xTaskGetSchedulerState+0x34>)
 8014eac:	681b      	ldr	r3, [r3, #0]
 8014eae:	2b00      	cmp	r3, #0
 8014eb0:	d102      	bne.n	8014eb8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8014eb2:	2301      	movs	r3, #1
 8014eb4:	607b      	str	r3, [r7, #4]
 8014eb6:	e008      	b.n	8014eca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014eb8:	4b08      	ldr	r3, [pc, #32]	; (8014edc <xTaskGetSchedulerState+0x38>)
 8014eba:	681b      	ldr	r3, [r3, #0]
 8014ebc:	2b00      	cmp	r3, #0
 8014ebe:	d102      	bne.n	8014ec6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014ec0:	2302      	movs	r3, #2
 8014ec2:	607b      	str	r3, [r7, #4]
 8014ec4:	e001      	b.n	8014eca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8014ec6:	2300      	movs	r3, #0
 8014ec8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8014eca:	687b      	ldr	r3, [r7, #4]
	}
 8014ecc:	4618      	mov	r0, r3
 8014ece:	370c      	adds	r7, #12
 8014ed0:	46bd      	mov	sp, r7
 8014ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ed6:	4770      	bx	lr
 8014ed8:	24002960 	.word	0x24002960
 8014edc:	2400297c 	.word	0x2400297c

08014ee0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8014ee0:	b580      	push	{r7, lr}
 8014ee2:	b086      	sub	sp, #24
 8014ee4:	af00      	add	r7, sp, #0
 8014ee6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8014eec:	2300      	movs	r3, #0
 8014eee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	2b00      	cmp	r3, #0
 8014ef4:	d056      	beq.n	8014fa4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8014ef6:	4b2e      	ldr	r3, [pc, #184]	; (8014fb0 <xTaskPriorityDisinherit+0xd0>)
 8014ef8:	681b      	ldr	r3, [r3, #0]
 8014efa:	693a      	ldr	r2, [r7, #16]
 8014efc:	429a      	cmp	r2, r3
 8014efe:	d00a      	beq.n	8014f16 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8014f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f04:	f383 8811 	msr	BASEPRI, r3
 8014f08:	f3bf 8f6f 	isb	sy
 8014f0c:	f3bf 8f4f 	dsb	sy
 8014f10:	60fb      	str	r3, [r7, #12]
}
 8014f12:	bf00      	nop
 8014f14:	e7fe      	b.n	8014f14 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8014f16:	693b      	ldr	r3, [r7, #16]
 8014f18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	d10a      	bne.n	8014f34 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8014f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f22:	f383 8811 	msr	BASEPRI, r3
 8014f26:	f3bf 8f6f 	isb	sy
 8014f2a:	f3bf 8f4f 	dsb	sy
 8014f2e:	60bb      	str	r3, [r7, #8]
}
 8014f30:	bf00      	nop
 8014f32:	e7fe      	b.n	8014f32 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8014f34:	693b      	ldr	r3, [r7, #16]
 8014f36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014f38:	1e5a      	subs	r2, r3, #1
 8014f3a:	693b      	ldr	r3, [r7, #16]
 8014f3c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8014f3e:	693b      	ldr	r3, [r7, #16]
 8014f40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014f42:	693b      	ldr	r3, [r7, #16]
 8014f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014f46:	429a      	cmp	r2, r3
 8014f48:	d02c      	beq.n	8014fa4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8014f4a:	693b      	ldr	r3, [r7, #16]
 8014f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014f4e:	2b00      	cmp	r3, #0
 8014f50:	d128      	bne.n	8014fa4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014f52:	693b      	ldr	r3, [r7, #16]
 8014f54:	3304      	adds	r3, #4
 8014f56:	4618      	mov	r0, r3
 8014f58:	f7fe fbbc 	bl	80136d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8014f5c:	693b      	ldr	r3, [r7, #16]
 8014f5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014f60:	693b      	ldr	r3, [r7, #16]
 8014f62:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014f64:	693b      	ldr	r3, [r7, #16]
 8014f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014f68:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8014f6c:	693b      	ldr	r3, [r7, #16]
 8014f6e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8014f70:	693b      	ldr	r3, [r7, #16]
 8014f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014f74:	4b0f      	ldr	r3, [pc, #60]	; (8014fb4 <xTaskPriorityDisinherit+0xd4>)
 8014f76:	681b      	ldr	r3, [r3, #0]
 8014f78:	429a      	cmp	r2, r3
 8014f7a:	d903      	bls.n	8014f84 <xTaskPriorityDisinherit+0xa4>
 8014f7c:	693b      	ldr	r3, [r7, #16]
 8014f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014f80:	4a0c      	ldr	r2, [pc, #48]	; (8014fb4 <xTaskPriorityDisinherit+0xd4>)
 8014f82:	6013      	str	r3, [r2, #0]
 8014f84:	693b      	ldr	r3, [r7, #16]
 8014f86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014f88:	4613      	mov	r3, r2
 8014f8a:	009b      	lsls	r3, r3, #2
 8014f8c:	4413      	add	r3, r2
 8014f8e:	009b      	lsls	r3, r3, #2
 8014f90:	4a09      	ldr	r2, [pc, #36]	; (8014fb8 <xTaskPriorityDisinherit+0xd8>)
 8014f92:	441a      	add	r2, r3
 8014f94:	693b      	ldr	r3, [r7, #16]
 8014f96:	3304      	adds	r3, #4
 8014f98:	4619      	mov	r1, r3
 8014f9a:	4610      	mov	r0, r2
 8014f9c:	f7fe fb3d 	bl	801361a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8014fa0:	2301      	movs	r3, #1
 8014fa2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014fa4:	697b      	ldr	r3, [r7, #20]
	}
 8014fa6:	4618      	mov	r0, r3
 8014fa8:	3718      	adds	r7, #24
 8014faa:	46bd      	mov	sp, r7
 8014fac:	bd80      	pop	{r7, pc}
 8014fae:	bf00      	nop
 8014fb0:	24002480 	.word	0x24002480
 8014fb4:	2400295c 	.word	0x2400295c
 8014fb8:	24002484 	.word	0x24002484

08014fbc <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8014fbc:	b480      	push	{r7}
 8014fbe:	b083      	sub	sp, #12
 8014fc0:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8014fc2:	4b09      	ldr	r3, [pc, #36]	; (8014fe8 <uxTaskResetEventItemValue+0x2c>)
 8014fc4:	681b      	ldr	r3, [r3, #0]
 8014fc6:	699b      	ldr	r3, [r3, #24]
 8014fc8:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014fca:	4b07      	ldr	r3, [pc, #28]	; (8014fe8 <uxTaskResetEventItemValue+0x2c>)
 8014fcc:	681b      	ldr	r3, [r3, #0]
 8014fce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014fd0:	4b05      	ldr	r3, [pc, #20]	; (8014fe8 <uxTaskResetEventItemValue+0x2c>)
 8014fd2:	681b      	ldr	r3, [r3, #0]
 8014fd4:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8014fd8:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8014fda:	687b      	ldr	r3, [r7, #4]
}
 8014fdc:	4618      	mov	r0, r3
 8014fde:	370c      	adds	r7, #12
 8014fe0:	46bd      	mov	sp, r7
 8014fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fe6:	4770      	bx	lr
 8014fe8:	24002480 	.word	0x24002480

08014fec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8014fec:	b580      	push	{r7, lr}
 8014fee:	b084      	sub	sp, #16
 8014ff0:	af00      	add	r7, sp, #0
 8014ff2:	6078      	str	r0, [r7, #4]
 8014ff4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8014ff6:	4b21      	ldr	r3, [pc, #132]	; (801507c <prvAddCurrentTaskToDelayedList+0x90>)
 8014ff8:	681b      	ldr	r3, [r3, #0]
 8014ffa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014ffc:	4b20      	ldr	r3, [pc, #128]	; (8015080 <prvAddCurrentTaskToDelayedList+0x94>)
 8014ffe:	681b      	ldr	r3, [r3, #0]
 8015000:	3304      	adds	r3, #4
 8015002:	4618      	mov	r0, r3
 8015004:	f7fe fb66 	bl	80136d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801500e:	d10a      	bne.n	8015026 <prvAddCurrentTaskToDelayedList+0x3a>
 8015010:	683b      	ldr	r3, [r7, #0]
 8015012:	2b00      	cmp	r3, #0
 8015014:	d007      	beq.n	8015026 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015016:	4b1a      	ldr	r3, [pc, #104]	; (8015080 <prvAddCurrentTaskToDelayedList+0x94>)
 8015018:	681b      	ldr	r3, [r3, #0]
 801501a:	3304      	adds	r3, #4
 801501c:	4619      	mov	r1, r3
 801501e:	4819      	ldr	r0, [pc, #100]	; (8015084 <prvAddCurrentTaskToDelayedList+0x98>)
 8015020:	f7fe fafb 	bl	801361a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8015024:	e026      	b.n	8015074 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8015026:	68fa      	ldr	r2, [r7, #12]
 8015028:	687b      	ldr	r3, [r7, #4]
 801502a:	4413      	add	r3, r2
 801502c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801502e:	4b14      	ldr	r3, [pc, #80]	; (8015080 <prvAddCurrentTaskToDelayedList+0x94>)
 8015030:	681b      	ldr	r3, [r3, #0]
 8015032:	68ba      	ldr	r2, [r7, #8]
 8015034:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8015036:	68ba      	ldr	r2, [r7, #8]
 8015038:	68fb      	ldr	r3, [r7, #12]
 801503a:	429a      	cmp	r2, r3
 801503c:	d209      	bcs.n	8015052 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801503e:	4b12      	ldr	r3, [pc, #72]	; (8015088 <prvAddCurrentTaskToDelayedList+0x9c>)
 8015040:	681a      	ldr	r2, [r3, #0]
 8015042:	4b0f      	ldr	r3, [pc, #60]	; (8015080 <prvAddCurrentTaskToDelayedList+0x94>)
 8015044:	681b      	ldr	r3, [r3, #0]
 8015046:	3304      	adds	r3, #4
 8015048:	4619      	mov	r1, r3
 801504a:	4610      	mov	r0, r2
 801504c:	f7fe fb09 	bl	8013662 <vListInsert>
}
 8015050:	e010      	b.n	8015074 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015052:	4b0e      	ldr	r3, [pc, #56]	; (801508c <prvAddCurrentTaskToDelayedList+0xa0>)
 8015054:	681a      	ldr	r2, [r3, #0]
 8015056:	4b0a      	ldr	r3, [pc, #40]	; (8015080 <prvAddCurrentTaskToDelayedList+0x94>)
 8015058:	681b      	ldr	r3, [r3, #0]
 801505a:	3304      	adds	r3, #4
 801505c:	4619      	mov	r1, r3
 801505e:	4610      	mov	r0, r2
 8015060:	f7fe faff 	bl	8013662 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8015064:	4b0a      	ldr	r3, [pc, #40]	; (8015090 <prvAddCurrentTaskToDelayedList+0xa4>)
 8015066:	681b      	ldr	r3, [r3, #0]
 8015068:	68ba      	ldr	r2, [r7, #8]
 801506a:	429a      	cmp	r2, r3
 801506c:	d202      	bcs.n	8015074 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801506e:	4a08      	ldr	r2, [pc, #32]	; (8015090 <prvAddCurrentTaskToDelayedList+0xa4>)
 8015070:	68bb      	ldr	r3, [r7, #8]
 8015072:	6013      	str	r3, [r2, #0]
}
 8015074:	bf00      	nop
 8015076:	3710      	adds	r7, #16
 8015078:	46bd      	mov	sp, r7
 801507a:	bd80      	pop	{r7, pc}
 801507c:	24002958 	.word	0x24002958
 8015080:	24002480 	.word	0x24002480
 8015084:	24002940 	.word	0x24002940
 8015088:	24002910 	.word	0x24002910
 801508c:	2400290c 	.word	0x2400290c
 8015090:	24002974 	.word	0x24002974

08015094 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8015094:	b580      	push	{r7, lr}
 8015096:	b08a      	sub	sp, #40	; 0x28
 8015098:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801509a:	2300      	movs	r3, #0
 801509c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801509e:	f000 fb07 	bl	80156b0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80150a2:	4b1c      	ldr	r3, [pc, #112]	; (8015114 <xTimerCreateTimerTask+0x80>)
 80150a4:	681b      	ldr	r3, [r3, #0]
 80150a6:	2b00      	cmp	r3, #0
 80150a8:	d021      	beq.n	80150ee <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80150aa:	2300      	movs	r3, #0
 80150ac:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80150ae:	2300      	movs	r3, #0
 80150b0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80150b2:	1d3a      	adds	r2, r7, #4
 80150b4:	f107 0108 	add.w	r1, r7, #8
 80150b8:	f107 030c 	add.w	r3, r7, #12
 80150bc:	4618      	mov	r0, r3
 80150be:	f7fd fff9 	bl	80130b4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80150c2:	6879      	ldr	r1, [r7, #4]
 80150c4:	68bb      	ldr	r3, [r7, #8]
 80150c6:	68fa      	ldr	r2, [r7, #12]
 80150c8:	9202      	str	r2, [sp, #8]
 80150ca:	9301      	str	r3, [sp, #4]
 80150cc:	2302      	movs	r3, #2
 80150ce:	9300      	str	r3, [sp, #0]
 80150d0:	2300      	movs	r3, #0
 80150d2:	460a      	mov	r2, r1
 80150d4:	4910      	ldr	r1, [pc, #64]	; (8015118 <xTimerCreateTimerTask+0x84>)
 80150d6:	4811      	ldr	r0, [pc, #68]	; (801511c <xTimerCreateTimerTask+0x88>)
 80150d8:	f7ff f812 	bl	8014100 <xTaskCreateStatic>
 80150dc:	4603      	mov	r3, r0
 80150de:	4a10      	ldr	r2, [pc, #64]	; (8015120 <xTimerCreateTimerTask+0x8c>)
 80150e0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80150e2:	4b0f      	ldr	r3, [pc, #60]	; (8015120 <xTimerCreateTimerTask+0x8c>)
 80150e4:	681b      	ldr	r3, [r3, #0]
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	d001      	beq.n	80150ee <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80150ea:	2301      	movs	r3, #1
 80150ec:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80150ee:	697b      	ldr	r3, [r7, #20]
 80150f0:	2b00      	cmp	r3, #0
 80150f2:	d10a      	bne.n	801510a <xTimerCreateTimerTask+0x76>
	__asm volatile
 80150f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80150f8:	f383 8811 	msr	BASEPRI, r3
 80150fc:	f3bf 8f6f 	isb	sy
 8015100:	f3bf 8f4f 	dsb	sy
 8015104:	613b      	str	r3, [r7, #16]
}
 8015106:	bf00      	nop
 8015108:	e7fe      	b.n	8015108 <xTimerCreateTimerTask+0x74>
	return xReturn;
 801510a:	697b      	ldr	r3, [r7, #20]
}
 801510c:	4618      	mov	r0, r3
 801510e:	3718      	adds	r7, #24
 8015110:	46bd      	mov	sp, r7
 8015112:	bd80      	pop	{r7, pc}
 8015114:	240029b0 	.word	0x240029b0
 8015118:	08016cc8 	.word	0x08016cc8
 801511c:	08015259 	.word	0x08015259
 8015120:	240029b4 	.word	0x240029b4

08015124 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8015124:	b580      	push	{r7, lr}
 8015126:	b08a      	sub	sp, #40	; 0x28
 8015128:	af00      	add	r7, sp, #0
 801512a:	60f8      	str	r0, [r7, #12]
 801512c:	60b9      	str	r1, [r7, #8]
 801512e:	607a      	str	r2, [r7, #4]
 8015130:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8015132:	2300      	movs	r3, #0
 8015134:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8015136:	68fb      	ldr	r3, [r7, #12]
 8015138:	2b00      	cmp	r3, #0
 801513a:	d10a      	bne.n	8015152 <xTimerGenericCommand+0x2e>
	__asm volatile
 801513c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015140:	f383 8811 	msr	BASEPRI, r3
 8015144:	f3bf 8f6f 	isb	sy
 8015148:	f3bf 8f4f 	dsb	sy
 801514c:	623b      	str	r3, [r7, #32]
}
 801514e:	bf00      	nop
 8015150:	e7fe      	b.n	8015150 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8015152:	4b1a      	ldr	r3, [pc, #104]	; (80151bc <xTimerGenericCommand+0x98>)
 8015154:	681b      	ldr	r3, [r3, #0]
 8015156:	2b00      	cmp	r3, #0
 8015158:	d02a      	beq.n	80151b0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801515a:	68bb      	ldr	r3, [r7, #8]
 801515c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801515e:	687b      	ldr	r3, [r7, #4]
 8015160:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8015162:	68fb      	ldr	r3, [r7, #12]
 8015164:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8015166:	68bb      	ldr	r3, [r7, #8]
 8015168:	2b05      	cmp	r3, #5
 801516a:	dc18      	bgt.n	801519e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801516c:	f7ff fe9a 	bl	8014ea4 <xTaskGetSchedulerState>
 8015170:	4603      	mov	r3, r0
 8015172:	2b02      	cmp	r3, #2
 8015174:	d109      	bne.n	801518a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8015176:	4b11      	ldr	r3, [pc, #68]	; (80151bc <xTimerGenericCommand+0x98>)
 8015178:	6818      	ldr	r0, [r3, #0]
 801517a:	f107 0110 	add.w	r1, r7, #16
 801517e:	2300      	movs	r3, #0
 8015180:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015182:	f7fe fbd5 	bl	8013930 <xQueueGenericSend>
 8015186:	6278      	str	r0, [r7, #36]	; 0x24
 8015188:	e012      	b.n	80151b0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801518a:	4b0c      	ldr	r3, [pc, #48]	; (80151bc <xTimerGenericCommand+0x98>)
 801518c:	6818      	ldr	r0, [r3, #0]
 801518e:	f107 0110 	add.w	r1, r7, #16
 8015192:	2300      	movs	r3, #0
 8015194:	2200      	movs	r2, #0
 8015196:	f7fe fbcb 	bl	8013930 <xQueueGenericSend>
 801519a:	6278      	str	r0, [r7, #36]	; 0x24
 801519c:	e008      	b.n	80151b0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801519e:	4b07      	ldr	r3, [pc, #28]	; (80151bc <xTimerGenericCommand+0x98>)
 80151a0:	6818      	ldr	r0, [r3, #0]
 80151a2:	f107 0110 	add.w	r1, r7, #16
 80151a6:	2300      	movs	r3, #0
 80151a8:	683a      	ldr	r2, [r7, #0]
 80151aa:	f7fe fcbf 	bl	8013b2c <xQueueGenericSendFromISR>
 80151ae:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80151b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80151b2:	4618      	mov	r0, r3
 80151b4:	3728      	adds	r7, #40	; 0x28
 80151b6:	46bd      	mov	sp, r7
 80151b8:	bd80      	pop	{r7, pc}
 80151ba:	bf00      	nop
 80151bc:	240029b0 	.word	0x240029b0

080151c0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80151c0:	b580      	push	{r7, lr}
 80151c2:	b088      	sub	sp, #32
 80151c4:	af02      	add	r7, sp, #8
 80151c6:	6078      	str	r0, [r7, #4]
 80151c8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80151ca:	4b22      	ldr	r3, [pc, #136]	; (8015254 <prvProcessExpiredTimer+0x94>)
 80151cc:	681b      	ldr	r3, [r3, #0]
 80151ce:	68db      	ldr	r3, [r3, #12]
 80151d0:	68db      	ldr	r3, [r3, #12]
 80151d2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80151d4:	697b      	ldr	r3, [r7, #20]
 80151d6:	3304      	adds	r3, #4
 80151d8:	4618      	mov	r0, r3
 80151da:	f7fe fa7b 	bl	80136d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80151de:	697b      	ldr	r3, [r7, #20]
 80151e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80151e4:	f003 0304 	and.w	r3, r3, #4
 80151e8:	2b00      	cmp	r3, #0
 80151ea:	d022      	beq.n	8015232 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80151ec:	697b      	ldr	r3, [r7, #20]
 80151ee:	699a      	ldr	r2, [r3, #24]
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	18d1      	adds	r1, r2, r3
 80151f4:	687b      	ldr	r3, [r7, #4]
 80151f6:	683a      	ldr	r2, [r7, #0]
 80151f8:	6978      	ldr	r0, [r7, #20]
 80151fa:	f000 f8d1 	bl	80153a0 <prvInsertTimerInActiveList>
 80151fe:	4603      	mov	r3, r0
 8015200:	2b00      	cmp	r3, #0
 8015202:	d01f      	beq.n	8015244 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015204:	2300      	movs	r3, #0
 8015206:	9300      	str	r3, [sp, #0]
 8015208:	2300      	movs	r3, #0
 801520a:	687a      	ldr	r2, [r7, #4]
 801520c:	2100      	movs	r1, #0
 801520e:	6978      	ldr	r0, [r7, #20]
 8015210:	f7ff ff88 	bl	8015124 <xTimerGenericCommand>
 8015214:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8015216:	693b      	ldr	r3, [r7, #16]
 8015218:	2b00      	cmp	r3, #0
 801521a:	d113      	bne.n	8015244 <prvProcessExpiredTimer+0x84>
	__asm volatile
 801521c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015220:	f383 8811 	msr	BASEPRI, r3
 8015224:	f3bf 8f6f 	isb	sy
 8015228:	f3bf 8f4f 	dsb	sy
 801522c:	60fb      	str	r3, [r7, #12]
}
 801522e:	bf00      	nop
 8015230:	e7fe      	b.n	8015230 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015232:	697b      	ldr	r3, [r7, #20]
 8015234:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015238:	f023 0301 	bic.w	r3, r3, #1
 801523c:	b2da      	uxtb	r2, r3
 801523e:	697b      	ldr	r3, [r7, #20]
 8015240:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015244:	697b      	ldr	r3, [r7, #20]
 8015246:	6a1b      	ldr	r3, [r3, #32]
 8015248:	6978      	ldr	r0, [r7, #20]
 801524a:	4798      	blx	r3
}
 801524c:	bf00      	nop
 801524e:	3718      	adds	r7, #24
 8015250:	46bd      	mov	sp, r7
 8015252:	bd80      	pop	{r7, pc}
 8015254:	240029a8 	.word	0x240029a8

08015258 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8015258:	b580      	push	{r7, lr}
 801525a:	b084      	sub	sp, #16
 801525c:	af00      	add	r7, sp, #0
 801525e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015260:	f107 0308 	add.w	r3, r7, #8
 8015264:	4618      	mov	r0, r3
 8015266:	f000 f857 	bl	8015318 <prvGetNextExpireTime>
 801526a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801526c:	68bb      	ldr	r3, [r7, #8]
 801526e:	4619      	mov	r1, r3
 8015270:	68f8      	ldr	r0, [r7, #12]
 8015272:	f000 f803 	bl	801527c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8015276:	f000 f8d5 	bl	8015424 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801527a:	e7f1      	b.n	8015260 <prvTimerTask+0x8>

0801527c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801527c:	b580      	push	{r7, lr}
 801527e:	b084      	sub	sp, #16
 8015280:	af00      	add	r7, sp, #0
 8015282:	6078      	str	r0, [r7, #4]
 8015284:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8015286:	f7ff f977 	bl	8014578 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801528a:	f107 0308 	add.w	r3, r7, #8
 801528e:	4618      	mov	r0, r3
 8015290:	f000 f866 	bl	8015360 <prvSampleTimeNow>
 8015294:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8015296:	68bb      	ldr	r3, [r7, #8]
 8015298:	2b00      	cmp	r3, #0
 801529a:	d130      	bne.n	80152fe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801529c:	683b      	ldr	r3, [r7, #0]
 801529e:	2b00      	cmp	r3, #0
 80152a0:	d10a      	bne.n	80152b8 <prvProcessTimerOrBlockTask+0x3c>
 80152a2:	687a      	ldr	r2, [r7, #4]
 80152a4:	68fb      	ldr	r3, [r7, #12]
 80152a6:	429a      	cmp	r2, r3
 80152a8:	d806      	bhi.n	80152b8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80152aa:	f7ff f973 	bl	8014594 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80152ae:	68f9      	ldr	r1, [r7, #12]
 80152b0:	6878      	ldr	r0, [r7, #4]
 80152b2:	f7ff ff85 	bl	80151c0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80152b6:	e024      	b.n	8015302 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80152b8:	683b      	ldr	r3, [r7, #0]
 80152ba:	2b00      	cmp	r3, #0
 80152bc:	d008      	beq.n	80152d0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80152be:	4b13      	ldr	r3, [pc, #76]	; (801530c <prvProcessTimerOrBlockTask+0x90>)
 80152c0:	681b      	ldr	r3, [r3, #0]
 80152c2:	681b      	ldr	r3, [r3, #0]
 80152c4:	2b00      	cmp	r3, #0
 80152c6:	d101      	bne.n	80152cc <prvProcessTimerOrBlockTask+0x50>
 80152c8:	2301      	movs	r3, #1
 80152ca:	e000      	b.n	80152ce <prvProcessTimerOrBlockTask+0x52>
 80152cc:	2300      	movs	r3, #0
 80152ce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80152d0:	4b0f      	ldr	r3, [pc, #60]	; (8015310 <prvProcessTimerOrBlockTask+0x94>)
 80152d2:	6818      	ldr	r0, [r3, #0]
 80152d4:	687a      	ldr	r2, [r7, #4]
 80152d6:	68fb      	ldr	r3, [r7, #12]
 80152d8:	1ad3      	subs	r3, r2, r3
 80152da:	683a      	ldr	r2, [r7, #0]
 80152dc:	4619      	mov	r1, r3
 80152de:	f7fe fedb 	bl	8014098 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80152e2:	f7ff f957 	bl	8014594 <xTaskResumeAll>
 80152e6:	4603      	mov	r3, r0
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d10a      	bne.n	8015302 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80152ec:	4b09      	ldr	r3, [pc, #36]	; (8015314 <prvProcessTimerOrBlockTask+0x98>)
 80152ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80152f2:	601a      	str	r2, [r3, #0]
 80152f4:	f3bf 8f4f 	dsb	sy
 80152f8:	f3bf 8f6f 	isb	sy
}
 80152fc:	e001      	b.n	8015302 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80152fe:	f7ff f949 	bl	8014594 <xTaskResumeAll>
}
 8015302:	bf00      	nop
 8015304:	3710      	adds	r7, #16
 8015306:	46bd      	mov	sp, r7
 8015308:	bd80      	pop	{r7, pc}
 801530a:	bf00      	nop
 801530c:	240029ac 	.word	0x240029ac
 8015310:	240029b0 	.word	0x240029b0
 8015314:	e000ed04 	.word	0xe000ed04

08015318 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8015318:	b480      	push	{r7}
 801531a:	b085      	sub	sp, #20
 801531c:	af00      	add	r7, sp, #0
 801531e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8015320:	4b0e      	ldr	r3, [pc, #56]	; (801535c <prvGetNextExpireTime+0x44>)
 8015322:	681b      	ldr	r3, [r3, #0]
 8015324:	681b      	ldr	r3, [r3, #0]
 8015326:	2b00      	cmp	r3, #0
 8015328:	d101      	bne.n	801532e <prvGetNextExpireTime+0x16>
 801532a:	2201      	movs	r2, #1
 801532c:	e000      	b.n	8015330 <prvGetNextExpireTime+0x18>
 801532e:	2200      	movs	r2, #0
 8015330:	687b      	ldr	r3, [r7, #4]
 8015332:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	681b      	ldr	r3, [r3, #0]
 8015338:	2b00      	cmp	r3, #0
 801533a:	d105      	bne.n	8015348 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801533c:	4b07      	ldr	r3, [pc, #28]	; (801535c <prvGetNextExpireTime+0x44>)
 801533e:	681b      	ldr	r3, [r3, #0]
 8015340:	68db      	ldr	r3, [r3, #12]
 8015342:	681b      	ldr	r3, [r3, #0]
 8015344:	60fb      	str	r3, [r7, #12]
 8015346:	e001      	b.n	801534c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8015348:	2300      	movs	r3, #0
 801534a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801534c:	68fb      	ldr	r3, [r7, #12]
}
 801534e:	4618      	mov	r0, r3
 8015350:	3714      	adds	r7, #20
 8015352:	46bd      	mov	sp, r7
 8015354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015358:	4770      	bx	lr
 801535a:	bf00      	nop
 801535c:	240029a8 	.word	0x240029a8

08015360 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8015360:	b580      	push	{r7, lr}
 8015362:	b084      	sub	sp, #16
 8015364:	af00      	add	r7, sp, #0
 8015366:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8015368:	f7ff f9b2 	bl	80146d0 <xTaskGetTickCount>
 801536c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801536e:	4b0b      	ldr	r3, [pc, #44]	; (801539c <prvSampleTimeNow+0x3c>)
 8015370:	681b      	ldr	r3, [r3, #0]
 8015372:	68fa      	ldr	r2, [r7, #12]
 8015374:	429a      	cmp	r2, r3
 8015376:	d205      	bcs.n	8015384 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8015378:	f000 f936 	bl	80155e8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801537c:	687b      	ldr	r3, [r7, #4]
 801537e:	2201      	movs	r2, #1
 8015380:	601a      	str	r2, [r3, #0]
 8015382:	e002      	b.n	801538a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	2200      	movs	r2, #0
 8015388:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801538a:	4a04      	ldr	r2, [pc, #16]	; (801539c <prvSampleTimeNow+0x3c>)
 801538c:	68fb      	ldr	r3, [r7, #12]
 801538e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8015390:	68fb      	ldr	r3, [r7, #12]
}
 8015392:	4618      	mov	r0, r3
 8015394:	3710      	adds	r7, #16
 8015396:	46bd      	mov	sp, r7
 8015398:	bd80      	pop	{r7, pc}
 801539a:	bf00      	nop
 801539c:	240029b8 	.word	0x240029b8

080153a0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80153a0:	b580      	push	{r7, lr}
 80153a2:	b086      	sub	sp, #24
 80153a4:	af00      	add	r7, sp, #0
 80153a6:	60f8      	str	r0, [r7, #12]
 80153a8:	60b9      	str	r1, [r7, #8]
 80153aa:	607a      	str	r2, [r7, #4]
 80153ac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80153ae:	2300      	movs	r3, #0
 80153b0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80153b2:	68fb      	ldr	r3, [r7, #12]
 80153b4:	68ba      	ldr	r2, [r7, #8]
 80153b6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80153b8:	68fb      	ldr	r3, [r7, #12]
 80153ba:	68fa      	ldr	r2, [r7, #12]
 80153bc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80153be:	68ba      	ldr	r2, [r7, #8]
 80153c0:	687b      	ldr	r3, [r7, #4]
 80153c2:	429a      	cmp	r2, r3
 80153c4:	d812      	bhi.n	80153ec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80153c6:	687a      	ldr	r2, [r7, #4]
 80153c8:	683b      	ldr	r3, [r7, #0]
 80153ca:	1ad2      	subs	r2, r2, r3
 80153cc:	68fb      	ldr	r3, [r7, #12]
 80153ce:	699b      	ldr	r3, [r3, #24]
 80153d0:	429a      	cmp	r2, r3
 80153d2:	d302      	bcc.n	80153da <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80153d4:	2301      	movs	r3, #1
 80153d6:	617b      	str	r3, [r7, #20]
 80153d8:	e01b      	b.n	8015412 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80153da:	4b10      	ldr	r3, [pc, #64]	; (801541c <prvInsertTimerInActiveList+0x7c>)
 80153dc:	681a      	ldr	r2, [r3, #0]
 80153de:	68fb      	ldr	r3, [r7, #12]
 80153e0:	3304      	adds	r3, #4
 80153e2:	4619      	mov	r1, r3
 80153e4:	4610      	mov	r0, r2
 80153e6:	f7fe f93c 	bl	8013662 <vListInsert>
 80153ea:	e012      	b.n	8015412 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80153ec:	687a      	ldr	r2, [r7, #4]
 80153ee:	683b      	ldr	r3, [r7, #0]
 80153f0:	429a      	cmp	r2, r3
 80153f2:	d206      	bcs.n	8015402 <prvInsertTimerInActiveList+0x62>
 80153f4:	68ba      	ldr	r2, [r7, #8]
 80153f6:	683b      	ldr	r3, [r7, #0]
 80153f8:	429a      	cmp	r2, r3
 80153fa:	d302      	bcc.n	8015402 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80153fc:	2301      	movs	r3, #1
 80153fe:	617b      	str	r3, [r7, #20]
 8015400:	e007      	b.n	8015412 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8015402:	4b07      	ldr	r3, [pc, #28]	; (8015420 <prvInsertTimerInActiveList+0x80>)
 8015404:	681a      	ldr	r2, [r3, #0]
 8015406:	68fb      	ldr	r3, [r7, #12]
 8015408:	3304      	adds	r3, #4
 801540a:	4619      	mov	r1, r3
 801540c:	4610      	mov	r0, r2
 801540e:	f7fe f928 	bl	8013662 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8015412:	697b      	ldr	r3, [r7, #20]
}
 8015414:	4618      	mov	r0, r3
 8015416:	3718      	adds	r7, #24
 8015418:	46bd      	mov	sp, r7
 801541a:	bd80      	pop	{r7, pc}
 801541c:	240029ac 	.word	0x240029ac
 8015420:	240029a8 	.word	0x240029a8

08015424 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8015424:	b580      	push	{r7, lr}
 8015426:	b08e      	sub	sp, #56	; 0x38
 8015428:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801542a:	e0ca      	b.n	80155c2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	2b00      	cmp	r3, #0
 8015430:	da18      	bge.n	8015464 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8015432:	1d3b      	adds	r3, r7, #4
 8015434:	3304      	adds	r3, #4
 8015436:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8015438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801543a:	2b00      	cmp	r3, #0
 801543c:	d10a      	bne.n	8015454 <prvProcessReceivedCommands+0x30>
	__asm volatile
 801543e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015442:	f383 8811 	msr	BASEPRI, r3
 8015446:	f3bf 8f6f 	isb	sy
 801544a:	f3bf 8f4f 	dsb	sy
 801544e:	61fb      	str	r3, [r7, #28]
}
 8015450:	bf00      	nop
 8015452:	e7fe      	b.n	8015452 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8015454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015456:	681b      	ldr	r3, [r3, #0]
 8015458:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801545a:	6850      	ldr	r0, [r2, #4]
 801545c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801545e:	6892      	ldr	r2, [r2, #8]
 8015460:	4611      	mov	r1, r2
 8015462:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8015464:	687b      	ldr	r3, [r7, #4]
 8015466:	2b00      	cmp	r3, #0
 8015468:	f2c0 80aa 	blt.w	80155c0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801546c:	68fb      	ldr	r3, [r7, #12]
 801546e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8015470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015472:	695b      	ldr	r3, [r3, #20]
 8015474:	2b00      	cmp	r3, #0
 8015476:	d004      	beq.n	8015482 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801547a:	3304      	adds	r3, #4
 801547c:	4618      	mov	r0, r3
 801547e:	f7fe f929 	bl	80136d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015482:	463b      	mov	r3, r7
 8015484:	4618      	mov	r0, r3
 8015486:	f7ff ff6b 	bl	8015360 <prvSampleTimeNow>
 801548a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 801548c:	687b      	ldr	r3, [r7, #4]
 801548e:	2b09      	cmp	r3, #9
 8015490:	f200 8097 	bhi.w	80155c2 <prvProcessReceivedCommands+0x19e>
 8015494:	a201      	add	r2, pc, #4	; (adr r2, 801549c <prvProcessReceivedCommands+0x78>)
 8015496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801549a:	bf00      	nop
 801549c:	080154c5 	.word	0x080154c5
 80154a0:	080154c5 	.word	0x080154c5
 80154a4:	080154c5 	.word	0x080154c5
 80154a8:	08015539 	.word	0x08015539
 80154ac:	0801554d 	.word	0x0801554d
 80154b0:	08015597 	.word	0x08015597
 80154b4:	080154c5 	.word	0x080154c5
 80154b8:	080154c5 	.word	0x080154c5
 80154bc:	08015539 	.word	0x08015539
 80154c0:	0801554d 	.word	0x0801554d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80154c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80154ca:	f043 0301 	orr.w	r3, r3, #1
 80154ce:	b2da      	uxtb	r2, r3
 80154d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80154d6:	68ba      	ldr	r2, [r7, #8]
 80154d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154da:	699b      	ldr	r3, [r3, #24]
 80154dc:	18d1      	adds	r1, r2, r3
 80154de:	68bb      	ldr	r3, [r7, #8]
 80154e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80154e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80154e4:	f7ff ff5c 	bl	80153a0 <prvInsertTimerInActiveList>
 80154e8:	4603      	mov	r3, r0
 80154ea:	2b00      	cmp	r3, #0
 80154ec:	d069      	beq.n	80155c2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80154ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154f0:	6a1b      	ldr	r3, [r3, #32]
 80154f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80154f4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80154f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80154fc:	f003 0304 	and.w	r3, r3, #4
 8015500:	2b00      	cmp	r3, #0
 8015502:	d05e      	beq.n	80155c2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8015504:	68ba      	ldr	r2, [r7, #8]
 8015506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015508:	699b      	ldr	r3, [r3, #24]
 801550a:	441a      	add	r2, r3
 801550c:	2300      	movs	r3, #0
 801550e:	9300      	str	r3, [sp, #0]
 8015510:	2300      	movs	r3, #0
 8015512:	2100      	movs	r1, #0
 8015514:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015516:	f7ff fe05 	bl	8015124 <xTimerGenericCommand>
 801551a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 801551c:	6a3b      	ldr	r3, [r7, #32]
 801551e:	2b00      	cmp	r3, #0
 8015520:	d14f      	bne.n	80155c2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8015522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015526:	f383 8811 	msr	BASEPRI, r3
 801552a:	f3bf 8f6f 	isb	sy
 801552e:	f3bf 8f4f 	dsb	sy
 8015532:	61bb      	str	r3, [r7, #24]
}
 8015534:	bf00      	nop
 8015536:	e7fe      	b.n	8015536 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801553a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801553e:	f023 0301 	bic.w	r3, r3, #1
 8015542:	b2da      	uxtb	r2, r3
 8015544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015546:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801554a:	e03a      	b.n	80155c2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801554c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801554e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015552:	f043 0301 	orr.w	r3, r3, #1
 8015556:	b2da      	uxtb	r2, r3
 8015558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801555a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801555e:	68ba      	ldr	r2, [r7, #8]
 8015560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015562:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8015564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015566:	699b      	ldr	r3, [r3, #24]
 8015568:	2b00      	cmp	r3, #0
 801556a:	d10a      	bne.n	8015582 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 801556c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015570:	f383 8811 	msr	BASEPRI, r3
 8015574:	f3bf 8f6f 	isb	sy
 8015578:	f3bf 8f4f 	dsb	sy
 801557c:	617b      	str	r3, [r7, #20]
}
 801557e:	bf00      	nop
 8015580:	e7fe      	b.n	8015580 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8015582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015584:	699a      	ldr	r2, [r3, #24]
 8015586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015588:	18d1      	adds	r1, r2, r3
 801558a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801558c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801558e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015590:	f7ff ff06 	bl	80153a0 <prvInsertTimerInActiveList>
					break;
 8015594:	e015      	b.n	80155c2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8015596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015598:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801559c:	f003 0302 	and.w	r3, r3, #2
 80155a0:	2b00      	cmp	r3, #0
 80155a2:	d103      	bne.n	80155ac <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80155a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80155a6:	f000 fbfb 	bl	8015da0 <vPortFree>
 80155aa:	e00a      	b.n	80155c2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80155ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80155ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80155b2:	f023 0301 	bic.w	r3, r3, #1
 80155b6:	b2da      	uxtb	r2, r3
 80155b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80155ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80155be:	e000      	b.n	80155c2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80155c0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80155c2:	4b08      	ldr	r3, [pc, #32]	; (80155e4 <prvProcessReceivedCommands+0x1c0>)
 80155c4:	681b      	ldr	r3, [r3, #0]
 80155c6:	1d39      	adds	r1, r7, #4
 80155c8:	2200      	movs	r2, #0
 80155ca:	4618      	mov	r0, r3
 80155cc:	f7fe fb4a 	bl	8013c64 <xQueueReceive>
 80155d0:	4603      	mov	r3, r0
 80155d2:	2b00      	cmp	r3, #0
 80155d4:	f47f af2a 	bne.w	801542c <prvProcessReceivedCommands+0x8>
	}
}
 80155d8:	bf00      	nop
 80155da:	bf00      	nop
 80155dc:	3730      	adds	r7, #48	; 0x30
 80155de:	46bd      	mov	sp, r7
 80155e0:	bd80      	pop	{r7, pc}
 80155e2:	bf00      	nop
 80155e4:	240029b0 	.word	0x240029b0

080155e8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80155e8:	b580      	push	{r7, lr}
 80155ea:	b088      	sub	sp, #32
 80155ec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80155ee:	e048      	b.n	8015682 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80155f0:	4b2d      	ldr	r3, [pc, #180]	; (80156a8 <prvSwitchTimerLists+0xc0>)
 80155f2:	681b      	ldr	r3, [r3, #0]
 80155f4:	68db      	ldr	r3, [r3, #12]
 80155f6:	681b      	ldr	r3, [r3, #0]
 80155f8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80155fa:	4b2b      	ldr	r3, [pc, #172]	; (80156a8 <prvSwitchTimerLists+0xc0>)
 80155fc:	681b      	ldr	r3, [r3, #0]
 80155fe:	68db      	ldr	r3, [r3, #12]
 8015600:	68db      	ldr	r3, [r3, #12]
 8015602:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015604:	68fb      	ldr	r3, [r7, #12]
 8015606:	3304      	adds	r3, #4
 8015608:	4618      	mov	r0, r3
 801560a:	f7fe f863 	bl	80136d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801560e:	68fb      	ldr	r3, [r7, #12]
 8015610:	6a1b      	ldr	r3, [r3, #32]
 8015612:	68f8      	ldr	r0, [r7, #12]
 8015614:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015616:	68fb      	ldr	r3, [r7, #12]
 8015618:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801561c:	f003 0304 	and.w	r3, r3, #4
 8015620:	2b00      	cmp	r3, #0
 8015622:	d02e      	beq.n	8015682 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8015624:	68fb      	ldr	r3, [r7, #12]
 8015626:	699b      	ldr	r3, [r3, #24]
 8015628:	693a      	ldr	r2, [r7, #16]
 801562a:	4413      	add	r3, r2
 801562c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801562e:	68ba      	ldr	r2, [r7, #8]
 8015630:	693b      	ldr	r3, [r7, #16]
 8015632:	429a      	cmp	r2, r3
 8015634:	d90e      	bls.n	8015654 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8015636:	68fb      	ldr	r3, [r7, #12]
 8015638:	68ba      	ldr	r2, [r7, #8]
 801563a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801563c:	68fb      	ldr	r3, [r7, #12]
 801563e:	68fa      	ldr	r2, [r7, #12]
 8015640:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8015642:	4b19      	ldr	r3, [pc, #100]	; (80156a8 <prvSwitchTimerLists+0xc0>)
 8015644:	681a      	ldr	r2, [r3, #0]
 8015646:	68fb      	ldr	r3, [r7, #12]
 8015648:	3304      	adds	r3, #4
 801564a:	4619      	mov	r1, r3
 801564c:	4610      	mov	r0, r2
 801564e:	f7fe f808 	bl	8013662 <vListInsert>
 8015652:	e016      	b.n	8015682 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015654:	2300      	movs	r3, #0
 8015656:	9300      	str	r3, [sp, #0]
 8015658:	2300      	movs	r3, #0
 801565a:	693a      	ldr	r2, [r7, #16]
 801565c:	2100      	movs	r1, #0
 801565e:	68f8      	ldr	r0, [r7, #12]
 8015660:	f7ff fd60 	bl	8015124 <xTimerGenericCommand>
 8015664:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	2b00      	cmp	r3, #0
 801566a:	d10a      	bne.n	8015682 <prvSwitchTimerLists+0x9a>
	__asm volatile
 801566c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015670:	f383 8811 	msr	BASEPRI, r3
 8015674:	f3bf 8f6f 	isb	sy
 8015678:	f3bf 8f4f 	dsb	sy
 801567c:	603b      	str	r3, [r7, #0]
}
 801567e:	bf00      	nop
 8015680:	e7fe      	b.n	8015680 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8015682:	4b09      	ldr	r3, [pc, #36]	; (80156a8 <prvSwitchTimerLists+0xc0>)
 8015684:	681b      	ldr	r3, [r3, #0]
 8015686:	681b      	ldr	r3, [r3, #0]
 8015688:	2b00      	cmp	r3, #0
 801568a:	d1b1      	bne.n	80155f0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801568c:	4b06      	ldr	r3, [pc, #24]	; (80156a8 <prvSwitchTimerLists+0xc0>)
 801568e:	681b      	ldr	r3, [r3, #0]
 8015690:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8015692:	4b06      	ldr	r3, [pc, #24]	; (80156ac <prvSwitchTimerLists+0xc4>)
 8015694:	681b      	ldr	r3, [r3, #0]
 8015696:	4a04      	ldr	r2, [pc, #16]	; (80156a8 <prvSwitchTimerLists+0xc0>)
 8015698:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801569a:	4a04      	ldr	r2, [pc, #16]	; (80156ac <prvSwitchTimerLists+0xc4>)
 801569c:	697b      	ldr	r3, [r7, #20]
 801569e:	6013      	str	r3, [r2, #0]
}
 80156a0:	bf00      	nop
 80156a2:	3718      	adds	r7, #24
 80156a4:	46bd      	mov	sp, r7
 80156a6:	bd80      	pop	{r7, pc}
 80156a8:	240029a8 	.word	0x240029a8
 80156ac:	240029ac 	.word	0x240029ac

080156b0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80156b0:	b580      	push	{r7, lr}
 80156b2:	b082      	sub	sp, #8
 80156b4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80156b6:	f000 f985 	bl	80159c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80156ba:	4b15      	ldr	r3, [pc, #84]	; (8015710 <prvCheckForValidListAndQueue+0x60>)
 80156bc:	681b      	ldr	r3, [r3, #0]
 80156be:	2b00      	cmp	r3, #0
 80156c0:	d120      	bne.n	8015704 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80156c2:	4814      	ldr	r0, [pc, #80]	; (8015714 <prvCheckForValidListAndQueue+0x64>)
 80156c4:	f7fd ff7c 	bl	80135c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80156c8:	4813      	ldr	r0, [pc, #76]	; (8015718 <prvCheckForValidListAndQueue+0x68>)
 80156ca:	f7fd ff79 	bl	80135c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80156ce:	4b13      	ldr	r3, [pc, #76]	; (801571c <prvCheckForValidListAndQueue+0x6c>)
 80156d0:	4a10      	ldr	r2, [pc, #64]	; (8015714 <prvCheckForValidListAndQueue+0x64>)
 80156d2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80156d4:	4b12      	ldr	r3, [pc, #72]	; (8015720 <prvCheckForValidListAndQueue+0x70>)
 80156d6:	4a10      	ldr	r2, [pc, #64]	; (8015718 <prvCheckForValidListAndQueue+0x68>)
 80156d8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80156da:	2300      	movs	r3, #0
 80156dc:	9300      	str	r3, [sp, #0]
 80156de:	4b11      	ldr	r3, [pc, #68]	; (8015724 <prvCheckForValidListAndQueue+0x74>)
 80156e0:	4a11      	ldr	r2, [pc, #68]	; (8015728 <prvCheckForValidListAndQueue+0x78>)
 80156e2:	2110      	movs	r1, #16
 80156e4:	200a      	movs	r0, #10
 80156e6:	f7fe f887 	bl	80137f8 <xQueueGenericCreateStatic>
 80156ea:	4603      	mov	r3, r0
 80156ec:	4a08      	ldr	r2, [pc, #32]	; (8015710 <prvCheckForValidListAndQueue+0x60>)
 80156ee:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80156f0:	4b07      	ldr	r3, [pc, #28]	; (8015710 <prvCheckForValidListAndQueue+0x60>)
 80156f2:	681b      	ldr	r3, [r3, #0]
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	d005      	beq.n	8015704 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80156f8:	4b05      	ldr	r3, [pc, #20]	; (8015710 <prvCheckForValidListAndQueue+0x60>)
 80156fa:	681b      	ldr	r3, [r3, #0]
 80156fc:	490b      	ldr	r1, [pc, #44]	; (801572c <prvCheckForValidListAndQueue+0x7c>)
 80156fe:	4618      	mov	r0, r3
 8015700:	f7fe fca0 	bl	8014044 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015704:	f000 f98e 	bl	8015a24 <vPortExitCritical>
}
 8015708:	bf00      	nop
 801570a:	46bd      	mov	sp, r7
 801570c:	bd80      	pop	{r7, pc}
 801570e:	bf00      	nop
 8015710:	240029b0 	.word	0x240029b0
 8015714:	24002980 	.word	0x24002980
 8015718:	24002994 	.word	0x24002994
 801571c:	240029a8 	.word	0x240029a8
 8015720:	240029ac 	.word	0x240029ac
 8015724:	24002a5c 	.word	0x24002a5c
 8015728:	240029bc 	.word	0x240029bc
 801572c:	08016cd0 	.word	0x08016cd0

08015730 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8015730:	b580      	push	{r7, lr}
 8015732:	b08a      	sub	sp, #40	; 0x28
 8015734:	af00      	add	r7, sp, #0
 8015736:	60f8      	str	r0, [r7, #12]
 8015738:	60b9      	str	r1, [r7, #8]
 801573a:	607a      	str	r2, [r7, #4]
 801573c:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 801573e:	f06f 0301 	mvn.w	r3, #1
 8015742:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8015744:	68fb      	ldr	r3, [r7, #12]
 8015746:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8015748:	68bb      	ldr	r3, [r7, #8]
 801574a:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8015750:	4b06      	ldr	r3, [pc, #24]	; (801576c <xTimerPendFunctionCallFromISR+0x3c>)
 8015752:	6818      	ldr	r0, [r3, #0]
 8015754:	f107 0114 	add.w	r1, r7, #20
 8015758:	2300      	movs	r3, #0
 801575a:	683a      	ldr	r2, [r7, #0]
 801575c:	f7fe f9e6 	bl	8013b2c <xQueueGenericSendFromISR>
 8015760:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8015762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8015764:	4618      	mov	r0, r3
 8015766:	3728      	adds	r7, #40	; 0x28
 8015768:	46bd      	mov	sp, r7
 801576a:	bd80      	pop	{r7, pc}
 801576c:	240029b0 	.word	0x240029b0

08015770 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8015770:	b480      	push	{r7}
 8015772:	b085      	sub	sp, #20
 8015774:	af00      	add	r7, sp, #0
 8015776:	60f8      	str	r0, [r7, #12]
 8015778:	60b9      	str	r1, [r7, #8]
 801577a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801577c:	68fb      	ldr	r3, [r7, #12]
 801577e:	3b04      	subs	r3, #4
 8015780:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8015782:	68fb      	ldr	r3, [r7, #12]
 8015784:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8015788:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801578a:	68fb      	ldr	r3, [r7, #12]
 801578c:	3b04      	subs	r3, #4
 801578e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8015790:	68bb      	ldr	r3, [r7, #8]
 8015792:	f023 0201 	bic.w	r2, r3, #1
 8015796:	68fb      	ldr	r3, [r7, #12]
 8015798:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801579a:	68fb      	ldr	r3, [r7, #12]
 801579c:	3b04      	subs	r3, #4
 801579e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80157a0:	4a0c      	ldr	r2, [pc, #48]	; (80157d4 <pxPortInitialiseStack+0x64>)
 80157a2:	68fb      	ldr	r3, [r7, #12]
 80157a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80157a6:	68fb      	ldr	r3, [r7, #12]
 80157a8:	3b14      	subs	r3, #20
 80157aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80157ac:	687a      	ldr	r2, [r7, #4]
 80157ae:	68fb      	ldr	r3, [r7, #12]
 80157b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80157b2:	68fb      	ldr	r3, [r7, #12]
 80157b4:	3b04      	subs	r3, #4
 80157b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80157b8:	68fb      	ldr	r3, [r7, #12]
 80157ba:	f06f 0202 	mvn.w	r2, #2
 80157be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80157c0:	68fb      	ldr	r3, [r7, #12]
 80157c2:	3b20      	subs	r3, #32
 80157c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80157c6:	68fb      	ldr	r3, [r7, #12]
}
 80157c8:	4618      	mov	r0, r3
 80157ca:	3714      	adds	r7, #20
 80157cc:	46bd      	mov	sp, r7
 80157ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157d2:	4770      	bx	lr
 80157d4:	080157d9 	.word	0x080157d9

080157d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80157d8:	b480      	push	{r7}
 80157da:	b085      	sub	sp, #20
 80157dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80157de:	2300      	movs	r3, #0
 80157e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80157e2:	4b12      	ldr	r3, [pc, #72]	; (801582c <prvTaskExitError+0x54>)
 80157e4:	681b      	ldr	r3, [r3, #0]
 80157e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80157ea:	d00a      	beq.n	8015802 <prvTaskExitError+0x2a>
	__asm volatile
 80157ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80157f0:	f383 8811 	msr	BASEPRI, r3
 80157f4:	f3bf 8f6f 	isb	sy
 80157f8:	f3bf 8f4f 	dsb	sy
 80157fc:	60fb      	str	r3, [r7, #12]
}
 80157fe:	bf00      	nop
 8015800:	e7fe      	b.n	8015800 <prvTaskExitError+0x28>
	__asm volatile
 8015802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015806:	f383 8811 	msr	BASEPRI, r3
 801580a:	f3bf 8f6f 	isb	sy
 801580e:	f3bf 8f4f 	dsb	sy
 8015812:	60bb      	str	r3, [r7, #8]
}
 8015814:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8015816:	bf00      	nop
 8015818:	687b      	ldr	r3, [r7, #4]
 801581a:	2b00      	cmp	r3, #0
 801581c:	d0fc      	beq.n	8015818 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801581e:	bf00      	nop
 8015820:	bf00      	nop
 8015822:	3714      	adds	r7, #20
 8015824:	46bd      	mov	sp, r7
 8015826:	f85d 7b04 	ldr.w	r7, [sp], #4
 801582a:	4770      	bx	lr
 801582c:	24000094 	.word	0x24000094

08015830 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8015830:	4b07      	ldr	r3, [pc, #28]	; (8015850 <pxCurrentTCBConst2>)
 8015832:	6819      	ldr	r1, [r3, #0]
 8015834:	6808      	ldr	r0, [r1, #0]
 8015836:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801583a:	f380 8809 	msr	PSP, r0
 801583e:	f3bf 8f6f 	isb	sy
 8015842:	f04f 0000 	mov.w	r0, #0
 8015846:	f380 8811 	msr	BASEPRI, r0
 801584a:	4770      	bx	lr
 801584c:	f3af 8000 	nop.w

08015850 <pxCurrentTCBConst2>:
 8015850:	24002480 	.word	0x24002480
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8015854:	bf00      	nop
 8015856:	bf00      	nop

08015858 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8015858:	4808      	ldr	r0, [pc, #32]	; (801587c <prvPortStartFirstTask+0x24>)
 801585a:	6800      	ldr	r0, [r0, #0]
 801585c:	6800      	ldr	r0, [r0, #0]
 801585e:	f380 8808 	msr	MSP, r0
 8015862:	f04f 0000 	mov.w	r0, #0
 8015866:	f380 8814 	msr	CONTROL, r0
 801586a:	b662      	cpsie	i
 801586c:	b661      	cpsie	f
 801586e:	f3bf 8f4f 	dsb	sy
 8015872:	f3bf 8f6f 	isb	sy
 8015876:	df00      	svc	0
 8015878:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801587a:	bf00      	nop
 801587c:	e000ed08 	.word	0xe000ed08

08015880 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015880:	b580      	push	{r7, lr}
 8015882:	b086      	sub	sp, #24
 8015884:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8015886:	4b46      	ldr	r3, [pc, #280]	; (80159a0 <xPortStartScheduler+0x120>)
 8015888:	681b      	ldr	r3, [r3, #0]
 801588a:	4a46      	ldr	r2, [pc, #280]	; (80159a4 <xPortStartScheduler+0x124>)
 801588c:	4293      	cmp	r3, r2
 801588e:	d10a      	bne.n	80158a6 <xPortStartScheduler+0x26>
	__asm volatile
 8015890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015894:	f383 8811 	msr	BASEPRI, r3
 8015898:	f3bf 8f6f 	isb	sy
 801589c:	f3bf 8f4f 	dsb	sy
 80158a0:	613b      	str	r3, [r7, #16]
}
 80158a2:	bf00      	nop
 80158a4:	e7fe      	b.n	80158a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80158a6:	4b3e      	ldr	r3, [pc, #248]	; (80159a0 <xPortStartScheduler+0x120>)
 80158a8:	681b      	ldr	r3, [r3, #0]
 80158aa:	4a3f      	ldr	r2, [pc, #252]	; (80159a8 <xPortStartScheduler+0x128>)
 80158ac:	4293      	cmp	r3, r2
 80158ae:	d10a      	bne.n	80158c6 <xPortStartScheduler+0x46>
	__asm volatile
 80158b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80158b4:	f383 8811 	msr	BASEPRI, r3
 80158b8:	f3bf 8f6f 	isb	sy
 80158bc:	f3bf 8f4f 	dsb	sy
 80158c0:	60fb      	str	r3, [r7, #12]
}
 80158c2:	bf00      	nop
 80158c4:	e7fe      	b.n	80158c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80158c6:	4b39      	ldr	r3, [pc, #228]	; (80159ac <xPortStartScheduler+0x12c>)
 80158c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80158ca:	697b      	ldr	r3, [r7, #20]
 80158cc:	781b      	ldrb	r3, [r3, #0]
 80158ce:	b2db      	uxtb	r3, r3
 80158d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80158d2:	697b      	ldr	r3, [r7, #20]
 80158d4:	22ff      	movs	r2, #255	; 0xff
 80158d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80158d8:	697b      	ldr	r3, [r7, #20]
 80158da:	781b      	ldrb	r3, [r3, #0]
 80158dc:	b2db      	uxtb	r3, r3
 80158de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80158e0:	78fb      	ldrb	r3, [r7, #3]
 80158e2:	b2db      	uxtb	r3, r3
 80158e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80158e8:	b2da      	uxtb	r2, r3
 80158ea:	4b31      	ldr	r3, [pc, #196]	; (80159b0 <xPortStartScheduler+0x130>)
 80158ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80158ee:	4b31      	ldr	r3, [pc, #196]	; (80159b4 <xPortStartScheduler+0x134>)
 80158f0:	2207      	movs	r2, #7
 80158f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80158f4:	e009      	b.n	801590a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80158f6:	4b2f      	ldr	r3, [pc, #188]	; (80159b4 <xPortStartScheduler+0x134>)
 80158f8:	681b      	ldr	r3, [r3, #0]
 80158fa:	3b01      	subs	r3, #1
 80158fc:	4a2d      	ldr	r2, [pc, #180]	; (80159b4 <xPortStartScheduler+0x134>)
 80158fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8015900:	78fb      	ldrb	r3, [r7, #3]
 8015902:	b2db      	uxtb	r3, r3
 8015904:	005b      	lsls	r3, r3, #1
 8015906:	b2db      	uxtb	r3, r3
 8015908:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801590a:	78fb      	ldrb	r3, [r7, #3]
 801590c:	b2db      	uxtb	r3, r3
 801590e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015912:	2b80      	cmp	r3, #128	; 0x80
 8015914:	d0ef      	beq.n	80158f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8015916:	4b27      	ldr	r3, [pc, #156]	; (80159b4 <xPortStartScheduler+0x134>)
 8015918:	681b      	ldr	r3, [r3, #0]
 801591a:	f1c3 0307 	rsb	r3, r3, #7
 801591e:	2b04      	cmp	r3, #4
 8015920:	d00a      	beq.n	8015938 <xPortStartScheduler+0xb8>
	__asm volatile
 8015922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015926:	f383 8811 	msr	BASEPRI, r3
 801592a:	f3bf 8f6f 	isb	sy
 801592e:	f3bf 8f4f 	dsb	sy
 8015932:	60bb      	str	r3, [r7, #8]
}
 8015934:	bf00      	nop
 8015936:	e7fe      	b.n	8015936 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8015938:	4b1e      	ldr	r3, [pc, #120]	; (80159b4 <xPortStartScheduler+0x134>)
 801593a:	681b      	ldr	r3, [r3, #0]
 801593c:	021b      	lsls	r3, r3, #8
 801593e:	4a1d      	ldr	r2, [pc, #116]	; (80159b4 <xPortStartScheduler+0x134>)
 8015940:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8015942:	4b1c      	ldr	r3, [pc, #112]	; (80159b4 <xPortStartScheduler+0x134>)
 8015944:	681b      	ldr	r3, [r3, #0]
 8015946:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801594a:	4a1a      	ldr	r2, [pc, #104]	; (80159b4 <xPortStartScheduler+0x134>)
 801594c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801594e:	687b      	ldr	r3, [r7, #4]
 8015950:	b2da      	uxtb	r2, r3
 8015952:	697b      	ldr	r3, [r7, #20]
 8015954:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8015956:	4b18      	ldr	r3, [pc, #96]	; (80159b8 <xPortStartScheduler+0x138>)
 8015958:	681b      	ldr	r3, [r3, #0]
 801595a:	4a17      	ldr	r2, [pc, #92]	; (80159b8 <xPortStartScheduler+0x138>)
 801595c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8015960:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8015962:	4b15      	ldr	r3, [pc, #84]	; (80159b8 <xPortStartScheduler+0x138>)
 8015964:	681b      	ldr	r3, [r3, #0]
 8015966:	4a14      	ldr	r2, [pc, #80]	; (80159b8 <xPortStartScheduler+0x138>)
 8015968:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801596c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801596e:	f000 f8dd 	bl	8015b2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8015972:	4b12      	ldr	r3, [pc, #72]	; (80159bc <xPortStartScheduler+0x13c>)
 8015974:	2200      	movs	r2, #0
 8015976:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8015978:	f000 f8fc 	bl	8015b74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801597c:	4b10      	ldr	r3, [pc, #64]	; (80159c0 <xPortStartScheduler+0x140>)
 801597e:	681b      	ldr	r3, [r3, #0]
 8015980:	4a0f      	ldr	r2, [pc, #60]	; (80159c0 <xPortStartScheduler+0x140>)
 8015982:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8015986:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8015988:	f7ff ff66 	bl	8015858 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801598c:	f7fe ff72 	bl	8014874 <vTaskSwitchContext>
	prvTaskExitError();
 8015990:	f7ff ff22 	bl	80157d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8015994:	2300      	movs	r3, #0
}
 8015996:	4618      	mov	r0, r3
 8015998:	3718      	adds	r7, #24
 801599a:	46bd      	mov	sp, r7
 801599c:	bd80      	pop	{r7, pc}
 801599e:	bf00      	nop
 80159a0:	e000ed00 	.word	0xe000ed00
 80159a4:	410fc271 	.word	0x410fc271
 80159a8:	410fc270 	.word	0x410fc270
 80159ac:	e000e400 	.word	0xe000e400
 80159b0:	24002aac 	.word	0x24002aac
 80159b4:	24002ab0 	.word	0x24002ab0
 80159b8:	e000ed20 	.word	0xe000ed20
 80159bc:	24000094 	.word	0x24000094
 80159c0:	e000ef34 	.word	0xe000ef34

080159c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80159c4:	b480      	push	{r7}
 80159c6:	b083      	sub	sp, #12
 80159c8:	af00      	add	r7, sp, #0
	__asm volatile
 80159ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80159ce:	f383 8811 	msr	BASEPRI, r3
 80159d2:	f3bf 8f6f 	isb	sy
 80159d6:	f3bf 8f4f 	dsb	sy
 80159da:	607b      	str	r3, [r7, #4]
}
 80159dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80159de:	4b0f      	ldr	r3, [pc, #60]	; (8015a1c <vPortEnterCritical+0x58>)
 80159e0:	681b      	ldr	r3, [r3, #0]
 80159e2:	3301      	adds	r3, #1
 80159e4:	4a0d      	ldr	r2, [pc, #52]	; (8015a1c <vPortEnterCritical+0x58>)
 80159e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80159e8:	4b0c      	ldr	r3, [pc, #48]	; (8015a1c <vPortEnterCritical+0x58>)
 80159ea:	681b      	ldr	r3, [r3, #0]
 80159ec:	2b01      	cmp	r3, #1
 80159ee:	d10f      	bne.n	8015a10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80159f0:	4b0b      	ldr	r3, [pc, #44]	; (8015a20 <vPortEnterCritical+0x5c>)
 80159f2:	681b      	ldr	r3, [r3, #0]
 80159f4:	b2db      	uxtb	r3, r3
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	d00a      	beq.n	8015a10 <vPortEnterCritical+0x4c>
	__asm volatile
 80159fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80159fe:	f383 8811 	msr	BASEPRI, r3
 8015a02:	f3bf 8f6f 	isb	sy
 8015a06:	f3bf 8f4f 	dsb	sy
 8015a0a:	603b      	str	r3, [r7, #0]
}
 8015a0c:	bf00      	nop
 8015a0e:	e7fe      	b.n	8015a0e <vPortEnterCritical+0x4a>
	}
}
 8015a10:	bf00      	nop
 8015a12:	370c      	adds	r7, #12
 8015a14:	46bd      	mov	sp, r7
 8015a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a1a:	4770      	bx	lr
 8015a1c:	24000094 	.word	0x24000094
 8015a20:	e000ed04 	.word	0xe000ed04

08015a24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8015a24:	b480      	push	{r7}
 8015a26:	b083      	sub	sp, #12
 8015a28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8015a2a:	4b12      	ldr	r3, [pc, #72]	; (8015a74 <vPortExitCritical+0x50>)
 8015a2c:	681b      	ldr	r3, [r3, #0]
 8015a2e:	2b00      	cmp	r3, #0
 8015a30:	d10a      	bne.n	8015a48 <vPortExitCritical+0x24>
	__asm volatile
 8015a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015a36:	f383 8811 	msr	BASEPRI, r3
 8015a3a:	f3bf 8f6f 	isb	sy
 8015a3e:	f3bf 8f4f 	dsb	sy
 8015a42:	607b      	str	r3, [r7, #4]
}
 8015a44:	bf00      	nop
 8015a46:	e7fe      	b.n	8015a46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8015a48:	4b0a      	ldr	r3, [pc, #40]	; (8015a74 <vPortExitCritical+0x50>)
 8015a4a:	681b      	ldr	r3, [r3, #0]
 8015a4c:	3b01      	subs	r3, #1
 8015a4e:	4a09      	ldr	r2, [pc, #36]	; (8015a74 <vPortExitCritical+0x50>)
 8015a50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8015a52:	4b08      	ldr	r3, [pc, #32]	; (8015a74 <vPortExitCritical+0x50>)
 8015a54:	681b      	ldr	r3, [r3, #0]
 8015a56:	2b00      	cmp	r3, #0
 8015a58:	d105      	bne.n	8015a66 <vPortExitCritical+0x42>
 8015a5a:	2300      	movs	r3, #0
 8015a5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015a5e:	683b      	ldr	r3, [r7, #0]
 8015a60:	f383 8811 	msr	BASEPRI, r3
}
 8015a64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8015a66:	bf00      	nop
 8015a68:	370c      	adds	r7, #12
 8015a6a:	46bd      	mov	sp, r7
 8015a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a70:	4770      	bx	lr
 8015a72:	bf00      	nop
 8015a74:	24000094 	.word	0x24000094
	...

08015a80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015a80:	f3ef 8009 	mrs	r0, PSP
 8015a84:	f3bf 8f6f 	isb	sy
 8015a88:	4b15      	ldr	r3, [pc, #84]	; (8015ae0 <pxCurrentTCBConst>)
 8015a8a:	681a      	ldr	r2, [r3, #0]
 8015a8c:	f01e 0f10 	tst.w	lr, #16
 8015a90:	bf08      	it	eq
 8015a92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8015a96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a9a:	6010      	str	r0, [r2, #0]
 8015a9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8015aa0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8015aa4:	f380 8811 	msr	BASEPRI, r0
 8015aa8:	f3bf 8f4f 	dsb	sy
 8015aac:	f3bf 8f6f 	isb	sy
 8015ab0:	f7fe fee0 	bl	8014874 <vTaskSwitchContext>
 8015ab4:	f04f 0000 	mov.w	r0, #0
 8015ab8:	f380 8811 	msr	BASEPRI, r0
 8015abc:	bc09      	pop	{r0, r3}
 8015abe:	6819      	ldr	r1, [r3, #0]
 8015ac0:	6808      	ldr	r0, [r1, #0]
 8015ac2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ac6:	f01e 0f10 	tst.w	lr, #16
 8015aca:	bf08      	it	eq
 8015acc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8015ad0:	f380 8809 	msr	PSP, r0
 8015ad4:	f3bf 8f6f 	isb	sy
 8015ad8:	4770      	bx	lr
 8015ada:	bf00      	nop
 8015adc:	f3af 8000 	nop.w

08015ae0 <pxCurrentTCBConst>:
 8015ae0:	24002480 	.word	0x24002480
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8015ae4:	bf00      	nop
 8015ae6:	bf00      	nop

08015ae8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8015ae8:	b580      	push	{r7, lr}
 8015aea:	b082      	sub	sp, #8
 8015aec:	af00      	add	r7, sp, #0
	__asm volatile
 8015aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015af2:	f383 8811 	msr	BASEPRI, r3
 8015af6:	f3bf 8f6f 	isb	sy
 8015afa:	f3bf 8f4f 	dsb	sy
 8015afe:	607b      	str	r3, [r7, #4]
}
 8015b00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8015b02:	f7fe fdf5 	bl	80146f0 <xTaskIncrementTick>
 8015b06:	4603      	mov	r3, r0
 8015b08:	2b00      	cmp	r3, #0
 8015b0a:	d003      	beq.n	8015b14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8015b0c:	4b06      	ldr	r3, [pc, #24]	; (8015b28 <xPortSysTickHandler+0x40>)
 8015b0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015b12:	601a      	str	r2, [r3, #0]
 8015b14:	2300      	movs	r3, #0
 8015b16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015b18:	683b      	ldr	r3, [r7, #0]
 8015b1a:	f383 8811 	msr	BASEPRI, r3
}
 8015b1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8015b20:	bf00      	nop
 8015b22:	3708      	adds	r7, #8
 8015b24:	46bd      	mov	sp, r7
 8015b26:	bd80      	pop	{r7, pc}
 8015b28:	e000ed04 	.word	0xe000ed04

08015b2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8015b2c:	b480      	push	{r7}
 8015b2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8015b30:	4b0b      	ldr	r3, [pc, #44]	; (8015b60 <vPortSetupTimerInterrupt+0x34>)
 8015b32:	2200      	movs	r2, #0
 8015b34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8015b36:	4b0b      	ldr	r3, [pc, #44]	; (8015b64 <vPortSetupTimerInterrupt+0x38>)
 8015b38:	2200      	movs	r2, #0
 8015b3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8015b3c:	4b0a      	ldr	r3, [pc, #40]	; (8015b68 <vPortSetupTimerInterrupt+0x3c>)
 8015b3e:	681b      	ldr	r3, [r3, #0]
 8015b40:	4a0a      	ldr	r2, [pc, #40]	; (8015b6c <vPortSetupTimerInterrupt+0x40>)
 8015b42:	fba2 2303 	umull	r2, r3, r2, r3
 8015b46:	099b      	lsrs	r3, r3, #6
 8015b48:	4a09      	ldr	r2, [pc, #36]	; (8015b70 <vPortSetupTimerInterrupt+0x44>)
 8015b4a:	3b01      	subs	r3, #1
 8015b4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8015b4e:	4b04      	ldr	r3, [pc, #16]	; (8015b60 <vPortSetupTimerInterrupt+0x34>)
 8015b50:	2207      	movs	r2, #7
 8015b52:	601a      	str	r2, [r3, #0]
}
 8015b54:	bf00      	nop
 8015b56:	46bd      	mov	sp, r7
 8015b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b5c:	4770      	bx	lr
 8015b5e:	bf00      	nop
 8015b60:	e000e010 	.word	0xe000e010
 8015b64:	e000e018 	.word	0xe000e018
 8015b68:	24000084 	.word	0x24000084
 8015b6c:	10624dd3 	.word	0x10624dd3
 8015b70:	e000e014 	.word	0xe000e014

08015b74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015b74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8015b84 <vPortEnableVFP+0x10>
 8015b78:	6801      	ldr	r1, [r0, #0]
 8015b7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8015b7e:	6001      	str	r1, [r0, #0]
 8015b80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015b82:	bf00      	nop
 8015b84:	e000ed88 	.word	0xe000ed88

08015b88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015b88:	b480      	push	{r7}
 8015b8a:	b085      	sub	sp, #20
 8015b8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8015b8e:	f3ef 8305 	mrs	r3, IPSR
 8015b92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015b94:	68fb      	ldr	r3, [r7, #12]
 8015b96:	2b0f      	cmp	r3, #15
 8015b98:	d914      	bls.n	8015bc4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8015b9a:	4a17      	ldr	r2, [pc, #92]	; (8015bf8 <vPortValidateInterruptPriority+0x70>)
 8015b9c:	68fb      	ldr	r3, [r7, #12]
 8015b9e:	4413      	add	r3, r2
 8015ba0:	781b      	ldrb	r3, [r3, #0]
 8015ba2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015ba4:	4b15      	ldr	r3, [pc, #84]	; (8015bfc <vPortValidateInterruptPriority+0x74>)
 8015ba6:	781b      	ldrb	r3, [r3, #0]
 8015ba8:	7afa      	ldrb	r2, [r7, #11]
 8015baa:	429a      	cmp	r2, r3
 8015bac:	d20a      	bcs.n	8015bc4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8015bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015bb2:	f383 8811 	msr	BASEPRI, r3
 8015bb6:	f3bf 8f6f 	isb	sy
 8015bba:	f3bf 8f4f 	dsb	sy
 8015bbe:	607b      	str	r3, [r7, #4]
}
 8015bc0:	bf00      	nop
 8015bc2:	e7fe      	b.n	8015bc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8015bc4:	4b0e      	ldr	r3, [pc, #56]	; (8015c00 <vPortValidateInterruptPriority+0x78>)
 8015bc6:	681b      	ldr	r3, [r3, #0]
 8015bc8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8015bcc:	4b0d      	ldr	r3, [pc, #52]	; (8015c04 <vPortValidateInterruptPriority+0x7c>)
 8015bce:	681b      	ldr	r3, [r3, #0]
 8015bd0:	429a      	cmp	r2, r3
 8015bd2:	d90a      	bls.n	8015bea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8015bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015bd8:	f383 8811 	msr	BASEPRI, r3
 8015bdc:	f3bf 8f6f 	isb	sy
 8015be0:	f3bf 8f4f 	dsb	sy
 8015be4:	603b      	str	r3, [r7, #0]
}
 8015be6:	bf00      	nop
 8015be8:	e7fe      	b.n	8015be8 <vPortValidateInterruptPriority+0x60>
	}
 8015bea:	bf00      	nop
 8015bec:	3714      	adds	r7, #20
 8015bee:	46bd      	mov	sp, r7
 8015bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bf4:	4770      	bx	lr
 8015bf6:	bf00      	nop
 8015bf8:	e000e3f0 	.word	0xe000e3f0
 8015bfc:	24002aac 	.word	0x24002aac
 8015c00:	e000ed0c 	.word	0xe000ed0c
 8015c04:	24002ab0 	.word	0x24002ab0

08015c08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8015c08:	b580      	push	{r7, lr}
 8015c0a:	b08a      	sub	sp, #40	; 0x28
 8015c0c:	af00      	add	r7, sp, #0
 8015c0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8015c10:	2300      	movs	r3, #0
 8015c12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8015c14:	f7fe fcb0 	bl	8014578 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8015c18:	4b5b      	ldr	r3, [pc, #364]	; (8015d88 <pvPortMalloc+0x180>)
 8015c1a:	681b      	ldr	r3, [r3, #0]
 8015c1c:	2b00      	cmp	r3, #0
 8015c1e:	d101      	bne.n	8015c24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8015c20:	f000 f920 	bl	8015e64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8015c24:	4b59      	ldr	r3, [pc, #356]	; (8015d8c <pvPortMalloc+0x184>)
 8015c26:	681a      	ldr	r2, [r3, #0]
 8015c28:	687b      	ldr	r3, [r7, #4]
 8015c2a:	4013      	ands	r3, r2
 8015c2c:	2b00      	cmp	r3, #0
 8015c2e:	f040 8093 	bne.w	8015d58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8015c32:	687b      	ldr	r3, [r7, #4]
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	d01d      	beq.n	8015c74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8015c38:	2208      	movs	r2, #8
 8015c3a:	687b      	ldr	r3, [r7, #4]
 8015c3c:	4413      	add	r3, r2
 8015c3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015c40:	687b      	ldr	r3, [r7, #4]
 8015c42:	f003 0307 	and.w	r3, r3, #7
 8015c46:	2b00      	cmp	r3, #0
 8015c48:	d014      	beq.n	8015c74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8015c4a:	687b      	ldr	r3, [r7, #4]
 8015c4c:	f023 0307 	bic.w	r3, r3, #7
 8015c50:	3308      	adds	r3, #8
 8015c52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015c54:	687b      	ldr	r3, [r7, #4]
 8015c56:	f003 0307 	and.w	r3, r3, #7
 8015c5a:	2b00      	cmp	r3, #0
 8015c5c:	d00a      	beq.n	8015c74 <pvPortMalloc+0x6c>
	__asm volatile
 8015c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c62:	f383 8811 	msr	BASEPRI, r3
 8015c66:	f3bf 8f6f 	isb	sy
 8015c6a:	f3bf 8f4f 	dsb	sy
 8015c6e:	617b      	str	r3, [r7, #20]
}
 8015c70:	bf00      	nop
 8015c72:	e7fe      	b.n	8015c72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8015c74:	687b      	ldr	r3, [r7, #4]
 8015c76:	2b00      	cmp	r3, #0
 8015c78:	d06e      	beq.n	8015d58 <pvPortMalloc+0x150>
 8015c7a:	4b45      	ldr	r3, [pc, #276]	; (8015d90 <pvPortMalloc+0x188>)
 8015c7c:	681b      	ldr	r3, [r3, #0]
 8015c7e:	687a      	ldr	r2, [r7, #4]
 8015c80:	429a      	cmp	r2, r3
 8015c82:	d869      	bhi.n	8015d58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8015c84:	4b43      	ldr	r3, [pc, #268]	; (8015d94 <pvPortMalloc+0x18c>)
 8015c86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8015c88:	4b42      	ldr	r3, [pc, #264]	; (8015d94 <pvPortMalloc+0x18c>)
 8015c8a:	681b      	ldr	r3, [r3, #0]
 8015c8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015c8e:	e004      	b.n	8015c9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8015c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8015c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c96:	681b      	ldr	r3, [r3, #0]
 8015c98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c9c:	685b      	ldr	r3, [r3, #4]
 8015c9e:	687a      	ldr	r2, [r7, #4]
 8015ca0:	429a      	cmp	r2, r3
 8015ca2:	d903      	bls.n	8015cac <pvPortMalloc+0xa4>
 8015ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ca6:	681b      	ldr	r3, [r3, #0]
 8015ca8:	2b00      	cmp	r3, #0
 8015caa:	d1f1      	bne.n	8015c90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8015cac:	4b36      	ldr	r3, [pc, #216]	; (8015d88 <pvPortMalloc+0x180>)
 8015cae:	681b      	ldr	r3, [r3, #0]
 8015cb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015cb2:	429a      	cmp	r2, r3
 8015cb4:	d050      	beq.n	8015d58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8015cb6:	6a3b      	ldr	r3, [r7, #32]
 8015cb8:	681b      	ldr	r3, [r3, #0]
 8015cba:	2208      	movs	r2, #8
 8015cbc:	4413      	add	r3, r2
 8015cbe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cc2:	681a      	ldr	r2, [r3, #0]
 8015cc4:	6a3b      	ldr	r3, [r7, #32]
 8015cc6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8015cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cca:	685a      	ldr	r2, [r3, #4]
 8015ccc:	687b      	ldr	r3, [r7, #4]
 8015cce:	1ad2      	subs	r2, r2, r3
 8015cd0:	2308      	movs	r3, #8
 8015cd2:	005b      	lsls	r3, r3, #1
 8015cd4:	429a      	cmp	r2, r3
 8015cd6:	d91f      	bls.n	8015d18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8015cd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015cda:	687b      	ldr	r3, [r7, #4]
 8015cdc:	4413      	add	r3, r2
 8015cde:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015ce0:	69bb      	ldr	r3, [r7, #24]
 8015ce2:	f003 0307 	and.w	r3, r3, #7
 8015ce6:	2b00      	cmp	r3, #0
 8015ce8:	d00a      	beq.n	8015d00 <pvPortMalloc+0xf8>
	__asm volatile
 8015cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015cee:	f383 8811 	msr	BASEPRI, r3
 8015cf2:	f3bf 8f6f 	isb	sy
 8015cf6:	f3bf 8f4f 	dsb	sy
 8015cfa:	613b      	str	r3, [r7, #16]
}
 8015cfc:	bf00      	nop
 8015cfe:	e7fe      	b.n	8015cfe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8015d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d02:	685a      	ldr	r2, [r3, #4]
 8015d04:	687b      	ldr	r3, [r7, #4]
 8015d06:	1ad2      	subs	r2, r2, r3
 8015d08:	69bb      	ldr	r3, [r7, #24]
 8015d0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d0e:	687a      	ldr	r2, [r7, #4]
 8015d10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8015d12:	69b8      	ldr	r0, [r7, #24]
 8015d14:	f000 f908 	bl	8015f28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015d18:	4b1d      	ldr	r3, [pc, #116]	; (8015d90 <pvPortMalloc+0x188>)
 8015d1a:	681a      	ldr	r2, [r3, #0]
 8015d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d1e:	685b      	ldr	r3, [r3, #4]
 8015d20:	1ad3      	subs	r3, r2, r3
 8015d22:	4a1b      	ldr	r2, [pc, #108]	; (8015d90 <pvPortMalloc+0x188>)
 8015d24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8015d26:	4b1a      	ldr	r3, [pc, #104]	; (8015d90 <pvPortMalloc+0x188>)
 8015d28:	681a      	ldr	r2, [r3, #0]
 8015d2a:	4b1b      	ldr	r3, [pc, #108]	; (8015d98 <pvPortMalloc+0x190>)
 8015d2c:	681b      	ldr	r3, [r3, #0]
 8015d2e:	429a      	cmp	r2, r3
 8015d30:	d203      	bcs.n	8015d3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8015d32:	4b17      	ldr	r3, [pc, #92]	; (8015d90 <pvPortMalloc+0x188>)
 8015d34:	681b      	ldr	r3, [r3, #0]
 8015d36:	4a18      	ldr	r2, [pc, #96]	; (8015d98 <pvPortMalloc+0x190>)
 8015d38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d3c:	685a      	ldr	r2, [r3, #4]
 8015d3e:	4b13      	ldr	r3, [pc, #76]	; (8015d8c <pvPortMalloc+0x184>)
 8015d40:	681b      	ldr	r3, [r3, #0]
 8015d42:	431a      	orrs	r2, r3
 8015d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8015d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d4a:	2200      	movs	r2, #0
 8015d4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8015d4e:	4b13      	ldr	r3, [pc, #76]	; (8015d9c <pvPortMalloc+0x194>)
 8015d50:	681b      	ldr	r3, [r3, #0]
 8015d52:	3301      	adds	r3, #1
 8015d54:	4a11      	ldr	r2, [pc, #68]	; (8015d9c <pvPortMalloc+0x194>)
 8015d56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8015d58:	f7fe fc1c 	bl	8014594 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015d5c:	69fb      	ldr	r3, [r7, #28]
 8015d5e:	f003 0307 	and.w	r3, r3, #7
 8015d62:	2b00      	cmp	r3, #0
 8015d64:	d00a      	beq.n	8015d7c <pvPortMalloc+0x174>
	__asm volatile
 8015d66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d6a:	f383 8811 	msr	BASEPRI, r3
 8015d6e:	f3bf 8f6f 	isb	sy
 8015d72:	f3bf 8f4f 	dsb	sy
 8015d76:	60fb      	str	r3, [r7, #12]
}
 8015d78:	bf00      	nop
 8015d7a:	e7fe      	b.n	8015d7a <pvPortMalloc+0x172>
	return pvReturn;
 8015d7c:	69fb      	ldr	r3, [r7, #28]
}
 8015d7e:	4618      	mov	r0, r3
 8015d80:	3728      	adds	r7, #40	; 0x28
 8015d82:	46bd      	mov	sp, r7
 8015d84:	bd80      	pop	{r7, pc}
 8015d86:	bf00      	nop
 8015d88:	240066bc 	.word	0x240066bc
 8015d8c:	240066d0 	.word	0x240066d0
 8015d90:	240066c0 	.word	0x240066c0
 8015d94:	240066b4 	.word	0x240066b4
 8015d98:	240066c4 	.word	0x240066c4
 8015d9c:	240066c8 	.word	0x240066c8

08015da0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015da0:	b580      	push	{r7, lr}
 8015da2:	b086      	sub	sp, #24
 8015da4:	af00      	add	r7, sp, #0
 8015da6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8015da8:	687b      	ldr	r3, [r7, #4]
 8015daa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	2b00      	cmp	r3, #0
 8015db0:	d04d      	beq.n	8015e4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8015db2:	2308      	movs	r3, #8
 8015db4:	425b      	negs	r3, r3
 8015db6:	697a      	ldr	r2, [r7, #20]
 8015db8:	4413      	add	r3, r2
 8015dba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8015dbc:	697b      	ldr	r3, [r7, #20]
 8015dbe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015dc0:	693b      	ldr	r3, [r7, #16]
 8015dc2:	685a      	ldr	r2, [r3, #4]
 8015dc4:	4b24      	ldr	r3, [pc, #144]	; (8015e58 <vPortFree+0xb8>)
 8015dc6:	681b      	ldr	r3, [r3, #0]
 8015dc8:	4013      	ands	r3, r2
 8015dca:	2b00      	cmp	r3, #0
 8015dcc:	d10a      	bne.n	8015de4 <vPortFree+0x44>
	__asm volatile
 8015dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015dd2:	f383 8811 	msr	BASEPRI, r3
 8015dd6:	f3bf 8f6f 	isb	sy
 8015dda:	f3bf 8f4f 	dsb	sy
 8015dde:	60fb      	str	r3, [r7, #12]
}
 8015de0:	bf00      	nop
 8015de2:	e7fe      	b.n	8015de2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8015de4:	693b      	ldr	r3, [r7, #16]
 8015de6:	681b      	ldr	r3, [r3, #0]
 8015de8:	2b00      	cmp	r3, #0
 8015dea:	d00a      	beq.n	8015e02 <vPortFree+0x62>
	__asm volatile
 8015dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015df0:	f383 8811 	msr	BASEPRI, r3
 8015df4:	f3bf 8f6f 	isb	sy
 8015df8:	f3bf 8f4f 	dsb	sy
 8015dfc:	60bb      	str	r3, [r7, #8]
}
 8015dfe:	bf00      	nop
 8015e00:	e7fe      	b.n	8015e00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8015e02:	693b      	ldr	r3, [r7, #16]
 8015e04:	685a      	ldr	r2, [r3, #4]
 8015e06:	4b14      	ldr	r3, [pc, #80]	; (8015e58 <vPortFree+0xb8>)
 8015e08:	681b      	ldr	r3, [r3, #0]
 8015e0a:	4013      	ands	r3, r2
 8015e0c:	2b00      	cmp	r3, #0
 8015e0e:	d01e      	beq.n	8015e4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8015e10:	693b      	ldr	r3, [r7, #16]
 8015e12:	681b      	ldr	r3, [r3, #0]
 8015e14:	2b00      	cmp	r3, #0
 8015e16:	d11a      	bne.n	8015e4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015e18:	693b      	ldr	r3, [r7, #16]
 8015e1a:	685a      	ldr	r2, [r3, #4]
 8015e1c:	4b0e      	ldr	r3, [pc, #56]	; (8015e58 <vPortFree+0xb8>)
 8015e1e:	681b      	ldr	r3, [r3, #0]
 8015e20:	43db      	mvns	r3, r3
 8015e22:	401a      	ands	r2, r3
 8015e24:	693b      	ldr	r3, [r7, #16]
 8015e26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8015e28:	f7fe fba6 	bl	8014578 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015e2c:	693b      	ldr	r3, [r7, #16]
 8015e2e:	685a      	ldr	r2, [r3, #4]
 8015e30:	4b0a      	ldr	r3, [pc, #40]	; (8015e5c <vPortFree+0xbc>)
 8015e32:	681b      	ldr	r3, [r3, #0]
 8015e34:	4413      	add	r3, r2
 8015e36:	4a09      	ldr	r2, [pc, #36]	; (8015e5c <vPortFree+0xbc>)
 8015e38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8015e3a:	6938      	ldr	r0, [r7, #16]
 8015e3c:	f000 f874 	bl	8015f28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8015e40:	4b07      	ldr	r3, [pc, #28]	; (8015e60 <vPortFree+0xc0>)
 8015e42:	681b      	ldr	r3, [r3, #0]
 8015e44:	3301      	adds	r3, #1
 8015e46:	4a06      	ldr	r2, [pc, #24]	; (8015e60 <vPortFree+0xc0>)
 8015e48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8015e4a:	f7fe fba3 	bl	8014594 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8015e4e:	bf00      	nop
 8015e50:	3718      	adds	r7, #24
 8015e52:	46bd      	mov	sp, r7
 8015e54:	bd80      	pop	{r7, pc}
 8015e56:	bf00      	nop
 8015e58:	240066d0 	.word	0x240066d0
 8015e5c:	240066c0 	.word	0x240066c0
 8015e60:	240066cc 	.word	0x240066cc

08015e64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8015e64:	b480      	push	{r7}
 8015e66:	b085      	sub	sp, #20
 8015e68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8015e6a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8015e6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8015e70:	4b27      	ldr	r3, [pc, #156]	; (8015f10 <prvHeapInit+0xac>)
 8015e72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8015e74:	68fb      	ldr	r3, [r7, #12]
 8015e76:	f003 0307 	and.w	r3, r3, #7
 8015e7a:	2b00      	cmp	r3, #0
 8015e7c:	d00c      	beq.n	8015e98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8015e7e:	68fb      	ldr	r3, [r7, #12]
 8015e80:	3307      	adds	r3, #7
 8015e82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015e84:	68fb      	ldr	r3, [r7, #12]
 8015e86:	f023 0307 	bic.w	r3, r3, #7
 8015e8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8015e8c:	68ba      	ldr	r2, [r7, #8]
 8015e8e:	68fb      	ldr	r3, [r7, #12]
 8015e90:	1ad3      	subs	r3, r2, r3
 8015e92:	4a1f      	ldr	r2, [pc, #124]	; (8015f10 <prvHeapInit+0xac>)
 8015e94:	4413      	add	r3, r2
 8015e96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8015e98:	68fb      	ldr	r3, [r7, #12]
 8015e9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8015e9c:	4a1d      	ldr	r2, [pc, #116]	; (8015f14 <prvHeapInit+0xb0>)
 8015e9e:	687b      	ldr	r3, [r7, #4]
 8015ea0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8015ea2:	4b1c      	ldr	r3, [pc, #112]	; (8015f14 <prvHeapInit+0xb0>)
 8015ea4:	2200      	movs	r2, #0
 8015ea6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	68ba      	ldr	r2, [r7, #8]
 8015eac:	4413      	add	r3, r2
 8015eae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8015eb0:	2208      	movs	r2, #8
 8015eb2:	68fb      	ldr	r3, [r7, #12]
 8015eb4:	1a9b      	subs	r3, r3, r2
 8015eb6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015eb8:	68fb      	ldr	r3, [r7, #12]
 8015eba:	f023 0307 	bic.w	r3, r3, #7
 8015ebe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8015ec0:	68fb      	ldr	r3, [r7, #12]
 8015ec2:	4a15      	ldr	r2, [pc, #84]	; (8015f18 <prvHeapInit+0xb4>)
 8015ec4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8015ec6:	4b14      	ldr	r3, [pc, #80]	; (8015f18 <prvHeapInit+0xb4>)
 8015ec8:	681b      	ldr	r3, [r3, #0]
 8015eca:	2200      	movs	r2, #0
 8015ecc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8015ece:	4b12      	ldr	r3, [pc, #72]	; (8015f18 <prvHeapInit+0xb4>)
 8015ed0:	681b      	ldr	r3, [r3, #0]
 8015ed2:	2200      	movs	r2, #0
 8015ed4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8015ed6:	687b      	ldr	r3, [r7, #4]
 8015ed8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8015eda:	683b      	ldr	r3, [r7, #0]
 8015edc:	68fa      	ldr	r2, [r7, #12]
 8015ede:	1ad2      	subs	r2, r2, r3
 8015ee0:	683b      	ldr	r3, [r7, #0]
 8015ee2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8015ee4:	4b0c      	ldr	r3, [pc, #48]	; (8015f18 <prvHeapInit+0xb4>)
 8015ee6:	681a      	ldr	r2, [r3, #0]
 8015ee8:	683b      	ldr	r3, [r7, #0]
 8015eea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015eec:	683b      	ldr	r3, [r7, #0]
 8015eee:	685b      	ldr	r3, [r3, #4]
 8015ef0:	4a0a      	ldr	r2, [pc, #40]	; (8015f1c <prvHeapInit+0xb8>)
 8015ef2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015ef4:	683b      	ldr	r3, [r7, #0]
 8015ef6:	685b      	ldr	r3, [r3, #4]
 8015ef8:	4a09      	ldr	r2, [pc, #36]	; (8015f20 <prvHeapInit+0xbc>)
 8015efa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8015efc:	4b09      	ldr	r3, [pc, #36]	; (8015f24 <prvHeapInit+0xc0>)
 8015efe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8015f02:	601a      	str	r2, [r3, #0]
}
 8015f04:	bf00      	nop
 8015f06:	3714      	adds	r7, #20
 8015f08:	46bd      	mov	sp, r7
 8015f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f0e:	4770      	bx	lr
 8015f10:	24002ab4 	.word	0x24002ab4
 8015f14:	240066b4 	.word	0x240066b4
 8015f18:	240066bc 	.word	0x240066bc
 8015f1c:	240066c4 	.word	0x240066c4
 8015f20:	240066c0 	.word	0x240066c0
 8015f24:	240066d0 	.word	0x240066d0

08015f28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8015f28:	b480      	push	{r7}
 8015f2a:	b085      	sub	sp, #20
 8015f2c:	af00      	add	r7, sp, #0
 8015f2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8015f30:	4b28      	ldr	r3, [pc, #160]	; (8015fd4 <prvInsertBlockIntoFreeList+0xac>)
 8015f32:	60fb      	str	r3, [r7, #12]
 8015f34:	e002      	b.n	8015f3c <prvInsertBlockIntoFreeList+0x14>
 8015f36:	68fb      	ldr	r3, [r7, #12]
 8015f38:	681b      	ldr	r3, [r3, #0]
 8015f3a:	60fb      	str	r3, [r7, #12]
 8015f3c:	68fb      	ldr	r3, [r7, #12]
 8015f3e:	681b      	ldr	r3, [r3, #0]
 8015f40:	687a      	ldr	r2, [r7, #4]
 8015f42:	429a      	cmp	r2, r3
 8015f44:	d8f7      	bhi.n	8015f36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8015f46:	68fb      	ldr	r3, [r7, #12]
 8015f48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8015f4a:	68fb      	ldr	r3, [r7, #12]
 8015f4c:	685b      	ldr	r3, [r3, #4]
 8015f4e:	68ba      	ldr	r2, [r7, #8]
 8015f50:	4413      	add	r3, r2
 8015f52:	687a      	ldr	r2, [r7, #4]
 8015f54:	429a      	cmp	r2, r3
 8015f56:	d108      	bne.n	8015f6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015f58:	68fb      	ldr	r3, [r7, #12]
 8015f5a:	685a      	ldr	r2, [r3, #4]
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	685b      	ldr	r3, [r3, #4]
 8015f60:	441a      	add	r2, r3
 8015f62:	68fb      	ldr	r3, [r7, #12]
 8015f64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8015f66:	68fb      	ldr	r3, [r7, #12]
 8015f68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8015f6a:	687b      	ldr	r3, [r7, #4]
 8015f6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8015f6e:	687b      	ldr	r3, [r7, #4]
 8015f70:	685b      	ldr	r3, [r3, #4]
 8015f72:	68ba      	ldr	r2, [r7, #8]
 8015f74:	441a      	add	r2, r3
 8015f76:	68fb      	ldr	r3, [r7, #12]
 8015f78:	681b      	ldr	r3, [r3, #0]
 8015f7a:	429a      	cmp	r2, r3
 8015f7c:	d118      	bne.n	8015fb0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8015f7e:	68fb      	ldr	r3, [r7, #12]
 8015f80:	681a      	ldr	r2, [r3, #0]
 8015f82:	4b15      	ldr	r3, [pc, #84]	; (8015fd8 <prvInsertBlockIntoFreeList+0xb0>)
 8015f84:	681b      	ldr	r3, [r3, #0]
 8015f86:	429a      	cmp	r2, r3
 8015f88:	d00d      	beq.n	8015fa6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015f8a:	687b      	ldr	r3, [r7, #4]
 8015f8c:	685a      	ldr	r2, [r3, #4]
 8015f8e:	68fb      	ldr	r3, [r7, #12]
 8015f90:	681b      	ldr	r3, [r3, #0]
 8015f92:	685b      	ldr	r3, [r3, #4]
 8015f94:	441a      	add	r2, r3
 8015f96:	687b      	ldr	r3, [r7, #4]
 8015f98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8015f9a:	68fb      	ldr	r3, [r7, #12]
 8015f9c:	681b      	ldr	r3, [r3, #0]
 8015f9e:	681a      	ldr	r2, [r3, #0]
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	601a      	str	r2, [r3, #0]
 8015fa4:	e008      	b.n	8015fb8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8015fa6:	4b0c      	ldr	r3, [pc, #48]	; (8015fd8 <prvInsertBlockIntoFreeList+0xb0>)
 8015fa8:	681a      	ldr	r2, [r3, #0]
 8015faa:	687b      	ldr	r3, [r7, #4]
 8015fac:	601a      	str	r2, [r3, #0]
 8015fae:	e003      	b.n	8015fb8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8015fb0:	68fb      	ldr	r3, [r7, #12]
 8015fb2:	681a      	ldr	r2, [r3, #0]
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8015fb8:	68fa      	ldr	r2, [r7, #12]
 8015fba:	687b      	ldr	r3, [r7, #4]
 8015fbc:	429a      	cmp	r2, r3
 8015fbe:	d002      	beq.n	8015fc6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8015fc0:	68fb      	ldr	r3, [r7, #12]
 8015fc2:	687a      	ldr	r2, [r7, #4]
 8015fc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015fc6:	bf00      	nop
 8015fc8:	3714      	adds	r7, #20
 8015fca:	46bd      	mov	sp, r7
 8015fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fd0:	4770      	bx	lr
 8015fd2:	bf00      	nop
 8015fd4:	240066b4 	.word	0x240066b4
 8015fd8:	240066bc 	.word	0x240066bc

08015fdc <__errno>:
 8015fdc:	4b01      	ldr	r3, [pc, #4]	; (8015fe4 <__errno+0x8>)
 8015fde:	6818      	ldr	r0, [r3, #0]
 8015fe0:	4770      	bx	lr
 8015fe2:	bf00      	nop
 8015fe4:	24000098 	.word	0x24000098

08015fe8 <__libc_init_array>:
 8015fe8:	b570      	push	{r4, r5, r6, lr}
 8015fea:	4d0d      	ldr	r5, [pc, #52]	; (8016020 <__libc_init_array+0x38>)
 8015fec:	4c0d      	ldr	r4, [pc, #52]	; (8016024 <__libc_init_array+0x3c>)
 8015fee:	1b64      	subs	r4, r4, r5
 8015ff0:	10a4      	asrs	r4, r4, #2
 8015ff2:	2600      	movs	r6, #0
 8015ff4:	42a6      	cmp	r6, r4
 8015ff6:	d109      	bne.n	801600c <__libc_init_array+0x24>
 8015ff8:	4d0b      	ldr	r5, [pc, #44]	; (8016028 <__libc_init_array+0x40>)
 8015ffa:	4c0c      	ldr	r4, [pc, #48]	; (801602c <__libc_init_array+0x44>)
 8015ffc:	f000 fd2c 	bl	8016a58 <_init>
 8016000:	1b64      	subs	r4, r4, r5
 8016002:	10a4      	asrs	r4, r4, #2
 8016004:	2600      	movs	r6, #0
 8016006:	42a6      	cmp	r6, r4
 8016008:	d105      	bne.n	8016016 <__libc_init_array+0x2e>
 801600a:	bd70      	pop	{r4, r5, r6, pc}
 801600c:	f855 3b04 	ldr.w	r3, [r5], #4
 8016010:	4798      	blx	r3
 8016012:	3601      	adds	r6, #1
 8016014:	e7ee      	b.n	8015ff4 <__libc_init_array+0xc>
 8016016:	f855 3b04 	ldr.w	r3, [r5], #4
 801601a:	4798      	blx	r3
 801601c:	3601      	adds	r6, #1
 801601e:	e7f2      	b.n	8016006 <__libc_init_array+0x1e>
 8016020:	08016f10 	.word	0x08016f10
 8016024:	08016f10 	.word	0x08016f10
 8016028:	08016f10 	.word	0x08016f10
 801602c:	08016f14 	.word	0x08016f14

08016030 <memcpy>:
 8016030:	440a      	add	r2, r1
 8016032:	4291      	cmp	r1, r2
 8016034:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8016038:	d100      	bne.n	801603c <memcpy+0xc>
 801603a:	4770      	bx	lr
 801603c:	b510      	push	{r4, lr}
 801603e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016042:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016046:	4291      	cmp	r1, r2
 8016048:	d1f9      	bne.n	801603e <memcpy+0xe>
 801604a:	bd10      	pop	{r4, pc}

0801604c <memset>:
 801604c:	4402      	add	r2, r0
 801604e:	4603      	mov	r3, r0
 8016050:	4293      	cmp	r3, r2
 8016052:	d100      	bne.n	8016056 <memset+0xa>
 8016054:	4770      	bx	lr
 8016056:	f803 1b01 	strb.w	r1, [r3], #1
 801605a:	e7f9      	b.n	8016050 <memset+0x4>

0801605c <_puts_r>:
 801605c:	b570      	push	{r4, r5, r6, lr}
 801605e:	460e      	mov	r6, r1
 8016060:	4605      	mov	r5, r0
 8016062:	b118      	cbz	r0, 801606c <_puts_r+0x10>
 8016064:	6983      	ldr	r3, [r0, #24]
 8016066:	b90b      	cbnz	r3, 801606c <_puts_r+0x10>
 8016068:	f000 fa48 	bl	80164fc <__sinit>
 801606c:	69ab      	ldr	r3, [r5, #24]
 801606e:	68ac      	ldr	r4, [r5, #8]
 8016070:	b913      	cbnz	r3, 8016078 <_puts_r+0x1c>
 8016072:	4628      	mov	r0, r5
 8016074:	f000 fa42 	bl	80164fc <__sinit>
 8016078:	4b2c      	ldr	r3, [pc, #176]	; (801612c <_puts_r+0xd0>)
 801607a:	429c      	cmp	r4, r3
 801607c:	d120      	bne.n	80160c0 <_puts_r+0x64>
 801607e:	686c      	ldr	r4, [r5, #4]
 8016080:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016082:	07db      	lsls	r3, r3, #31
 8016084:	d405      	bmi.n	8016092 <_puts_r+0x36>
 8016086:	89a3      	ldrh	r3, [r4, #12]
 8016088:	0598      	lsls	r0, r3, #22
 801608a:	d402      	bmi.n	8016092 <_puts_r+0x36>
 801608c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801608e:	f000 fad3 	bl	8016638 <__retarget_lock_acquire_recursive>
 8016092:	89a3      	ldrh	r3, [r4, #12]
 8016094:	0719      	lsls	r1, r3, #28
 8016096:	d51d      	bpl.n	80160d4 <_puts_r+0x78>
 8016098:	6923      	ldr	r3, [r4, #16]
 801609a:	b1db      	cbz	r3, 80160d4 <_puts_r+0x78>
 801609c:	3e01      	subs	r6, #1
 801609e:	68a3      	ldr	r3, [r4, #8]
 80160a0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80160a4:	3b01      	subs	r3, #1
 80160a6:	60a3      	str	r3, [r4, #8]
 80160a8:	bb39      	cbnz	r1, 80160fa <_puts_r+0x9e>
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	da38      	bge.n	8016120 <_puts_r+0xc4>
 80160ae:	4622      	mov	r2, r4
 80160b0:	210a      	movs	r1, #10
 80160b2:	4628      	mov	r0, r5
 80160b4:	f000 f848 	bl	8016148 <__swbuf_r>
 80160b8:	3001      	adds	r0, #1
 80160ba:	d011      	beq.n	80160e0 <_puts_r+0x84>
 80160bc:	250a      	movs	r5, #10
 80160be:	e011      	b.n	80160e4 <_puts_r+0x88>
 80160c0:	4b1b      	ldr	r3, [pc, #108]	; (8016130 <_puts_r+0xd4>)
 80160c2:	429c      	cmp	r4, r3
 80160c4:	d101      	bne.n	80160ca <_puts_r+0x6e>
 80160c6:	68ac      	ldr	r4, [r5, #8]
 80160c8:	e7da      	b.n	8016080 <_puts_r+0x24>
 80160ca:	4b1a      	ldr	r3, [pc, #104]	; (8016134 <_puts_r+0xd8>)
 80160cc:	429c      	cmp	r4, r3
 80160ce:	bf08      	it	eq
 80160d0:	68ec      	ldreq	r4, [r5, #12]
 80160d2:	e7d5      	b.n	8016080 <_puts_r+0x24>
 80160d4:	4621      	mov	r1, r4
 80160d6:	4628      	mov	r0, r5
 80160d8:	f000 f888 	bl	80161ec <__swsetup_r>
 80160dc:	2800      	cmp	r0, #0
 80160de:	d0dd      	beq.n	801609c <_puts_r+0x40>
 80160e0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80160e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80160e6:	07da      	lsls	r2, r3, #31
 80160e8:	d405      	bmi.n	80160f6 <_puts_r+0x9a>
 80160ea:	89a3      	ldrh	r3, [r4, #12]
 80160ec:	059b      	lsls	r3, r3, #22
 80160ee:	d402      	bmi.n	80160f6 <_puts_r+0x9a>
 80160f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80160f2:	f000 faa2 	bl	801663a <__retarget_lock_release_recursive>
 80160f6:	4628      	mov	r0, r5
 80160f8:	bd70      	pop	{r4, r5, r6, pc}
 80160fa:	2b00      	cmp	r3, #0
 80160fc:	da04      	bge.n	8016108 <_puts_r+0xac>
 80160fe:	69a2      	ldr	r2, [r4, #24]
 8016100:	429a      	cmp	r2, r3
 8016102:	dc06      	bgt.n	8016112 <_puts_r+0xb6>
 8016104:	290a      	cmp	r1, #10
 8016106:	d004      	beq.n	8016112 <_puts_r+0xb6>
 8016108:	6823      	ldr	r3, [r4, #0]
 801610a:	1c5a      	adds	r2, r3, #1
 801610c:	6022      	str	r2, [r4, #0]
 801610e:	7019      	strb	r1, [r3, #0]
 8016110:	e7c5      	b.n	801609e <_puts_r+0x42>
 8016112:	4622      	mov	r2, r4
 8016114:	4628      	mov	r0, r5
 8016116:	f000 f817 	bl	8016148 <__swbuf_r>
 801611a:	3001      	adds	r0, #1
 801611c:	d1bf      	bne.n	801609e <_puts_r+0x42>
 801611e:	e7df      	b.n	80160e0 <_puts_r+0x84>
 8016120:	6823      	ldr	r3, [r4, #0]
 8016122:	250a      	movs	r5, #10
 8016124:	1c5a      	adds	r2, r3, #1
 8016126:	6022      	str	r2, [r4, #0]
 8016128:	701d      	strb	r5, [r3, #0]
 801612a:	e7db      	b.n	80160e4 <_puts_r+0x88>
 801612c:	08016ec8 	.word	0x08016ec8
 8016130:	08016ee8 	.word	0x08016ee8
 8016134:	08016ea8 	.word	0x08016ea8

08016138 <puts>:
 8016138:	4b02      	ldr	r3, [pc, #8]	; (8016144 <puts+0xc>)
 801613a:	4601      	mov	r1, r0
 801613c:	6818      	ldr	r0, [r3, #0]
 801613e:	f7ff bf8d 	b.w	801605c <_puts_r>
 8016142:	bf00      	nop
 8016144:	24000098 	.word	0x24000098

08016148 <__swbuf_r>:
 8016148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801614a:	460e      	mov	r6, r1
 801614c:	4614      	mov	r4, r2
 801614e:	4605      	mov	r5, r0
 8016150:	b118      	cbz	r0, 801615a <__swbuf_r+0x12>
 8016152:	6983      	ldr	r3, [r0, #24]
 8016154:	b90b      	cbnz	r3, 801615a <__swbuf_r+0x12>
 8016156:	f000 f9d1 	bl	80164fc <__sinit>
 801615a:	4b21      	ldr	r3, [pc, #132]	; (80161e0 <__swbuf_r+0x98>)
 801615c:	429c      	cmp	r4, r3
 801615e:	d12b      	bne.n	80161b8 <__swbuf_r+0x70>
 8016160:	686c      	ldr	r4, [r5, #4]
 8016162:	69a3      	ldr	r3, [r4, #24]
 8016164:	60a3      	str	r3, [r4, #8]
 8016166:	89a3      	ldrh	r3, [r4, #12]
 8016168:	071a      	lsls	r2, r3, #28
 801616a:	d52f      	bpl.n	80161cc <__swbuf_r+0x84>
 801616c:	6923      	ldr	r3, [r4, #16]
 801616e:	b36b      	cbz	r3, 80161cc <__swbuf_r+0x84>
 8016170:	6923      	ldr	r3, [r4, #16]
 8016172:	6820      	ldr	r0, [r4, #0]
 8016174:	1ac0      	subs	r0, r0, r3
 8016176:	6963      	ldr	r3, [r4, #20]
 8016178:	b2f6      	uxtb	r6, r6
 801617a:	4283      	cmp	r3, r0
 801617c:	4637      	mov	r7, r6
 801617e:	dc04      	bgt.n	801618a <__swbuf_r+0x42>
 8016180:	4621      	mov	r1, r4
 8016182:	4628      	mov	r0, r5
 8016184:	f000 f926 	bl	80163d4 <_fflush_r>
 8016188:	bb30      	cbnz	r0, 80161d8 <__swbuf_r+0x90>
 801618a:	68a3      	ldr	r3, [r4, #8]
 801618c:	3b01      	subs	r3, #1
 801618e:	60a3      	str	r3, [r4, #8]
 8016190:	6823      	ldr	r3, [r4, #0]
 8016192:	1c5a      	adds	r2, r3, #1
 8016194:	6022      	str	r2, [r4, #0]
 8016196:	701e      	strb	r6, [r3, #0]
 8016198:	6963      	ldr	r3, [r4, #20]
 801619a:	3001      	adds	r0, #1
 801619c:	4283      	cmp	r3, r0
 801619e:	d004      	beq.n	80161aa <__swbuf_r+0x62>
 80161a0:	89a3      	ldrh	r3, [r4, #12]
 80161a2:	07db      	lsls	r3, r3, #31
 80161a4:	d506      	bpl.n	80161b4 <__swbuf_r+0x6c>
 80161a6:	2e0a      	cmp	r6, #10
 80161a8:	d104      	bne.n	80161b4 <__swbuf_r+0x6c>
 80161aa:	4621      	mov	r1, r4
 80161ac:	4628      	mov	r0, r5
 80161ae:	f000 f911 	bl	80163d4 <_fflush_r>
 80161b2:	b988      	cbnz	r0, 80161d8 <__swbuf_r+0x90>
 80161b4:	4638      	mov	r0, r7
 80161b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80161b8:	4b0a      	ldr	r3, [pc, #40]	; (80161e4 <__swbuf_r+0x9c>)
 80161ba:	429c      	cmp	r4, r3
 80161bc:	d101      	bne.n	80161c2 <__swbuf_r+0x7a>
 80161be:	68ac      	ldr	r4, [r5, #8]
 80161c0:	e7cf      	b.n	8016162 <__swbuf_r+0x1a>
 80161c2:	4b09      	ldr	r3, [pc, #36]	; (80161e8 <__swbuf_r+0xa0>)
 80161c4:	429c      	cmp	r4, r3
 80161c6:	bf08      	it	eq
 80161c8:	68ec      	ldreq	r4, [r5, #12]
 80161ca:	e7ca      	b.n	8016162 <__swbuf_r+0x1a>
 80161cc:	4621      	mov	r1, r4
 80161ce:	4628      	mov	r0, r5
 80161d0:	f000 f80c 	bl	80161ec <__swsetup_r>
 80161d4:	2800      	cmp	r0, #0
 80161d6:	d0cb      	beq.n	8016170 <__swbuf_r+0x28>
 80161d8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80161dc:	e7ea      	b.n	80161b4 <__swbuf_r+0x6c>
 80161de:	bf00      	nop
 80161e0:	08016ec8 	.word	0x08016ec8
 80161e4:	08016ee8 	.word	0x08016ee8
 80161e8:	08016ea8 	.word	0x08016ea8

080161ec <__swsetup_r>:
 80161ec:	4b32      	ldr	r3, [pc, #200]	; (80162b8 <__swsetup_r+0xcc>)
 80161ee:	b570      	push	{r4, r5, r6, lr}
 80161f0:	681d      	ldr	r5, [r3, #0]
 80161f2:	4606      	mov	r6, r0
 80161f4:	460c      	mov	r4, r1
 80161f6:	b125      	cbz	r5, 8016202 <__swsetup_r+0x16>
 80161f8:	69ab      	ldr	r3, [r5, #24]
 80161fa:	b913      	cbnz	r3, 8016202 <__swsetup_r+0x16>
 80161fc:	4628      	mov	r0, r5
 80161fe:	f000 f97d 	bl	80164fc <__sinit>
 8016202:	4b2e      	ldr	r3, [pc, #184]	; (80162bc <__swsetup_r+0xd0>)
 8016204:	429c      	cmp	r4, r3
 8016206:	d10f      	bne.n	8016228 <__swsetup_r+0x3c>
 8016208:	686c      	ldr	r4, [r5, #4]
 801620a:	89a3      	ldrh	r3, [r4, #12]
 801620c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016210:	0719      	lsls	r1, r3, #28
 8016212:	d42c      	bmi.n	801626e <__swsetup_r+0x82>
 8016214:	06dd      	lsls	r5, r3, #27
 8016216:	d411      	bmi.n	801623c <__swsetup_r+0x50>
 8016218:	2309      	movs	r3, #9
 801621a:	6033      	str	r3, [r6, #0]
 801621c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8016220:	81a3      	strh	r3, [r4, #12]
 8016222:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016226:	e03e      	b.n	80162a6 <__swsetup_r+0xba>
 8016228:	4b25      	ldr	r3, [pc, #148]	; (80162c0 <__swsetup_r+0xd4>)
 801622a:	429c      	cmp	r4, r3
 801622c:	d101      	bne.n	8016232 <__swsetup_r+0x46>
 801622e:	68ac      	ldr	r4, [r5, #8]
 8016230:	e7eb      	b.n	801620a <__swsetup_r+0x1e>
 8016232:	4b24      	ldr	r3, [pc, #144]	; (80162c4 <__swsetup_r+0xd8>)
 8016234:	429c      	cmp	r4, r3
 8016236:	bf08      	it	eq
 8016238:	68ec      	ldreq	r4, [r5, #12]
 801623a:	e7e6      	b.n	801620a <__swsetup_r+0x1e>
 801623c:	0758      	lsls	r0, r3, #29
 801623e:	d512      	bpl.n	8016266 <__swsetup_r+0x7a>
 8016240:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016242:	b141      	cbz	r1, 8016256 <__swsetup_r+0x6a>
 8016244:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016248:	4299      	cmp	r1, r3
 801624a:	d002      	beq.n	8016252 <__swsetup_r+0x66>
 801624c:	4630      	mov	r0, r6
 801624e:	f000 fa5b 	bl	8016708 <_free_r>
 8016252:	2300      	movs	r3, #0
 8016254:	6363      	str	r3, [r4, #52]	; 0x34
 8016256:	89a3      	ldrh	r3, [r4, #12]
 8016258:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801625c:	81a3      	strh	r3, [r4, #12]
 801625e:	2300      	movs	r3, #0
 8016260:	6063      	str	r3, [r4, #4]
 8016262:	6923      	ldr	r3, [r4, #16]
 8016264:	6023      	str	r3, [r4, #0]
 8016266:	89a3      	ldrh	r3, [r4, #12]
 8016268:	f043 0308 	orr.w	r3, r3, #8
 801626c:	81a3      	strh	r3, [r4, #12]
 801626e:	6923      	ldr	r3, [r4, #16]
 8016270:	b94b      	cbnz	r3, 8016286 <__swsetup_r+0x9a>
 8016272:	89a3      	ldrh	r3, [r4, #12]
 8016274:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8016278:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801627c:	d003      	beq.n	8016286 <__swsetup_r+0x9a>
 801627e:	4621      	mov	r1, r4
 8016280:	4630      	mov	r0, r6
 8016282:	f000 fa01 	bl	8016688 <__smakebuf_r>
 8016286:	89a0      	ldrh	r0, [r4, #12]
 8016288:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801628c:	f010 0301 	ands.w	r3, r0, #1
 8016290:	d00a      	beq.n	80162a8 <__swsetup_r+0xbc>
 8016292:	2300      	movs	r3, #0
 8016294:	60a3      	str	r3, [r4, #8]
 8016296:	6963      	ldr	r3, [r4, #20]
 8016298:	425b      	negs	r3, r3
 801629a:	61a3      	str	r3, [r4, #24]
 801629c:	6923      	ldr	r3, [r4, #16]
 801629e:	b943      	cbnz	r3, 80162b2 <__swsetup_r+0xc6>
 80162a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80162a4:	d1ba      	bne.n	801621c <__swsetup_r+0x30>
 80162a6:	bd70      	pop	{r4, r5, r6, pc}
 80162a8:	0781      	lsls	r1, r0, #30
 80162aa:	bf58      	it	pl
 80162ac:	6963      	ldrpl	r3, [r4, #20]
 80162ae:	60a3      	str	r3, [r4, #8]
 80162b0:	e7f4      	b.n	801629c <__swsetup_r+0xb0>
 80162b2:	2000      	movs	r0, #0
 80162b4:	e7f7      	b.n	80162a6 <__swsetup_r+0xba>
 80162b6:	bf00      	nop
 80162b8:	24000098 	.word	0x24000098
 80162bc:	08016ec8 	.word	0x08016ec8
 80162c0:	08016ee8 	.word	0x08016ee8
 80162c4:	08016ea8 	.word	0x08016ea8

080162c8 <__sflush_r>:
 80162c8:	898a      	ldrh	r2, [r1, #12]
 80162ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80162ce:	4605      	mov	r5, r0
 80162d0:	0710      	lsls	r0, r2, #28
 80162d2:	460c      	mov	r4, r1
 80162d4:	d458      	bmi.n	8016388 <__sflush_r+0xc0>
 80162d6:	684b      	ldr	r3, [r1, #4]
 80162d8:	2b00      	cmp	r3, #0
 80162da:	dc05      	bgt.n	80162e8 <__sflush_r+0x20>
 80162dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80162de:	2b00      	cmp	r3, #0
 80162e0:	dc02      	bgt.n	80162e8 <__sflush_r+0x20>
 80162e2:	2000      	movs	r0, #0
 80162e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80162e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80162ea:	2e00      	cmp	r6, #0
 80162ec:	d0f9      	beq.n	80162e2 <__sflush_r+0x1a>
 80162ee:	2300      	movs	r3, #0
 80162f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80162f4:	682f      	ldr	r7, [r5, #0]
 80162f6:	602b      	str	r3, [r5, #0]
 80162f8:	d032      	beq.n	8016360 <__sflush_r+0x98>
 80162fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80162fc:	89a3      	ldrh	r3, [r4, #12]
 80162fe:	075a      	lsls	r2, r3, #29
 8016300:	d505      	bpl.n	801630e <__sflush_r+0x46>
 8016302:	6863      	ldr	r3, [r4, #4]
 8016304:	1ac0      	subs	r0, r0, r3
 8016306:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016308:	b10b      	cbz	r3, 801630e <__sflush_r+0x46>
 801630a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801630c:	1ac0      	subs	r0, r0, r3
 801630e:	2300      	movs	r3, #0
 8016310:	4602      	mov	r2, r0
 8016312:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016314:	6a21      	ldr	r1, [r4, #32]
 8016316:	4628      	mov	r0, r5
 8016318:	47b0      	blx	r6
 801631a:	1c43      	adds	r3, r0, #1
 801631c:	89a3      	ldrh	r3, [r4, #12]
 801631e:	d106      	bne.n	801632e <__sflush_r+0x66>
 8016320:	6829      	ldr	r1, [r5, #0]
 8016322:	291d      	cmp	r1, #29
 8016324:	d82c      	bhi.n	8016380 <__sflush_r+0xb8>
 8016326:	4a2a      	ldr	r2, [pc, #168]	; (80163d0 <__sflush_r+0x108>)
 8016328:	40ca      	lsrs	r2, r1
 801632a:	07d6      	lsls	r6, r2, #31
 801632c:	d528      	bpl.n	8016380 <__sflush_r+0xb8>
 801632e:	2200      	movs	r2, #0
 8016330:	6062      	str	r2, [r4, #4]
 8016332:	04d9      	lsls	r1, r3, #19
 8016334:	6922      	ldr	r2, [r4, #16]
 8016336:	6022      	str	r2, [r4, #0]
 8016338:	d504      	bpl.n	8016344 <__sflush_r+0x7c>
 801633a:	1c42      	adds	r2, r0, #1
 801633c:	d101      	bne.n	8016342 <__sflush_r+0x7a>
 801633e:	682b      	ldr	r3, [r5, #0]
 8016340:	b903      	cbnz	r3, 8016344 <__sflush_r+0x7c>
 8016342:	6560      	str	r0, [r4, #84]	; 0x54
 8016344:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016346:	602f      	str	r7, [r5, #0]
 8016348:	2900      	cmp	r1, #0
 801634a:	d0ca      	beq.n	80162e2 <__sflush_r+0x1a>
 801634c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016350:	4299      	cmp	r1, r3
 8016352:	d002      	beq.n	801635a <__sflush_r+0x92>
 8016354:	4628      	mov	r0, r5
 8016356:	f000 f9d7 	bl	8016708 <_free_r>
 801635a:	2000      	movs	r0, #0
 801635c:	6360      	str	r0, [r4, #52]	; 0x34
 801635e:	e7c1      	b.n	80162e4 <__sflush_r+0x1c>
 8016360:	6a21      	ldr	r1, [r4, #32]
 8016362:	2301      	movs	r3, #1
 8016364:	4628      	mov	r0, r5
 8016366:	47b0      	blx	r6
 8016368:	1c41      	adds	r1, r0, #1
 801636a:	d1c7      	bne.n	80162fc <__sflush_r+0x34>
 801636c:	682b      	ldr	r3, [r5, #0]
 801636e:	2b00      	cmp	r3, #0
 8016370:	d0c4      	beq.n	80162fc <__sflush_r+0x34>
 8016372:	2b1d      	cmp	r3, #29
 8016374:	d001      	beq.n	801637a <__sflush_r+0xb2>
 8016376:	2b16      	cmp	r3, #22
 8016378:	d101      	bne.n	801637e <__sflush_r+0xb6>
 801637a:	602f      	str	r7, [r5, #0]
 801637c:	e7b1      	b.n	80162e2 <__sflush_r+0x1a>
 801637e:	89a3      	ldrh	r3, [r4, #12]
 8016380:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016384:	81a3      	strh	r3, [r4, #12]
 8016386:	e7ad      	b.n	80162e4 <__sflush_r+0x1c>
 8016388:	690f      	ldr	r7, [r1, #16]
 801638a:	2f00      	cmp	r7, #0
 801638c:	d0a9      	beq.n	80162e2 <__sflush_r+0x1a>
 801638e:	0793      	lsls	r3, r2, #30
 8016390:	680e      	ldr	r6, [r1, #0]
 8016392:	bf08      	it	eq
 8016394:	694b      	ldreq	r3, [r1, #20]
 8016396:	600f      	str	r7, [r1, #0]
 8016398:	bf18      	it	ne
 801639a:	2300      	movne	r3, #0
 801639c:	eba6 0807 	sub.w	r8, r6, r7
 80163a0:	608b      	str	r3, [r1, #8]
 80163a2:	f1b8 0f00 	cmp.w	r8, #0
 80163a6:	dd9c      	ble.n	80162e2 <__sflush_r+0x1a>
 80163a8:	6a21      	ldr	r1, [r4, #32]
 80163aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80163ac:	4643      	mov	r3, r8
 80163ae:	463a      	mov	r2, r7
 80163b0:	4628      	mov	r0, r5
 80163b2:	47b0      	blx	r6
 80163b4:	2800      	cmp	r0, #0
 80163b6:	dc06      	bgt.n	80163c6 <__sflush_r+0xfe>
 80163b8:	89a3      	ldrh	r3, [r4, #12]
 80163ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80163be:	81a3      	strh	r3, [r4, #12]
 80163c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80163c4:	e78e      	b.n	80162e4 <__sflush_r+0x1c>
 80163c6:	4407      	add	r7, r0
 80163c8:	eba8 0800 	sub.w	r8, r8, r0
 80163cc:	e7e9      	b.n	80163a2 <__sflush_r+0xda>
 80163ce:	bf00      	nop
 80163d0:	20400001 	.word	0x20400001

080163d4 <_fflush_r>:
 80163d4:	b538      	push	{r3, r4, r5, lr}
 80163d6:	690b      	ldr	r3, [r1, #16]
 80163d8:	4605      	mov	r5, r0
 80163da:	460c      	mov	r4, r1
 80163dc:	b913      	cbnz	r3, 80163e4 <_fflush_r+0x10>
 80163de:	2500      	movs	r5, #0
 80163e0:	4628      	mov	r0, r5
 80163e2:	bd38      	pop	{r3, r4, r5, pc}
 80163e4:	b118      	cbz	r0, 80163ee <_fflush_r+0x1a>
 80163e6:	6983      	ldr	r3, [r0, #24]
 80163e8:	b90b      	cbnz	r3, 80163ee <_fflush_r+0x1a>
 80163ea:	f000 f887 	bl	80164fc <__sinit>
 80163ee:	4b14      	ldr	r3, [pc, #80]	; (8016440 <_fflush_r+0x6c>)
 80163f0:	429c      	cmp	r4, r3
 80163f2:	d11b      	bne.n	801642c <_fflush_r+0x58>
 80163f4:	686c      	ldr	r4, [r5, #4]
 80163f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80163fa:	2b00      	cmp	r3, #0
 80163fc:	d0ef      	beq.n	80163de <_fflush_r+0xa>
 80163fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016400:	07d0      	lsls	r0, r2, #31
 8016402:	d404      	bmi.n	801640e <_fflush_r+0x3a>
 8016404:	0599      	lsls	r1, r3, #22
 8016406:	d402      	bmi.n	801640e <_fflush_r+0x3a>
 8016408:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801640a:	f000 f915 	bl	8016638 <__retarget_lock_acquire_recursive>
 801640e:	4628      	mov	r0, r5
 8016410:	4621      	mov	r1, r4
 8016412:	f7ff ff59 	bl	80162c8 <__sflush_r>
 8016416:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016418:	07da      	lsls	r2, r3, #31
 801641a:	4605      	mov	r5, r0
 801641c:	d4e0      	bmi.n	80163e0 <_fflush_r+0xc>
 801641e:	89a3      	ldrh	r3, [r4, #12]
 8016420:	059b      	lsls	r3, r3, #22
 8016422:	d4dd      	bmi.n	80163e0 <_fflush_r+0xc>
 8016424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016426:	f000 f908 	bl	801663a <__retarget_lock_release_recursive>
 801642a:	e7d9      	b.n	80163e0 <_fflush_r+0xc>
 801642c:	4b05      	ldr	r3, [pc, #20]	; (8016444 <_fflush_r+0x70>)
 801642e:	429c      	cmp	r4, r3
 8016430:	d101      	bne.n	8016436 <_fflush_r+0x62>
 8016432:	68ac      	ldr	r4, [r5, #8]
 8016434:	e7df      	b.n	80163f6 <_fflush_r+0x22>
 8016436:	4b04      	ldr	r3, [pc, #16]	; (8016448 <_fflush_r+0x74>)
 8016438:	429c      	cmp	r4, r3
 801643a:	bf08      	it	eq
 801643c:	68ec      	ldreq	r4, [r5, #12]
 801643e:	e7da      	b.n	80163f6 <_fflush_r+0x22>
 8016440:	08016ec8 	.word	0x08016ec8
 8016444:	08016ee8 	.word	0x08016ee8
 8016448:	08016ea8 	.word	0x08016ea8

0801644c <std>:
 801644c:	2300      	movs	r3, #0
 801644e:	b510      	push	{r4, lr}
 8016450:	4604      	mov	r4, r0
 8016452:	e9c0 3300 	strd	r3, r3, [r0]
 8016456:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801645a:	6083      	str	r3, [r0, #8]
 801645c:	8181      	strh	r1, [r0, #12]
 801645e:	6643      	str	r3, [r0, #100]	; 0x64
 8016460:	81c2      	strh	r2, [r0, #14]
 8016462:	6183      	str	r3, [r0, #24]
 8016464:	4619      	mov	r1, r3
 8016466:	2208      	movs	r2, #8
 8016468:	305c      	adds	r0, #92	; 0x5c
 801646a:	f7ff fdef 	bl	801604c <memset>
 801646e:	4b05      	ldr	r3, [pc, #20]	; (8016484 <std+0x38>)
 8016470:	6263      	str	r3, [r4, #36]	; 0x24
 8016472:	4b05      	ldr	r3, [pc, #20]	; (8016488 <std+0x3c>)
 8016474:	62a3      	str	r3, [r4, #40]	; 0x28
 8016476:	4b05      	ldr	r3, [pc, #20]	; (801648c <std+0x40>)
 8016478:	62e3      	str	r3, [r4, #44]	; 0x2c
 801647a:	4b05      	ldr	r3, [pc, #20]	; (8016490 <std+0x44>)
 801647c:	6224      	str	r4, [r4, #32]
 801647e:	6323      	str	r3, [r4, #48]	; 0x30
 8016480:	bd10      	pop	{r4, pc}
 8016482:	bf00      	nop
 8016484:	080168e9 	.word	0x080168e9
 8016488:	0801690b 	.word	0x0801690b
 801648c:	08016943 	.word	0x08016943
 8016490:	08016967 	.word	0x08016967

08016494 <_cleanup_r>:
 8016494:	4901      	ldr	r1, [pc, #4]	; (801649c <_cleanup_r+0x8>)
 8016496:	f000 b8af 	b.w	80165f8 <_fwalk_reent>
 801649a:	bf00      	nop
 801649c:	080163d5 	.word	0x080163d5

080164a0 <__sfmoreglue>:
 80164a0:	b570      	push	{r4, r5, r6, lr}
 80164a2:	2268      	movs	r2, #104	; 0x68
 80164a4:	1e4d      	subs	r5, r1, #1
 80164a6:	4355      	muls	r5, r2
 80164a8:	460e      	mov	r6, r1
 80164aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80164ae:	f000 f997 	bl	80167e0 <_malloc_r>
 80164b2:	4604      	mov	r4, r0
 80164b4:	b140      	cbz	r0, 80164c8 <__sfmoreglue+0x28>
 80164b6:	2100      	movs	r1, #0
 80164b8:	e9c0 1600 	strd	r1, r6, [r0]
 80164bc:	300c      	adds	r0, #12
 80164be:	60a0      	str	r0, [r4, #8]
 80164c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80164c4:	f7ff fdc2 	bl	801604c <memset>
 80164c8:	4620      	mov	r0, r4
 80164ca:	bd70      	pop	{r4, r5, r6, pc}

080164cc <__sfp_lock_acquire>:
 80164cc:	4801      	ldr	r0, [pc, #4]	; (80164d4 <__sfp_lock_acquire+0x8>)
 80164ce:	f000 b8b3 	b.w	8016638 <__retarget_lock_acquire_recursive>
 80164d2:	bf00      	nop
 80164d4:	240066d5 	.word	0x240066d5

080164d8 <__sfp_lock_release>:
 80164d8:	4801      	ldr	r0, [pc, #4]	; (80164e0 <__sfp_lock_release+0x8>)
 80164da:	f000 b8ae 	b.w	801663a <__retarget_lock_release_recursive>
 80164de:	bf00      	nop
 80164e0:	240066d5 	.word	0x240066d5

080164e4 <__sinit_lock_acquire>:
 80164e4:	4801      	ldr	r0, [pc, #4]	; (80164ec <__sinit_lock_acquire+0x8>)
 80164e6:	f000 b8a7 	b.w	8016638 <__retarget_lock_acquire_recursive>
 80164ea:	bf00      	nop
 80164ec:	240066d6 	.word	0x240066d6

080164f0 <__sinit_lock_release>:
 80164f0:	4801      	ldr	r0, [pc, #4]	; (80164f8 <__sinit_lock_release+0x8>)
 80164f2:	f000 b8a2 	b.w	801663a <__retarget_lock_release_recursive>
 80164f6:	bf00      	nop
 80164f8:	240066d6 	.word	0x240066d6

080164fc <__sinit>:
 80164fc:	b510      	push	{r4, lr}
 80164fe:	4604      	mov	r4, r0
 8016500:	f7ff fff0 	bl	80164e4 <__sinit_lock_acquire>
 8016504:	69a3      	ldr	r3, [r4, #24]
 8016506:	b11b      	cbz	r3, 8016510 <__sinit+0x14>
 8016508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801650c:	f7ff bff0 	b.w	80164f0 <__sinit_lock_release>
 8016510:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8016514:	6523      	str	r3, [r4, #80]	; 0x50
 8016516:	4b13      	ldr	r3, [pc, #76]	; (8016564 <__sinit+0x68>)
 8016518:	4a13      	ldr	r2, [pc, #76]	; (8016568 <__sinit+0x6c>)
 801651a:	681b      	ldr	r3, [r3, #0]
 801651c:	62a2      	str	r2, [r4, #40]	; 0x28
 801651e:	42a3      	cmp	r3, r4
 8016520:	bf04      	itt	eq
 8016522:	2301      	moveq	r3, #1
 8016524:	61a3      	streq	r3, [r4, #24]
 8016526:	4620      	mov	r0, r4
 8016528:	f000 f820 	bl	801656c <__sfp>
 801652c:	6060      	str	r0, [r4, #4]
 801652e:	4620      	mov	r0, r4
 8016530:	f000 f81c 	bl	801656c <__sfp>
 8016534:	60a0      	str	r0, [r4, #8]
 8016536:	4620      	mov	r0, r4
 8016538:	f000 f818 	bl	801656c <__sfp>
 801653c:	2200      	movs	r2, #0
 801653e:	60e0      	str	r0, [r4, #12]
 8016540:	2104      	movs	r1, #4
 8016542:	6860      	ldr	r0, [r4, #4]
 8016544:	f7ff ff82 	bl	801644c <std>
 8016548:	68a0      	ldr	r0, [r4, #8]
 801654a:	2201      	movs	r2, #1
 801654c:	2109      	movs	r1, #9
 801654e:	f7ff ff7d 	bl	801644c <std>
 8016552:	68e0      	ldr	r0, [r4, #12]
 8016554:	2202      	movs	r2, #2
 8016556:	2112      	movs	r1, #18
 8016558:	f7ff ff78 	bl	801644c <std>
 801655c:	2301      	movs	r3, #1
 801655e:	61a3      	str	r3, [r4, #24]
 8016560:	e7d2      	b.n	8016508 <__sinit+0xc>
 8016562:	bf00      	nop
 8016564:	08016ea4 	.word	0x08016ea4
 8016568:	08016495 	.word	0x08016495

0801656c <__sfp>:
 801656c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801656e:	4607      	mov	r7, r0
 8016570:	f7ff ffac 	bl	80164cc <__sfp_lock_acquire>
 8016574:	4b1e      	ldr	r3, [pc, #120]	; (80165f0 <__sfp+0x84>)
 8016576:	681e      	ldr	r6, [r3, #0]
 8016578:	69b3      	ldr	r3, [r6, #24]
 801657a:	b913      	cbnz	r3, 8016582 <__sfp+0x16>
 801657c:	4630      	mov	r0, r6
 801657e:	f7ff ffbd 	bl	80164fc <__sinit>
 8016582:	3648      	adds	r6, #72	; 0x48
 8016584:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8016588:	3b01      	subs	r3, #1
 801658a:	d503      	bpl.n	8016594 <__sfp+0x28>
 801658c:	6833      	ldr	r3, [r6, #0]
 801658e:	b30b      	cbz	r3, 80165d4 <__sfp+0x68>
 8016590:	6836      	ldr	r6, [r6, #0]
 8016592:	e7f7      	b.n	8016584 <__sfp+0x18>
 8016594:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8016598:	b9d5      	cbnz	r5, 80165d0 <__sfp+0x64>
 801659a:	4b16      	ldr	r3, [pc, #88]	; (80165f4 <__sfp+0x88>)
 801659c:	60e3      	str	r3, [r4, #12]
 801659e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80165a2:	6665      	str	r5, [r4, #100]	; 0x64
 80165a4:	f000 f847 	bl	8016636 <__retarget_lock_init_recursive>
 80165a8:	f7ff ff96 	bl	80164d8 <__sfp_lock_release>
 80165ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80165b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80165b4:	6025      	str	r5, [r4, #0]
 80165b6:	61a5      	str	r5, [r4, #24]
 80165b8:	2208      	movs	r2, #8
 80165ba:	4629      	mov	r1, r5
 80165bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80165c0:	f7ff fd44 	bl	801604c <memset>
 80165c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80165c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80165cc:	4620      	mov	r0, r4
 80165ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80165d0:	3468      	adds	r4, #104	; 0x68
 80165d2:	e7d9      	b.n	8016588 <__sfp+0x1c>
 80165d4:	2104      	movs	r1, #4
 80165d6:	4638      	mov	r0, r7
 80165d8:	f7ff ff62 	bl	80164a0 <__sfmoreglue>
 80165dc:	4604      	mov	r4, r0
 80165de:	6030      	str	r0, [r6, #0]
 80165e0:	2800      	cmp	r0, #0
 80165e2:	d1d5      	bne.n	8016590 <__sfp+0x24>
 80165e4:	f7ff ff78 	bl	80164d8 <__sfp_lock_release>
 80165e8:	230c      	movs	r3, #12
 80165ea:	603b      	str	r3, [r7, #0]
 80165ec:	e7ee      	b.n	80165cc <__sfp+0x60>
 80165ee:	bf00      	nop
 80165f0:	08016ea4 	.word	0x08016ea4
 80165f4:	ffff0001 	.word	0xffff0001

080165f8 <_fwalk_reent>:
 80165f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80165fc:	4606      	mov	r6, r0
 80165fe:	4688      	mov	r8, r1
 8016600:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8016604:	2700      	movs	r7, #0
 8016606:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801660a:	f1b9 0901 	subs.w	r9, r9, #1
 801660e:	d505      	bpl.n	801661c <_fwalk_reent+0x24>
 8016610:	6824      	ldr	r4, [r4, #0]
 8016612:	2c00      	cmp	r4, #0
 8016614:	d1f7      	bne.n	8016606 <_fwalk_reent+0xe>
 8016616:	4638      	mov	r0, r7
 8016618:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801661c:	89ab      	ldrh	r3, [r5, #12]
 801661e:	2b01      	cmp	r3, #1
 8016620:	d907      	bls.n	8016632 <_fwalk_reent+0x3a>
 8016622:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016626:	3301      	adds	r3, #1
 8016628:	d003      	beq.n	8016632 <_fwalk_reent+0x3a>
 801662a:	4629      	mov	r1, r5
 801662c:	4630      	mov	r0, r6
 801662e:	47c0      	blx	r8
 8016630:	4307      	orrs	r7, r0
 8016632:	3568      	adds	r5, #104	; 0x68
 8016634:	e7e9      	b.n	801660a <_fwalk_reent+0x12>

08016636 <__retarget_lock_init_recursive>:
 8016636:	4770      	bx	lr

08016638 <__retarget_lock_acquire_recursive>:
 8016638:	4770      	bx	lr

0801663a <__retarget_lock_release_recursive>:
 801663a:	4770      	bx	lr

0801663c <__swhatbuf_r>:
 801663c:	b570      	push	{r4, r5, r6, lr}
 801663e:	460e      	mov	r6, r1
 8016640:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016644:	2900      	cmp	r1, #0
 8016646:	b096      	sub	sp, #88	; 0x58
 8016648:	4614      	mov	r4, r2
 801664a:	461d      	mov	r5, r3
 801664c:	da08      	bge.n	8016660 <__swhatbuf_r+0x24>
 801664e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8016652:	2200      	movs	r2, #0
 8016654:	602a      	str	r2, [r5, #0]
 8016656:	061a      	lsls	r2, r3, #24
 8016658:	d410      	bmi.n	801667c <__swhatbuf_r+0x40>
 801665a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801665e:	e00e      	b.n	801667e <__swhatbuf_r+0x42>
 8016660:	466a      	mov	r2, sp
 8016662:	f000 f9a7 	bl	80169b4 <_fstat_r>
 8016666:	2800      	cmp	r0, #0
 8016668:	dbf1      	blt.n	801664e <__swhatbuf_r+0x12>
 801666a:	9a01      	ldr	r2, [sp, #4]
 801666c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8016670:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8016674:	425a      	negs	r2, r3
 8016676:	415a      	adcs	r2, r3
 8016678:	602a      	str	r2, [r5, #0]
 801667a:	e7ee      	b.n	801665a <__swhatbuf_r+0x1e>
 801667c:	2340      	movs	r3, #64	; 0x40
 801667e:	2000      	movs	r0, #0
 8016680:	6023      	str	r3, [r4, #0]
 8016682:	b016      	add	sp, #88	; 0x58
 8016684:	bd70      	pop	{r4, r5, r6, pc}
	...

08016688 <__smakebuf_r>:
 8016688:	898b      	ldrh	r3, [r1, #12]
 801668a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801668c:	079d      	lsls	r5, r3, #30
 801668e:	4606      	mov	r6, r0
 8016690:	460c      	mov	r4, r1
 8016692:	d507      	bpl.n	80166a4 <__smakebuf_r+0x1c>
 8016694:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8016698:	6023      	str	r3, [r4, #0]
 801669a:	6123      	str	r3, [r4, #16]
 801669c:	2301      	movs	r3, #1
 801669e:	6163      	str	r3, [r4, #20]
 80166a0:	b002      	add	sp, #8
 80166a2:	bd70      	pop	{r4, r5, r6, pc}
 80166a4:	ab01      	add	r3, sp, #4
 80166a6:	466a      	mov	r2, sp
 80166a8:	f7ff ffc8 	bl	801663c <__swhatbuf_r>
 80166ac:	9900      	ldr	r1, [sp, #0]
 80166ae:	4605      	mov	r5, r0
 80166b0:	4630      	mov	r0, r6
 80166b2:	f000 f895 	bl	80167e0 <_malloc_r>
 80166b6:	b948      	cbnz	r0, 80166cc <__smakebuf_r+0x44>
 80166b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80166bc:	059a      	lsls	r2, r3, #22
 80166be:	d4ef      	bmi.n	80166a0 <__smakebuf_r+0x18>
 80166c0:	f023 0303 	bic.w	r3, r3, #3
 80166c4:	f043 0302 	orr.w	r3, r3, #2
 80166c8:	81a3      	strh	r3, [r4, #12]
 80166ca:	e7e3      	b.n	8016694 <__smakebuf_r+0xc>
 80166cc:	4b0d      	ldr	r3, [pc, #52]	; (8016704 <__smakebuf_r+0x7c>)
 80166ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80166d0:	89a3      	ldrh	r3, [r4, #12]
 80166d2:	6020      	str	r0, [r4, #0]
 80166d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80166d8:	81a3      	strh	r3, [r4, #12]
 80166da:	9b00      	ldr	r3, [sp, #0]
 80166dc:	6163      	str	r3, [r4, #20]
 80166de:	9b01      	ldr	r3, [sp, #4]
 80166e0:	6120      	str	r0, [r4, #16]
 80166e2:	b15b      	cbz	r3, 80166fc <__smakebuf_r+0x74>
 80166e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80166e8:	4630      	mov	r0, r6
 80166ea:	f000 f975 	bl	80169d8 <_isatty_r>
 80166ee:	b128      	cbz	r0, 80166fc <__smakebuf_r+0x74>
 80166f0:	89a3      	ldrh	r3, [r4, #12]
 80166f2:	f023 0303 	bic.w	r3, r3, #3
 80166f6:	f043 0301 	orr.w	r3, r3, #1
 80166fa:	81a3      	strh	r3, [r4, #12]
 80166fc:	89a0      	ldrh	r0, [r4, #12]
 80166fe:	4305      	orrs	r5, r0
 8016700:	81a5      	strh	r5, [r4, #12]
 8016702:	e7cd      	b.n	80166a0 <__smakebuf_r+0x18>
 8016704:	08016495 	.word	0x08016495

08016708 <_free_r>:
 8016708:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801670a:	2900      	cmp	r1, #0
 801670c:	d044      	beq.n	8016798 <_free_r+0x90>
 801670e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016712:	9001      	str	r0, [sp, #4]
 8016714:	2b00      	cmp	r3, #0
 8016716:	f1a1 0404 	sub.w	r4, r1, #4
 801671a:	bfb8      	it	lt
 801671c:	18e4      	addlt	r4, r4, r3
 801671e:	f000 f97d 	bl	8016a1c <__malloc_lock>
 8016722:	4a1e      	ldr	r2, [pc, #120]	; (801679c <_free_r+0x94>)
 8016724:	9801      	ldr	r0, [sp, #4]
 8016726:	6813      	ldr	r3, [r2, #0]
 8016728:	b933      	cbnz	r3, 8016738 <_free_r+0x30>
 801672a:	6063      	str	r3, [r4, #4]
 801672c:	6014      	str	r4, [r2, #0]
 801672e:	b003      	add	sp, #12
 8016730:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016734:	f000 b978 	b.w	8016a28 <__malloc_unlock>
 8016738:	42a3      	cmp	r3, r4
 801673a:	d908      	bls.n	801674e <_free_r+0x46>
 801673c:	6825      	ldr	r5, [r4, #0]
 801673e:	1961      	adds	r1, r4, r5
 8016740:	428b      	cmp	r3, r1
 8016742:	bf01      	itttt	eq
 8016744:	6819      	ldreq	r1, [r3, #0]
 8016746:	685b      	ldreq	r3, [r3, #4]
 8016748:	1949      	addeq	r1, r1, r5
 801674a:	6021      	streq	r1, [r4, #0]
 801674c:	e7ed      	b.n	801672a <_free_r+0x22>
 801674e:	461a      	mov	r2, r3
 8016750:	685b      	ldr	r3, [r3, #4]
 8016752:	b10b      	cbz	r3, 8016758 <_free_r+0x50>
 8016754:	42a3      	cmp	r3, r4
 8016756:	d9fa      	bls.n	801674e <_free_r+0x46>
 8016758:	6811      	ldr	r1, [r2, #0]
 801675a:	1855      	adds	r5, r2, r1
 801675c:	42a5      	cmp	r5, r4
 801675e:	d10b      	bne.n	8016778 <_free_r+0x70>
 8016760:	6824      	ldr	r4, [r4, #0]
 8016762:	4421      	add	r1, r4
 8016764:	1854      	adds	r4, r2, r1
 8016766:	42a3      	cmp	r3, r4
 8016768:	6011      	str	r1, [r2, #0]
 801676a:	d1e0      	bne.n	801672e <_free_r+0x26>
 801676c:	681c      	ldr	r4, [r3, #0]
 801676e:	685b      	ldr	r3, [r3, #4]
 8016770:	6053      	str	r3, [r2, #4]
 8016772:	4421      	add	r1, r4
 8016774:	6011      	str	r1, [r2, #0]
 8016776:	e7da      	b.n	801672e <_free_r+0x26>
 8016778:	d902      	bls.n	8016780 <_free_r+0x78>
 801677a:	230c      	movs	r3, #12
 801677c:	6003      	str	r3, [r0, #0]
 801677e:	e7d6      	b.n	801672e <_free_r+0x26>
 8016780:	6825      	ldr	r5, [r4, #0]
 8016782:	1961      	adds	r1, r4, r5
 8016784:	428b      	cmp	r3, r1
 8016786:	bf04      	itt	eq
 8016788:	6819      	ldreq	r1, [r3, #0]
 801678a:	685b      	ldreq	r3, [r3, #4]
 801678c:	6063      	str	r3, [r4, #4]
 801678e:	bf04      	itt	eq
 8016790:	1949      	addeq	r1, r1, r5
 8016792:	6021      	streq	r1, [r4, #0]
 8016794:	6054      	str	r4, [r2, #4]
 8016796:	e7ca      	b.n	801672e <_free_r+0x26>
 8016798:	b003      	add	sp, #12
 801679a:	bd30      	pop	{r4, r5, pc}
 801679c:	240066d8 	.word	0x240066d8

080167a0 <sbrk_aligned>:
 80167a0:	b570      	push	{r4, r5, r6, lr}
 80167a2:	4e0e      	ldr	r6, [pc, #56]	; (80167dc <sbrk_aligned+0x3c>)
 80167a4:	460c      	mov	r4, r1
 80167a6:	6831      	ldr	r1, [r6, #0]
 80167a8:	4605      	mov	r5, r0
 80167aa:	b911      	cbnz	r1, 80167b2 <sbrk_aligned+0x12>
 80167ac:	f000 f88c 	bl	80168c8 <_sbrk_r>
 80167b0:	6030      	str	r0, [r6, #0]
 80167b2:	4621      	mov	r1, r4
 80167b4:	4628      	mov	r0, r5
 80167b6:	f000 f887 	bl	80168c8 <_sbrk_r>
 80167ba:	1c43      	adds	r3, r0, #1
 80167bc:	d00a      	beq.n	80167d4 <sbrk_aligned+0x34>
 80167be:	1cc4      	adds	r4, r0, #3
 80167c0:	f024 0403 	bic.w	r4, r4, #3
 80167c4:	42a0      	cmp	r0, r4
 80167c6:	d007      	beq.n	80167d8 <sbrk_aligned+0x38>
 80167c8:	1a21      	subs	r1, r4, r0
 80167ca:	4628      	mov	r0, r5
 80167cc:	f000 f87c 	bl	80168c8 <_sbrk_r>
 80167d0:	3001      	adds	r0, #1
 80167d2:	d101      	bne.n	80167d8 <sbrk_aligned+0x38>
 80167d4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80167d8:	4620      	mov	r0, r4
 80167da:	bd70      	pop	{r4, r5, r6, pc}
 80167dc:	240066dc 	.word	0x240066dc

080167e0 <_malloc_r>:
 80167e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80167e4:	1ccd      	adds	r5, r1, #3
 80167e6:	f025 0503 	bic.w	r5, r5, #3
 80167ea:	3508      	adds	r5, #8
 80167ec:	2d0c      	cmp	r5, #12
 80167ee:	bf38      	it	cc
 80167f0:	250c      	movcc	r5, #12
 80167f2:	2d00      	cmp	r5, #0
 80167f4:	4607      	mov	r7, r0
 80167f6:	db01      	blt.n	80167fc <_malloc_r+0x1c>
 80167f8:	42a9      	cmp	r1, r5
 80167fa:	d905      	bls.n	8016808 <_malloc_r+0x28>
 80167fc:	230c      	movs	r3, #12
 80167fe:	603b      	str	r3, [r7, #0]
 8016800:	2600      	movs	r6, #0
 8016802:	4630      	mov	r0, r6
 8016804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016808:	4e2e      	ldr	r6, [pc, #184]	; (80168c4 <_malloc_r+0xe4>)
 801680a:	f000 f907 	bl	8016a1c <__malloc_lock>
 801680e:	6833      	ldr	r3, [r6, #0]
 8016810:	461c      	mov	r4, r3
 8016812:	bb34      	cbnz	r4, 8016862 <_malloc_r+0x82>
 8016814:	4629      	mov	r1, r5
 8016816:	4638      	mov	r0, r7
 8016818:	f7ff ffc2 	bl	80167a0 <sbrk_aligned>
 801681c:	1c43      	adds	r3, r0, #1
 801681e:	4604      	mov	r4, r0
 8016820:	d14d      	bne.n	80168be <_malloc_r+0xde>
 8016822:	6834      	ldr	r4, [r6, #0]
 8016824:	4626      	mov	r6, r4
 8016826:	2e00      	cmp	r6, #0
 8016828:	d140      	bne.n	80168ac <_malloc_r+0xcc>
 801682a:	6823      	ldr	r3, [r4, #0]
 801682c:	4631      	mov	r1, r6
 801682e:	4638      	mov	r0, r7
 8016830:	eb04 0803 	add.w	r8, r4, r3
 8016834:	f000 f848 	bl	80168c8 <_sbrk_r>
 8016838:	4580      	cmp	r8, r0
 801683a:	d13a      	bne.n	80168b2 <_malloc_r+0xd2>
 801683c:	6821      	ldr	r1, [r4, #0]
 801683e:	3503      	adds	r5, #3
 8016840:	1a6d      	subs	r5, r5, r1
 8016842:	f025 0503 	bic.w	r5, r5, #3
 8016846:	3508      	adds	r5, #8
 8016848:	2d0c      	cmp	r5, #12
 801684a:	bf38      	it	cc
 801684c:	250c      	movcc	r5, #12
 801684e:	4629      	mov	r1, r5
 8016850:	4638      	mov	r0, r7
 8016852:	f7ff ffa5 	bl	80167a0 <sbrk_aligned>
 8016856:	3001      	adds	r0, #1
 8016858:	d02b      	beq.n	80168b2 <_malloc_r+0xd2>
 801685a:	6823      	ldr	r3, [r4, #0]
 801685c:	442b      	add	r3, r5
 801685e:	6023      	str	r3, [r4, #0]
 8016860:	e00e      	b.n	8016880 <_malloc_r+0xa0>
 8016862:	6822      	ldr	r2, [r4, #0]
 8016864:	1b52      	subs	r2, r2, r5
 8016866:	d41e      	bmi.n	80168a6 <_malloc_r+0xc6>
 8016868:	2a0b      	cmp	r2, #11
 801686a:	d916      	bls.n	801689a <_malloc_r+0xba>
 801686c:	1961      	adds	r1, r4, r5
 801686e:	42a3      	cmp	r3, r4
 8016870:	6025      	str	r5, [r4, #0]
 8016872:	bf18      	it	ne
 8016874:	6059      	strne	r1, [r3, #4]
 8016876:	6863      	ldr	r3, [r4, #4]
 8016878:	bf08      	it	eq
 801687a:	6031      	streq	r1, [r6, #0]
 801687c:	5162      	str	r2, [r4, r5]
 801687e:	604b      	str	r3, [r1, #4]
 8016880:	4638      	mov	r0, r7
 8016882:	f104 060b 	add.w	r6, r4, #11
 8016886:	f000 f8cf 	bl	8016a28 <__malloc_unlock>
 801688a:	f026 0607 	bic.w	r6, r6, #7
 801688e:	1d23      	adds	r3, r4, #4
 8016890:	1af2      	subs	r2, r6, r3
 8016892:	d0b6      	beq.n	8016802 <_malloc_r+0x22>
 8016894:	1b9b      	subs	r3, r3, r6
 8016896:	50a3      	str	r3, [r4, r2]
 8016898:	e7b3      	b.n	8016802 <_malloc_r+0x22>
 801689a:	6862      	ldr	r2, [r4, #4]
 801689c:	42a3      	cmp	r3, r4
 801689e:	bf0c      	ite	eq
 80168a0:	6032      	streq	r2, [r6, #0]
 80168a2:	605a      	strne	r2, [r3, #4]
 80168a4:	e7ec      	b.n	8016880 <_malloc_r+0xa0>
 80168a6:	4623      	mov	r3, r4
 80168a8:	6864      	ldr	r4, [r4, #4]
 80168aa:	e7b2      	b.n	8016812 <_malloc_r+0x32>
 80168ac:	4634      	mov	r4, r6
 80168ae:	6876      	ldr	r6, [r6, #4]
 80168b0:	e7b9      	b.n	8016826 <_malloc_r+0x46>
 80168b2:	230c      	movs	r3, #12
 80168b4:	603b      	str	r3, [r7, #0]
 80168b6:	4638      	mov	r0, r7
 80168b8:	f000 f8b6 	bl	8016a28 <__malloc_unlock>
 80168bc:	e7a1      	b.n	8016802 <_malloc_r+0x22>
 80168be:	6025      	str	r5, [r4, #0]
 80168c0:	e7de      	b.n	8016880 <_malloc_r+0xa0>
 80168c2:	bf00      	nop
 80168c4:	240066d8 	.word	0x240066d8

080168c8 <_sbrk_r>:
 80168c8:	b538      	push	{r3, r4, r5, lr}
 80168ca:	4d06      	ldr	r5, [pc, #24]	; (80168e4 <_sbrk_r+0x1c>)
 80168cc:	2300      	movs	r3, #0
 80168ce:	4604      	mov	r4, r0
 80168d0:	4608      	mov	r0, r1
 80168d2:	602b      	str	r3, [r5, #0]
 80168d4:	f7ec fba4 	bl	8003020 <_sbrk>
 80168d8:	1c43      	adds	r3, r0, #1
 80168da:	d102      	bne.n	80168e2 <_sbrk_r+0x1a>
 80168dc:	682b      	ldr	r3, [r5, #0]
 80168de:	b103      	cbz	r3, 80168e2 <_sbrk_r+0x1a>
 80168e0:	6023      	str	r3, [r4, #0]
 80168e2:	bd38      	pop	{r3, r4, r5, pc}
 80168e4:	240066e0 	.word	0x240066e0

080168e8 <__sread>:
 80168e8:	b510      	push	{r4, lr}
 80168ea:	460c      	mov	r4, r1
 80168ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80168f0:	f000 f8a0 	bl	8016a34 <_read_r>
 80168f4:	2800      	cmp	r0, #0
 80168f6:	bfab      	itete	ge
 80168f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80168fa:	89a3      	ldrhlt	r3, [r4, #12]
 80168fc:	181b      	addge	r3, r3, r0
 80168fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8016902:	bfac      	ite	ge
 8016904:	6563      	strge	r3, [r4, #84]	; 0x54
 8016906:	81a3      	strhlt	r3, [r4, #12]
 8016908:	bd10      	pop	{r4, pc}

0801690a <__swrite>:
 801690a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801690e:	461f      	mov	r7, r3
 8016910:	898b      	ldrh	r3, [r1, #12]
 8016912:	05db      	lsls	r3, r3, #23
 8016914:	4605      	mov	r5, r0
 8016916:	460c      	mov	r4, r1
 8016918:	4616      	mov	r6, r2
 801691a:	d505      	bpl.n	8016928 <__swrite+0x1e>
 801691c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016920:	2302      	movs	r3, #2
 8016922:	2200      	movs	r2, #0
 8016924:	f000 f868 	bl	80169f8 <_lseek_r>
 8016928:	89a3      	ldrh	r3, [r4, #12]
 801692a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801692e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8016932:	81a3      	strh	r3, [r4, #12]
 8016934:	4632      	mov	r2, r6
 8016936:	463b      	mov	r3, r7
 8016938:	4628      	mov	r0, r5
 801693a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801693e:	f000 b817 	b.w	8016970 <_write_r>

08016942 <__sseek>:
 8016942:	b510      	push	{r4, lr}
 8016944:	460c      	mov	r4, r1
 8016946:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801694a:	f000 f855 	bl	80169f8 <_lseek_r>
 801694e:	1c43      	adds	r3, r0, #1
 8016950:	89a3      	ldrh	r3, [r4, #12]
 8016952:	bf15      	itete	ne
 8016954:	6560      	strne	r0, [r4, #84]	; 0x54
 8016956:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801695a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801695e:	81a3      	strheq	r3, [r4, #12]
 8016960:	bf18      	it	ne
 8016962:	81a3      	strhne	r3, [r4, #12]
 8016964:	bd10      	pop	{r4, pc}

08016966 <__sclose>:
 8016966:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801696a:	f000 b813 	b.w	8016994 <_close_r>
	...

08016970 <_write_r>:
 8016970:	b538      	push	{r3, r4, r5, lr}
 8016972:	4d07      	ldr	r5, [pc, #28]	; (8016990 <_write_r+0x20>)
 8016974:	4604      	mov	r4, r0
 8016976:	4608      	mov	r0, r1
 8016978:	4611      	mov	r1, r2
 801697a:	2200      	movs	r2, #0
 801697c:	602a      	str	r2, [r5, #0]
 801697e:	461a      	mov	r2, r3
 8016980:	f7ec fafd 	bl	8002f7e <_write>
 8016984:	1c43      	adds	r3, r0, #1
 8016986:	d102      	bne.n	801698e <_write_r+0x1e>
 8016988:	682b      	ldr	r3, [r5, #0]
 801698a:	b103      	cbz	r3, 801698e <_write_r+0x1e>
 801698c:	6023      	str	r3, [r4, #0]
 801698e:	bd38      	pop	{r3, r4, r5, pc}
 8016990:	240066e0 	.word	0x240066e0

08016994 <_close_r>:
 8016994:	b538      	push	{r3, r4, r5, lr}
 8016996:	4d06      	ldr	r5, [pc, #24]	; (80169b0 <_close_r+0x1c>)
 8016998:	2300      	movs	r3, #0
 801699a:	4604      	mov	r4, r0
 801699c:	4608      	mov	r0, r1
 801699e:	602b      	str	r3, [r5, #0]
 80169a0:	f7ec fb09 	bl	8002fb6 <_close>
 80169a4:	1c43      	adds	r3, r0, #1
 80169a6:	d102      	bne.n	80169ae <_close_r+0x1a>
 80169a8:	682b      	ldr	r3, [r5, #0]
 80169aa:	b103      	cbz	r3, 80169ae <_close_r+0x1a>
 80169ac:	6023      	str	r3, [r4, #0]
 80169ae:	bd38      	pop	{r3, r4, r5, pc}
 80169b0:	240066e0 	.word	0x240066e0

080169b4 <_fstat_r>:
 80169b4:	b538      	push	{r3, r4, r5, lr}
 80169b6:	4d07      	ldr	r5, [pc, #28]	; (80169d4 <_fstat_r+0x20>)
 80169b8:	2300      	movs	r3, #0
 80169ba:	4604      	mov	r4, r0
 80169bc:	4608      	mov	r0, r1
 80169be:	4611      	mov	r1, r2
 80169c0:	602b      	str	r3, [r5, #0]
 80169c2:	f7ec fb04 	bl	8002fce <_fstat>
 80169c6:	1c43      	adds	r3, r0, #1
 80169c8:	d102      	bne.n	80169d0 <_fstat_r+0x1c>
 80169ca:	682b      	ldr	r3, [r5, #0]
 80169cc:	b103      	cbz	r3, 80169d0 <_fstat_r+0x1c>
 80169ce:	6023      	str	r3, [r4, #0]
 80169d0:	bd38      	pop	{r3, r4, r5, pc}
 80169d2:	bf00      	nop
 80169d4:	240066e0 	.word	0x240066e0

080169d8 <_isatty_r>:
 80169d8:	b538      	push	{r3, r4, r5, lr}
 80169da:	4d06      	ldr	r5, [pc, #24]	; (80169f4 <_isatty_r+0x1c>)
 80169dc:	2300      	movs	r3, #0
 80169de:	4604      	mov	r4, r0
 80169e0:	4608      	mov	r0, r1
 80169e2:	602b      	str	r3, [r5, #0]
 80169e4:	f7ec fb03 	bl	8002fee <_isatty>
 80169e8:	1c43      	adds	r3, r0, #1
 80169ea:	d102      	bne.n	80169f2 <_isatty_r+0x1a>
 80169ec:	682b      	ldr	r3, [r5, #0]
 80169ee:	b103      	cbz	r3, 80169f2 <_isatty_r+0x1a>
 80169f0:	6023      	str	r3, [r4, #0]
 80169f2:	bd38      	pop	{r3, r4, r5, pc}
 80169f4:	240066e0 	.word	0x240066e0

080169f8 <_lseek_r>:
 80169f8:	b538      	push	{r3, r4, r5, lr}
 80169fa:	4d07      	ldr	r5, [pc, #28]	; (8016a18 <_lseek_r+0x20>)
 80169fc:	4604      	mov	r4, r0
 80169fe:	4608      	mov	r0, r1
 8016a00:	4611      	mov	r1, r2
 8016a02:	2200      	movs	r2, #0
 8016a04:	602a      	str	r2, [r5, #0]
 8016a06:	461a      	mov	r2, r3
 8016a08:	f7ec fafc 	bl	8003004 <_lseek>
 8016a0c:	1c43      	adds	r3, r0, #1
 8016a0e:	d102      	bne.n	8016a16 <_lseek_r+0x1e>
 8016a10:	682b      	ldr	r3, [r5, #0]
 8016a12:	b103      	cbz	r3, 8016a16 <_lseek_r+0x1e>
 8016a14:	6023      	str	r3, [r4, #0]
 8016a16:	bd38      	pop	{r3, r4, r5, pc}
 8016a18:	240066e0 	.word	0x240066e0

08016a1c <__malloc_lock>:
 8016a1c:	4801      	ldr	r0, [pc, #4]	; (8016a24 <__malloc_lock+0x8>)
 8016a1e:	f7ff be0b 	b.w	8016638 <__retarget_lock_acquire_recursive>
 8016a22:	bf00      	nop
 8016a24:	240066d4 	.word	0x240066d4

08016a28 <__malloc_unlock>:
 8016a28:	4801      	ldr	r0, [pc, #4]	; (8016a30 <__malloc_unlock+0x8>)
 8016a2a:	f7ff be06 	b.w	801663a <__retarget_lock_release_recursive>
 8016a2e:	bf00      	nop
 8016a30:	240066d4 	.word	0x240066d4

08016a34 <_read_r>:
 8016a34:	b538      	push	{r3, r4, r5, lr}
 8016a36:	4d07      	ldr	r5, [pc, #28]	; (8016a54 <_read_r+0x20>)
 8016a38:	4604      	mov	r4, r0
 8016a3a:	4608      	mov	r0, r1
 8016a3c:	4611      	mov	r1, r2
 8016a3e:	2200      	movs	r2, #0
 8016a40:	602a      	str	r2, [r5, #0]
 8016a42:	461a      	mov	r2, r3
 8016a44:	f7ec fa7e 	bl	8002f44 <_read>
 8016a48:	1c43      	adds	r3, r0, #1
 8016a4a:	d102      	bne.n	8016a52 <_read_r+0x1e>
 8016a4c:	682b      	ldr	r3, [r5, #0]
 8016a4e:	b103      	cbz	r3, 8016a52 <_read_r+0x1e>
 8016a50:	6023      	str	r3, [r4, #0]
 8016a52:	bd38      	pop	{r3, r4, r5, pc}
 8016a54:	240066e0 	.word	0x240066e0

08016a58 <_init>:
 8016a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016a5a:	bf00      	nop
 8016a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016a5e:	bc08      	pop	{r3}
 8016a60:	469e      	mov	lr, r3
 8016a62:	4770      	bx	lr

08016a64 <_fini>:
 8016a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016a66:	bf00      	nop
 8016a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016a6a:	bc08      	pop	{r3}
 8016a6c:	469e      	mov	lr, r3
 8016a6e:	4770      	bx	lr
