digraph "CFG for '_Z15upper_left_copyPiS_S_iiii' function" {
	label="CFG for '_Z15upper_left_copyPiS_S_iiii' function";

	Node0x5b31ab0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 6\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 2, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %16 = add i32 %14, %15\l  %17 = add i32 %16, 1\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %19 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 4, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %18, %22\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %25 = add i32 %23, %24\l  %26 = add i32 %25, 1\l  %27 = icmp sgt i32 %17, %5\l  %28 = icmp sgt i32 %26, %5\l  %29 = select i1 %27, i1 true, i1 %28\l  br i1 %29, label %64, label %30\l|{<s0>T|<s1>F}}"];
	Node0x5b31ab0:s0 -> Node0x5b35640;
	Node0x5b31ab0:s1 -> Node0x5b356d0;
	Node0x5b356d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%30:\l30:                                               \l  %31 = sub nsw i32 %5, %26\l  %32 = icmp eq i32 %16, %31\l  %33 = mul nsw i32 %17, %4\l  %34 = add nsw i32 %33, %26\l  br i1 %32, label %35, label %56\l|{<s0>T|<s1>F}}"];
	Node0x5b356d0:s0 -> Node0x5b33960;
	Node0x5b356d0:s1 -> Node0x5b35bd0;
	Node0x5b33960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%35:\l35:                                               \l  %36 = sub nsw i32 %34, %4\l  %37 = add nsw i32 %36, -1\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %38\l  %40 = load i32, i32 addrspace(1)* %39, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %41 = sext i32 %34 to i64\l  %42 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %41\l  %43 = load i32, i32 addrspace(1)* %42, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %44 = add nsw i32 %43, %40\l  %45 = add i32 %33, %25\l  %46 = sext i32 %45 to i64\l  %47 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %46\l  %48 = load i32, i32 addrspace(1)* %47, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %49 = sub nsw i32 %48, %6\l  %50 = sext i32 %36 to i64\l  %51 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %50\l  %52 = load i32, i32 addrspace(1)* %51, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %53 = sub nsw i32 %52, %6\l  %54 = tail call i32 @llvm.smax.i32(i32 %44, i32 %49)\l  %55 = tail call i32 @llvm.smax.i32(i32 %54, i32 %53)\l  br label %60\l}"];
	Node0x5b33960 -> Node0x5b37240;
	Node0x5b35bd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%56:\l56:                                               \l  %57 = sext i32 %34 to i64\l  %58 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %57\l  %59 = load i32, i32 addrspace(1)* %58, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  br label %60\l}"];
	Node0x5b35bd0 -> Node0x5b37240;
	Node0x5b37240 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%60:\l60:                                               \l  %61 = phi i64 [ %41, %35 ], [ %57, %56 ]\l  %62 = phi i32 [ %55, %35 ], [ %59, %56 ]\l  %63 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %61\l  store i32 %62, i32 addrspace(1)* %63, align 4, !tbaa !7\l  br label %64\l}"];
	Node0x5b37240 -> Node0x5b35640;
	Node0x5b35640 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%64:\l64:                                               \l  ret void\l}"];
}
