INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/anodeDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/fp_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/fpadd_pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpadd_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/fpadd_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpadd_system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/sevenSegDispDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-311] analyzing module sevenSegDispDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-3008] '.name implicit port connection' not allowed in this dialect. Use SystemVerilog mode [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/testbench.v:48]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/testbench.v:20]
