#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 28 15:39:26 2019
# Process ID: 15824
# Current directory: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1960 C:\Users\alois\OneDrive\Documents\Perso\M2_SE\VHDL\SPI\SPI\SPI.xpr
# Log file: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/vivado.log
# Journal file: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 802.418 ; gain = 174.699
update_compile_order -fileset sources_1
open_bd_design {C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/SPI.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:user:N_Divider:1.0 - N_Divider_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:Compteur_8bits:1.1 - Compteur_8bits_0
Adding cell -- xilinx.com:user:Comparateur:1.0 - Comparateur_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:user:SPI_Master:1.0 - SPI_Master_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /N_Divider_0/Clk_Div(undef) and /SPI_Master_0/clk(clk)
Successfully read diagram <SPI> from BD file <C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/SPI.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 970.684 ; gain = 96.570
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 28 15:44:07 2019...
