<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___t_i_m_ex___o_s_s_r___off___state___selection__for___run__mode__state" xml:lang="en-US">
<title>TIMEx_OSSR_Off_State_Selection_for_Run_mode_state</title>
<indexterm><primary>TIMEx_OSSR_Off_State_Selection_for_Run_mode_state</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___t_i_m_ex___o_s_s_r___off___state___selection__for___run__mode__state_1ga5d21918f173eca946748a1fbc177daa5">TIM_OSSR_ENABLE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_ex___o_s_s_r___off___state___selection__for___run__mode__state_1gae11820b467ef6d74c90190c8cfce5e73">TIM_OSSR_DISABLE</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_ex___o_s_s_r___off___state___selection__for___run__mode__state_1ga48b4f15f6346e28087edbb9af2ba4f63">IS_TIM_OSSR_STATE</link>(STATE)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___t_i_m_ex___o_s_s_r___off___state___selection__for___run__mode__state_1ga48b4f15f6346e28087edbb9af2ba4f63"/><section>
    <title>IS_TIM_OSSR_STATE</title>
<indexterm><primary>IS_TIM_OSSR_STATE</primary><secondary>TIMEx_OSSR_Off_State_Selection_for_Run_mode_state</secondary></indexterm>
<indexterm><primary>TIMEx_OSSR_Off_State_Selection_for_Run_mode_state</primary><secondary>IS_TIM_OSSR_STATE</secondary></indexterm>
<para><computeroutput>#define IS_TIM_OSSR_STATE( STATE)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(((STATE)&#32;==&#32;<link linkend="_group___t_i_m_ex___o_s_s_r___off___state___selection__for___run__mode__state_1ga5d21918f173eca946748a1fbc177daa5">TIM_OSSR_ENABLE</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((STATE)&#32;==&#32;<link linkend="_group___t_i_m_ex___o_s_s_r___off___state___selection__for___run__mode__state_1gae11820b467ef6d74c90190c8cfce5e73">TIM_OSSR_DISABLE</link>))
</programlisting><para>
Definition at line <link linkend="_stm32f4xx__hal__tim__ex_8h_source_1l00119">119</link> of file <link linkend="_stm32f4xx__hal__tim__ex_8h_source">stm32f4xx_hal_tim_ex.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m_ex___o_s_s_r___off___state___selection__for___run__mode__state_1gae11820b467ef6d74c90190c8cfce5e73"/><section>
    <title>TIM_OSSR_DISABLE</title>
<indexterm><primary>TIM_OSSR_DISABLE</primary><secondary>TIMEx_OSSR_Off_State_Selection_for_Run_mode_state</secondary></indexterm>
<indexterm><primary>TIMEx_OSSR_Off_State_Selection_for_Run_mode_state</primary><secondary>TIM_OSSR_DISABLE</secondary></indexterm>
<para><computeroutput>#define TIM_OSSR_DISABLE   ((uint32_t)0x0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim__ex_8h_source_1l00117">117</link> of file <link linkend="_stm32f4xx__hal__tim__ex_8h_source">stm32f4xx_hal_tim_ex.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m_ex___o_s_s_r___off___state___selection__for___run__mode__state_1ga5d21918f173eca946748a1fbc177daa5"/><section>
    <title>TIM_OSSR_ENABLE</title>
<indexterm><primary>TIM_OSSR_ENABLE</primary><secondary>TIMEx_OSSR_Off_State_Selection_for_Run_mode_state</secondary></indexterm>
<indexterm><primary>TIMEx_OSSR_Off_State_Selection_for_Run_mode_state</primary><secondary>TIM_OSSR_ENABLE</secondary></indexterm>
<para><computeroutput>#define TIM_OSSR_ENABLE   (<link linkend="_group___peripheral___registers___bits___definition_1gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim__ex_8h_source_1l00116">116</link> of file <link linkend="_stm32f4xx__hal__tim__ex_8h_source">stm32f4xx_hal_tim_ex.h</link>.</para>
</section>
</section>
</section>
