17:18:04 INFO  : Registering command handlers for SDK TCF services
17:18:06 INFO  : Launching XSCT server: xsct -n -interactive /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/temp_xsdb_launch_script.tcl
17:18:08 INFO  : XSCT server has started successfully.
17:18:08 INFO  : Successfully done setting XSCT server connection channel  
17:18:14 INFO  : Successfully done setting SDK workspace  
17:18:14 INFO  : Processing command line option -hwspec /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf.
17:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
17:24:45 INFO  : 'jtag frequency' command is executed.
17:24:45 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:24:46 INFO  : Context for 'APU' is selected.
17:24:47 INFO  : System reset is completed.
17:24:50 INFO  : 'after 3000' command is executed.
17:24:50 INFO  : Context for 'APU' is selected.
17:24:50 INFO  : Cleared APU and A53 resets
17:24:50 INFO  : Context for 'RPU' is selected.
17:24:50 INFO  : Cleared RPU and R5 resets
17:24:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
17:24:50 ERROR : bitstream is not compatible with the target
17:24:50 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: bitstream is not compatible with the target
17:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
----------------End of Script----------------

17:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
17:25:54 INFO  : 'jtag frequency' command is executed.
17:25:54 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:25:54 INFO  : Context for 'APU' is selected.
17:25:55 INFO  : System reset is completed.
17:25:58 INFO  : 'after 3000' command is executed.
17:25:58 INFO  : Context for 'APU' is selected.
17:25:58 INFO  : Cleared APU and A53 resets
17:25:58 INFO  : Context for 'RPU' is selected.
17:25:58 INFO  : Cleared RPU and R5 resets
17:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
17:25:58 ERROR : bitstream is not compatible with the target
17:25:58 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: bitstream is not compatible with the target
17:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
----------------End of Script----------------

17:27:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
17:27:56 INFO  : 'jtag frequency' command is executed.
17:27:56 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:27:56 INFO  : Context for 'APU' is selected.
17:27:56 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:27:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:56 INFO  : Context for 'APU' is selected.
17:27:56 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:27:57 INFO  : 'psu_init' command is executed.
17:27:58 INFO  : 'after 1000' command is executed.
17:27:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:27:59 INFO  : 'after 1000' command is executed.
17:27:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:27:59 INFO  : 'catch {psu_protection}' command is executed.
17:27:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:59 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
17:28:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:28:00 INFO  : 'con' command is executed.
17:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

17:28:00 INFO  : Launch script is exported to file '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pspolar111.elf_on_local.tcl'
17:28:14 INFO  : Disconnected from the channel tcfchan#1.
17:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:32:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:55 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
17:32:55 INFO  : 'jtag frequency' command is executed.
17:32:55 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:32:55 INFO  : Context for 'APU' is selected.
17:32:56 INFO  : System reset is completed.
17:32:59 INFO  : 'after 3000' command is executed.
17:32:59 INFO  : Context for 'APU' is selected.
17:32:59 INFO  : Cleared APU and A53 resets
17:32:59 INFO  : Context for 'RPU' is selected.
17:32:59 INFO  : Cleared RPU and R5 resets
17:32:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
17:33:19 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:33:19 INFO  : Context for 'APU' is selected.
17:33:19 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:19 INFO  : Context for 'APU' is selected.
17:33:19 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:33:20 INFO  : 'psu_init' command is executed.
17:33:21 INFO  : 'after 1000' command is executed.
17:33:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:33:22 INFO  : 'after 1000' command is executed.
17:33:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:33:22 INFO  : 'catch {psu_protection}' command is executed.
17:33:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:33:22 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
17:33:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:22 INFO  : 'con' command is executed.
17:33:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

17:33:22 INFO  : Disconnected from the channel tcfchan#2.
18:06:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:47 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
18:06:47 INFO  : 'jtag frequency' command is executed.
18:06:47 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:06:47 INFO  : Context for 'APU' is selected.
18:06:48 INFO  : System reset is completed.
18:06:51 INFO  : 'after 3000' command is executed.
18:06:51 INFO  : Context for 'APU' is selected.
18:06:51 INFO  : Cleared APU and A53 resets
18:06:51 INFO  : Context for 'RPU' is selected.
18:06:51 INFO  : Cleared RPU and R5 resets
18:06:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
18:07:11 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:07:11 INFO  : Context for 'APU' is selected.
18:07:11 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:07:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:11 INFO  : Context for 'APU' is selected.
18:07:11 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
18:07:13 INFO  : 'psu_init' command is executed.
18:07:14 INFO  : 'after 1000' command is executed.
18:07:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:07:15 INFO  : 'after 1000' command is executed.
18:07:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:07:15 INFO  : 'catch {psu_protection}' command is executed.
18:07:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:07:15 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
18:07:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:15 INFO  : 'con' command is executed.
18:07:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

18:07:15 INFO  : Disconnected from the channel tcfchan#3.
18:32:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582117068000,  Project:1582112389000
18:32:47 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:32:53 INFO  : Copied contents of /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:33:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:33:05 INFO  : 
18:33:06 INFO  : Updating hardware inferred compiler options for pspolar111.
18:33:06 INFO  : Clearing existing target manager status.
18:33:06 INFO  : Closing and re-opening the MSS file of ther project pspolar111_bsp
18:33:07 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:33:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:33:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:46 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
18:33:46 INFO  : 'jtag frequency' command is executed.
18:33:46 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:33:46 INFO  : Context for 'APU' is selected.
18:33:47 INFO  : System reset is completed.
18:33:50 INFO  : 'after 3000' command is executed.
18:33:50 INFO  : Context for 'APU' is selected.
18:33:50 INFO  : Cleared APU and A53 resets
18:33:50 INFO  : Context for 'RPU' is selected.
18:33:50 INFO  : Cleared RPU and R5 resets
18:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
18:34:10 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:34:10 INFO  : Context for 'APU' is selected.
18:34:10 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:34:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:10 INFO  : Context for 'APU' is selected.
18:34:10 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
18:34:11 INFO  : 'psu_init' command is executed.
18:34:12 INFO  : 'after 1000' command is executed.
18:34:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:34:13 INFO  : 'after 1000' command is executed.
18:34:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:34:14 INFO  : 'catch {psu_protection}' command is executed.
18:34:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:34:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:34:14 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
18:34:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:34:14 INFO  : 'con' command is executed.
18:34:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

18:34:14 INFO  : Disconnected from the channel tcfchan#4.
18:56:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582118326000,  Project:1582117068000
18:56:18 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:56:23 INFO  : Copied contents of /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:56:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:56:33 INFO  : 
18:56:34 INFO  : Updating hardware inferred compiler options for pspolar111.
18:56:34 INFO  : Clearing existing target manager status.
18:56:34 INFO  : Closing and re-opening the MSS file of ther project pspolar111_bsp
18:56:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:56:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:05 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
18:57:05 INFO  : 'jtag frequency' command is executed.
18:57:05 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:57:05 INFO  : Context for 'APU' is selected.
18:57:06 INFO  : System reset is completed.
18:57:09 INFO  : 'after 3000' command is executed.
18:57:09 INFO  : Context for 'APU' is selected.
18:57:09 INFO  : Cleared APU and A53 resets
18:57:09 INFO  : Context for 'RPU' is selected.
18:57:09 INFO  : Cleared RPU and R5 resets
18:57:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
18:57:29 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:57:29 INFO  : Context for 'APU' is selected.
18:57:29 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:29 INFO  : Context for 'APU' is selected.
18:57:29 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
18:57:30 INFO  : 'psu_init' command is executed.
18:57:31 INFO  : 'after 1000' command is executed.
18:57:31 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:57:32 INFO  : 'after 1000' command is executed.
18:57:32 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:57:32 INFO  : 'catch {psu_protection}' command is executed.
18:57:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:57:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:57:32 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
18:57:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:57:32 INFO  : 'con' command is executed.
18:57:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

18:57:32 INFO  : Disconnected from the channel tcfchan#5.
19:24:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582119807000,  Project:1582118326000
19:24:27 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:24:28 INFO  : Copied contents of /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:24:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:24:39 INFO  : 
19:24:39 INFO  : Updating hardware inferred compiler options for pspolar111.
19:24:39 INFO  : Clearing existing target manager status.
19:24:39 INFO  : Closing and re-opening the MSS file of ther project pspolar111_bsp
19:24:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:24:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:01 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
19:25:01 INFO  : 'jtag frequency' command is executed.
19:25:01 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:25:01 INFO  : Context for 'APU' is selected.
19:25:02 INFO  : System reset is completed.
19:25:05 INFO  : 'after 3000' command is executed.
19:25:05 INFO  : Context for 'APU' is selected.
19:25:05 INFO  : Cleared APU and A53 resets
19:25:05 INFO  : Context for 'RPU' is selected.
19:25:05 INFO  : Cleared RPU and R5 resets
19:25:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
19:25:25 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:25:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:25 INFO  : Context for 'APU' is selected.
19:25:25 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:25 INFO  : Context for 'APU' is selected.
19:25:25 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
19:25:27 INFO  : 'psu_init' command is executed.
19:25:28 INFO  : 'after 1000' command is executed.
19:25:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:25:29 INFO  : 'after 1000' command is executed.
19:25:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:25:29 INFO  : 'catch {psu_protection}' command is executed.
19:25:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:25:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:25:29 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
19:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:25:29 INFO  : 'con' command is executed.
19:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

19:25:29 INFO  : Launch script is exported to file '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pspolar111.elf_on_local.tcl'
19:25:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
19:25:29 INFO  : 'jtag frequency' command is executed.
19:25:29 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:25:29 INFO  : Context for 'APU' is selected.
19:25:30 INFO  : System reset is completed.
19:25:33 INFO  : 'after 3000' command is executed.
19:25:33 INFO  : Context for 'APU' is selected.
19:25:34 INFO  : Cleared APU and A53 resets
19:25:34 INFO  : Context for 'RPU' is selected.
19:25:34 INFO  : Cleared RPU and R5 resets
19:25:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
19:25:54 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:25:54 INFO  : Context for 'APU' is selected.
19:25:54 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:54 INFO  : Context for 'APU' is selected.
19:25:54 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
19:25:54 INFO  : 'psu_init' command is executed.
19:25:55 INFO  : 'after 1000' command is executed.
19:25:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:25:56 INFO  : 'after 1000' command is executed.
19:25:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:25:57 INFO  : 'catch {psu_protection}' command is executed.
19:25:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:25:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:25:57 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
19:25:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:25:57 INFO  : 'con' command is executed.
19:25:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

19:25:57 INFO  : Disconnected from the channel tcfchan#6.
22:36:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582131820000,  Project:1582119807000
22:36:12 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:36:13 INFO  : Copied contents of /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
22:36:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:36:23 INFO  : 
22:36:24 INFO  : Updating hardware inferred compiler options for pspolar111.
22:36:24 INFO  : Clearing existing target manager status.
22:36:24 INFO  : Closing and re-opening the MSS file of ther project pspolar111_bsp
22:36:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:36:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:11 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
22:37:11 INFO  : 'jtag frequency' command is executed.
22:37:11 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:37:11 INFO  : Context for 'APU' is selected.
22:37:12 INFO  : System reset is completed.
22:37:15 INFO  : 'after 3000' command is executed.
22:37:15 INFO  : Context for 'APU' is selected.
22:37:15 INFO  : Cleared APU and A53 resets
22:37:15 INFO  : Context for 'RPU' is selected.
22:37:15 INFO  : Cleared RPU and R5 resets
22:37:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
22:37:35 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:37:35 INFO  : Context for 'APU' is selected.
22:37:35 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:37:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:35 INFO  : Context for 'APU' is selected.
22:37:35 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:37:36 INFO  : 'psu_init' command is executed.
22:37:37 INFO  : 'after 1000' command is executed.
22:37:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:37:38 INFO  : 'after 1000' command is executed.
22:37:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:37:38 INFO  : 'catch {psu_protection}' command is executed.
22:37:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:37:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:37:39 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
22:37:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:37:39 INFO  : 'con' command is executed.
22:37:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

22:37:39 INFO  : Disconnected from the channel tcfchan#7.
14:40:02 WARN  : channel "tcfchan#6" closed
14:40:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:41:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:12 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
14:41:12 INFO  : 'jtag frequency' command is executed.
14:41:12 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:41:13 INFO  : Context for 'APU' is selected.
14:41:13 INFO  : System reset is completed.
14:41:16 INFO  : 'after 3000' command is executed.
14:41:16 INFO  : Context for 'APU' is selected.
14:41:16 INFO  : Cleared APU and A53 resets
14:41:16 INFO  : Context for 'RPU' is selected.
14:41:17 INFO  : Cleared RPU and R5 resets
14:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
14:41:36 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:41:36 INFO  : Context for 'APU' is selected.
14:41:36 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:41:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:36 INFO  : Context for 'APU' is selected.
14:41:36 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:41:38 INFO  : 'psu_init' command is executed.
14:41:39 INFO  : 'after 1000' command is executed.
14:41:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:41:40 INFO  : 'after 1000' command is executed.
14:41:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:41:40 INFO  : 'catch {psu_protection}' command is executed.
14:41:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:41:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:41:40 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
14:41:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:41:40 INFO  : 'con' command is executed.
14:41:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

14:41:40 INFO  : Launch script is exported to file '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pspolar111.elf_on_local.tcl'
14:58:27 INFO  : Disconnected from the channel tcfchan#8.
14:58:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
14:58:28 INFO  : 'jtag frequency' command is executed.
14:58:28 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:58:28 INFO  : Context for 'APU' is selected.
14:58:29 INFO  : System reset is completed.
14:58:32 INFO  : 'after 3000' command is executed.
14:58:32 INFO  : Context for 'APU' is selected.
14:58:32 INFO  : Cleared APU and A53 resets
14:58:32 INFO  : Context for 'RPU' is selected.
14:58:32 INFO  : Cleared RPU and R5 resets
14:58:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
14:58:52 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:58:52 INFO  : Context for 'APU' is selected.
14:58:52 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:58:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:52 INFO  : Context for 'APU' is selected.
14:58:52 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:58:53 INFO  : 'psu_init' command is executed.
14:58:54 INFO  : 'after 1000' command is executed.
14:58:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:58:55 INFO  : 'after 1000' command is executed.
14:58:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:58:55 INFO  : 'catch {psu_protection}' command is executed.
14:58:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:55 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:56 INFO  : 'con' command is executed.
14:58:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

14:58:56 INFO  : Launch script is exported to file '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pspolar111.elf_on_local.tcl'
15:40:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:13 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
15:40:13 INFO  : 'jtag frequency' command is executed.
15:40:13 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:40:13 INFO  : Context for 'APU' is selected.
15:40:14 INFO  : System reset is completed.
15:40:17 INFO  : 'after 3000' command is executed.
15:40:18 INFO  : Context for 'APU' is selected.
15:40:18 INFO  : Cleared APU and A53 resets
15:40:18 INFO  : Context for 'RPU' is selected.
15:40:18 INFO  : Cleared RPU and R5 resets
15:40:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
15:40:38 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:40:38 INFO  : Context for 'APU' is selected.
15:40:38 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:40:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:38 INFO  : Context for 'APU' is selected.
15:40:38 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:40:39 INFO  : 'psu_init' command is executed.
15:40:40 INFO  : 'after 1000' command is executed.
15:40:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:40:41 INFO  : 'after 1000' command is executed.
15:40:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:40:41 INFO  : 'catch {psu_protection}' command is executed.
15:40:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:41 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:41 INFO  : 'con' command is executed.
15:40:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

15:40:41 INFO  : Disconnected from the channel tcfchan#9.
16:58:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582197091000,  Project:1582131820000
16:58:53 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:58:55 INFO  : Copied contents of /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:59:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:59:11 INFO  : 
16:59:12 INFO  : Updating hardware inferred compiler options for pspolar111.
16:59:12 INFO  : Clearing existing target manager status.
16:59:12 INFO  : Closing and re-opening the MSS file of ther project pspolar111_bsp
16:59:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:59:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:11 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
17:00:11 INFO  : 'jtag frequency' command is executed.
17:00:11 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:00:11 INFO  : Context for 'APU' is selected.
17:00:12 INFO  : System reset is completed.
17:00:15 INFO  : 'after 3000' command is executed.
17:00:15 INFO  : Context for 'APU' is selected.
17:00:15 INFO  : Cleared APU and A53 resets
17:00:15 INFO  : Context for 'RPU' is selected.
17:00:15 INFO  : Cleared RPU and R5 resets
17:00:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
17:00:35 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:35 INFO  : Context for 'APU' is selected.
17:00:35 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:00:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:35 INFO  : Context for 'APU' is selected.
17:00:35 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:00:36 INFO  : 'psu_init' command is executed.
17:00:37 INFO  : 'after 1000' command is executed.
17:00:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:00:38 INFO  : 'after 1000' command is executed.
17:00:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:00:38 INFO  : 'catch {psu_protection}' command is executed.
17:00:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:00:38 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
17:00:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:38 INFO  : 'con' command is executed.
17:00:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

17:00:38 INFO  : Disconnected from the channel tcfchan#10.
19:12:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
19:12:56 INFO  : 'jtag frequency' command is executed.
19:12:56 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:12:56 INFO  : Context for 'APU' is selected.
19:12:57 INFO  : System reset is completed.
19:13:00 INFO  : 'after 3000' command is executed.
19:13:00 INFO  : Context for 'APU' is selected.
19:13:01 INFO  : Cleared APU and A53 resets
19:13:01 INFO  : Context for 'RPU' is selected.
19:13:01 INFO  : Cleared RPU and R5 resets
19:13:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
19:13:20 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:13:20 INFO  : Context for 'APU' is selected.
19:13:20 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:13:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:20 INFO  : Context for 'APU' is selected.
19:13:20 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
19:13:21 INFO  : 'psu_init' command is executed.
19:13:22 INFO  : 'after 1000' command is executed.
19:13:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:13:23 INFO  : 'after 1000' command is executed.
19:13:23 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:13:23 INFO  : 'catch {psu_protection}' command is executed.
19:13:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:13:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:13:24 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
19:13:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:13:24 INFO  : 'con' command is executed.
19:13:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

19:13:24 INFO  : Disconnected from the channel tcfchan#11.
19:28:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582207051000,  Project:1582197091000
19:28:31 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:28:33 INFO  : Copied contents of /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:28:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:28:51 INFO  : 
19:28:51 INFO  : Updating hardware inferred compiler options for pspolar111.
19:28:51 INFO  : Clearing existing target manager status.
19:28:51 INFO  : Closing and re-opening the MSS file of ther project pspolar111_bsp
19:28:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:28:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
19:29:23 INFO  : 'jtag frequency' command is executed.
19:29:23 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:29:23 INFO  : Context for 'APU' is selected.
19:29:24 INFO  : System reset is completed.
19:29:27 INFO  : 'after 3000' command is executed.
19:29:27 INFO  : Context for 'APU' is selected.
19:29:27 INFO  : Cleared APU and A53 resets
19:29:27 INFO  : Context for 'RPU' is selected.
19:29:27 INFO  : Cleared RPU and R5 resets
19:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
19:29:47 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:29:47 INFO  : Context for 'APU' is selected.
19:29:47 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:29:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:47 INFO  : Context for 'APU' is selected.
19:29:47 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
19:29:48 INFO  : 'psu_init' command is executed.
19:29:49 INFO  : 'after 1000' command is executed.
19:29:49 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:29:50 INFO  : 'after 1000' command is executed.
19:29:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:29:50 INFO  : 'catch {psu_protection}' command is executed.
19:29:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:29:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:29:50 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
19:29:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:29:50 INFO  : 'con' command is executed.
19:29:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

19:29:50 INFO  : Disconnected from the channel tcfchan#12.
19:45:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582207881000,  Project:1582207051000
19:45:12 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:45:14 INFO  : Copied contents of /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:45:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:45:31 INFO  : 
19:45:32 INFO  : Updating hardware inferred compiler options for pspolar111.
19:45:32 INFO  : Clearing existing target manager status.
19:45:32 INFO  : Closing and re-opening the MSS file of ther project pspolar111_bsp
19:45:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:45:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:46:08 WARN  : channel "tcfchan#9" closed
19:46:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:10 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
19:46:10 INFO  : 'jtag frequency' command is executed.
19:46:10 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:46:10 INFO  : Context for 'APU' is selected.
19:46:11 INFO  : System reset is completed.
19:46:14 INFO  : 'after 3000' command is executed.
19:46:14 INFO  : Context for 'APU' is selected.
19:46:14 INFO  : Cleared APU and A53 resets
19:46:14 INFO  : Context for 'RPU' is selected.
19:46:14 INFO  : Cleared RPU and R5 resets
19:46:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
19:46:34 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:46:34 INFO  : Context for 'APU' is selected.
19:46:34 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:46:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:34 INFO  : Context for 'APU' is selected.
19:46:34 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
19:46:35 INFO  : 'psu_init' command is executed.
19:46:36 INFO  : 'after 1000' command is executed.
19:46:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:46:37 INFO  : 'after 1000' command is executed.
19:46:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:46:37 INFO  : 'catch {psu_protection}' command is executed.
19:46:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:46:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:46:37 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
19:46:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:46:37 INFO  : 'con' command is executed.
19:46:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

19:46:37 INFO  : Launch script is exported to file '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pspolar111.elf_on_local.tcl'
10:18:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582260492000,  Project:1582207881000
10:18:28 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:18:30 INFO  : Copied contents of /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:18:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:18:54 INFO  : 
10:18:55 INFO  : Updating hardware inferred compiler options for pspolar111.
10:18:55 INFO  : Clearing existing target manager status.
10:18:55 INFO  : Closing and re-opening the MSS file of ther project pspolar111_bsp
10:18:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:18:57 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:15:10 INFO  : Disconnected from the channel tcfchan#13.
12:23:15 INFO  : Launching XSCT server: xsct -n -interactive /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/temp_xsdb_launch_script.tcl
12:23:17 INFO  : XSCT server has started successfully.
12:23:17 INFO  : Successfully done setting XSCT server connection channel  
12:23:17 INFO  : Successfully done setting SDK workspace  
12:23:24 INFO  : Registering command handlers for SDK TCF services
12:23:24 INFO  : Processing command line option -hwspec /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf.
12:23:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:33:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1583218962000,  Project:1582260492000
12:33:03 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:33:05 INFO  : Copied contents of /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:33:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:33:17 INFO  : 
12:33:17 INFO  : Updating hardware inferred compiler options for pspolar111.
12:33:17 INFO  : Clearing existing target manager status.
12:33:17 INFO  : Closing and re-opening the MSS file of ther project pspolar111_bsp
12:33:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:33:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:42:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:01 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
12:42:01 INFO  : 'jtag frequency' command is executed.
12:42:01 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:42:01 INFO  : Context for 'APU' is selected.
12:42:02 INFO  : System reset is completed.
12:42:05 INFO  : 'after 3000' command is executed.
12:42:05 INFO  : Context for 'APU' is selected.
12:42:05 INFO  : Cleared APU and A53 resets
12:42:05 INFO  : Context for 'RPU' is selected.
12:42:05 INFO  : Cleared RPU and R5 resets
12:42:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
12:42:08 ERROR : 'fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
12:42:08 INFO  : Issued abort command to xsdb.
12:42:08 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
12:42:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
----------------End of Script----------------

12:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
12:42:15 INFO  : 'jtag frequency' command is executed.
12:42:15 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:42:15 INFO  : Context for 'APU' is selected.
12:42:16 INFO  : System reset is completed.
12:42:19 INFO  : 'after 3000' command is executed.
12:42:19 INFO  : Context for 'APU' is selected.
12:42:19 INFO  : Cleared APU and A53 resets
12:42:19 INFO  : Context for 'RPU' is selected.
12:42:19 INFO  : Cleared RPU and R5 resets
12:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
12:42:39 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:42:39 INFO  : Context for 'APU' is selected.
12:42:39 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:42:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:39 INFO  : Context for 'APU' is selected.
12:42:39 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:42:40 INFO  : 'psu_init' command is executed.
12:42:41 INFO  : 'after 1000' command is executed.
12:42:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:42:42 INFO  : 'after 1000' command is executed.
12:42:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:42:42 INFO  : 'catch {psu_protection}' command is executed.
12:42:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:42:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:42:43 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
12:42:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:42:43 INFO  : 'con' command is executed.
12:42:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

12:42:43 INFO  : Disconnected from the channel tcfchan#1.
15:52:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1583230871000,  Project:1583218962000
15:52:27 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:52:33 INFO  : Copied contents of /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:52:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:52:43 INFO  : 
15:52:44 INFO  : Updating hardware inferred compiler options for pspolar111.
15:52:44 INFO  : Clearing existing target manager status.
15:52:44 INFO  : Closing and re-opening the MSS file of ther project pspolar111_bsp
15:52:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:52:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:12 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
15:53:12 INFO  : 'jtag frequency' command is executed.
15:53:12 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:53:12 INFO  : Context for 'APU' is selected.
15:53:13 INFO  : System reset is completed.
15:53:16 INFO  : 'after 3000' command is executed.
15:53:16 INFO  : Context for 'APU' is selected.
15:53:16 INFO  : Cleared APU and A53 resets
15:53:16 INFO  : Context for 'RPU' is selected.
15:53:16 INFO  : Cleared RPU and R5 resets
15:53:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
15:53:36 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:53:36 INFO  : Context for 'APU' is selected.
15:53:36 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:53:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:36 INFO  : Context for 'APU' is selected.
15:53:36 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:53:37 INFO  : 'psu_init' command is executed.
15:53:38 INFO  : 'after 1000' command is executed.
15:53:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:53:39 INFO  : 'after 1000' command is executed.
15:53:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:53:39 INFO  : 'catch {psu_protection}' command is executed.
15:53:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:40 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:40 INFO  : 'con' command is executed.
15:53:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

15:53:40 INFO  : Disconnected from the channel tcfchan#2.
16:05:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:36 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
16:05:36 INFO  : 'jtag frequency' command is executed.
16:05:36 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:05:36 INFO  : Context for 'APU' is selected.
16:05:37 INFO  : System reset is completed.
16:05:40 INFO  : 'after 3000' command is executed.
16:05:40 INFO  : Context for 'APU' is selected.
16:05:41 INFO  : Cleared APU and A53 resets
16:05:41 INFO  : Context for 'RPU' is selected.
16:05:41 INFO  : Cleared RPU and R5 resets
16:05:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
16:06:00 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:06:00 INFO  : Context for 'APU' is selected.
16:06:01 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:06:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:01 INFO  : Context for 'APU' is selected.
16:06:01 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:06:02 INFO  : 'psu_init' command is executed.
16:06:03 INFO  : 'after 1000' command is executed.
16:06:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:06:04 INFO  : 'after 1000' command is executed.
16:06:04 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:06:04 INFO  : 'catch {psu_protection}' command is executed.
16:06:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:06:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:06:05 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
16:06:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:06:05 INFO  : 'con' command is executed.
16:06:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

16:06:05 INFO  : Disconnected from the channel tcfchan#3.
16:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
16:08:55 INFO  : 'jtag frequency' command is executed.
16:08:55 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:08:55 INFO  : Context for 'APU' is selected.
16:08:55 INFO  : System reset is completed.
16:08:58 INFO  : 'after 3000' command is executed.
16:08:58 INFO  : Context for 'APU' is selected.
16:08:59 INFO  : Cleared APU and A53 resets
16:08:59 INFO  : Context for 'RPU' is selected.
16:08:59 INFO  : Cleared RPU and R5 resets
16:08:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
16:09:18 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:09:18 INFO  : Context for 'APU' is selected.
16:09:18 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:09:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:18 INFO  : Context for 'APU' is selected.
16:09:18 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:09:19 INFO  : 'psu_init' command is executed.
16:09:20 INFO  : 'after 1000' command is executed.
16:09:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:09:21 INFO  : 'after 1000' command is executed.
16:09:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:09:21 INFO  : 'catch {psu_protection}' command is executed.
16:09:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:09:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:09:22 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
16:09:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:09:22 INFO  : 'con' command is executed.
16:09:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

16:09:22 INFO  : Disconnected from the channel tcfchan#4.
16:44:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1583234071000,  Project:1583230871000
16:44:49 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:44:52 INFO  : Copied contents of /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:45:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:45:02 INFO  : 
16:45:02 INFO  : Updating hardware inferred compiler options for pspolar111.
16:45:02 INFO  : Clearing existing target manager status.
16:45:02 INFO  : Closing and re-opening the MSS file of ther project pspolar111_bsp
16:45:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:45:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:50:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:55 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
16:50:55 INFO  : 'jtag frequency' command is executed.
16:50:55 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:50:55 INFO  : Context for 'APU' is selected.
16:50:56 INFO  : System reset is completed.
16:50:59 INFO  : 'after 3000' command is executed.
16:50:59 INFO  : Context for 'APU' is selected.
16:51:00 INFO  : Cleared APU and A53 resets
16:51:00 INFO  : Context for 'RPU' is selected.
16:51:00 INFO  : Cleared RPU and R5 resets
16:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
16:51:19 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:51:19 INFO  : Context for 'APU' is selected.
16:51:20 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:51:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:20 INFO  : Context for 'APU' is selected.
16:51:20 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:51:21 INFO  : 'psu_init' command is executed.
16:51:22 INFO  : 'after 1000' command is executed.
16:51:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:51:23 INFO  : 'after 1000' command is executed.
16:51:23 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:51:23 INFO  : 'catch {psu_protection}' command is executed.
16:51:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:51:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:51:24 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
16:51:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:51:24 INFO  : 'con' command is executed.
16:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

16:51:24 INFO  : Disconnected from the channel tcfchan#5.
17:06:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1583235252000,  Project:1583234071000
17:06:13 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:06:14 INFO  : Copied contents of /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:06:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:06:24 INFO  : 
17:06:25 INFO  : Updating hardware inferred compiler options for pspolar111.
17:06:25 INFO  : Clearing existing target manager status.
17:06:25 INFO  : Closing and re-opening the MSS file of ther project pspolar111_bsp
17:06:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:06:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:49 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
17:12:49 INFO  : 'jtag frequency' command is executed.
17:12:49 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:12:49 INFO  : Context for 'APU' is selected.
17:12:50 INFO  : System reset is completed.
17:12:53 INFO  : 'after 3000' command is executed.
17:12:53 INFO  : Context for 'APU' is selected.
17:12:53 INFO  : Cleared APU and A53 resets
17:12:53 INFO  : Context for 'RPU' is selected.
17:12:53 INFO  : Cleared RPU and R5 resets
17:12:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
17:13:13 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:13:13 INFO  : Context for 'APU' is selected.
17:13:13 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:13:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:13 INFO  : Context for 'APU' is selected.
17:13:13 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:13:14 INFO  : 'psu_init' command is executed.
17:13:15 INFO  : 'after 1000' command is executed.
17:13:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:13:16 INFO  : 'after 1000' command is executed.
17:13:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:13:16 INFO  : 'catch {psu_protection}' command is executed.
17:13:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:17 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:17 INFO  : 'con' command is executed.
17:13:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

17:13:17 INFO  : Disconnected from the channel tcfchan#6.
18:46:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:14 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
18:46:14 INFO  : 'jtag frequency' command is executed.
18:46:14 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:46:15 INFO  : Context for 'APU' is selected.
18:46:16 INFO  : System reset is completed.
18:46:19 INFO  : 'after 3000' command is executed.
18:46:19 INFO  : Context for 'APU' is selected.
18:46:19 INFO  : Cleared APU and A53 resets
18:46:19 INFO  : Context for 'RPU' is selected.
18:46:19 INFO  : Cleared RPU and R5 resets
18:46:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
18:46:39 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:46:39 INFO  : Context for 'APU' is selected.
18:46:39 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:39 INFO  : Context for 'APU' is selected.
18:46:39 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
18:46:40 INFO  : 'psu_init' command is executed.
18:46:41 INFO  : 'after 1000' command is executed.
18:46:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:46:42 INFO  : 'after 1000' command is executed.
18:46:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:46:42 INFO  : 'catch {psu_protection}' command is executed.
18:46:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:46:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:46:43 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
18:46:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:46:43 INFO  : 'con' command is executed.
18:46:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

18:46:43 INFO  : Disconnected from the channel tcfchan#7.
09:47:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1583295461000,  Project:1583235252000
09:47:54 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:47:55 INFO  : Copied contents of /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
09:48:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:48:09 INFO  : 
09:48:09 INFO  : Updating hardware inferred compiler options for pspolar111.
09:48:09 INFO  : Clearing existing target manager status.
09:48:09 INFO  : Closing and re-opening the MSS file of ther project pspolar111_bsp
09:48:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:48:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:40 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
09:48:40 INFO  : 'jtag frequency' command is executed.
09:48:40 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:48:40 INFO  : Context for 'APU' is selected.
09:48:41 INFO  : System reset is completed.
09:48:44 INFO  : 'after 3000' command is executed.
09:48:44 INFO  : Context for 'APU' is selected.
09:48:44 INFO  : Cleared APU and A53 resets
09:48:44 INFO  : Context for 'RPU' is selected.
09:48:44 INFO  : Cleared RPU and R5 resets
09:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
09:49:04 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:49:04 INFO  : Context for 'APU' is selected.
09:49:04 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:49:04 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:04 INFO  : Context for 'APU' is selected.
09:49:04 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:49:05 INFO  : 'psu_init' command is executed.
09:49:06 INFO  : 'after 1000' command is executed.
09:49:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:49:07 INFO  : 'after 1000' command is executed.
09:49:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:49:07 INFO  : 'catch {psu_protection}' command is executed.
09:49:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:49:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:49:08 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
09:49:08 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:49:08 INFO  : 'con' command is executed.
09:49:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

09:49:08 INFO  : Disconnected from the channel tcfchan#8.
14:45:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:10 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
14:45:10 INFO  : 'jtag frequency' command is executed.
14:45:10 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:45:10 INFO  : Context for 'APU' is selected.
14:45:11 INFO  : System reset is completed.
14:45:14 INFO  : 'after 3000' command is executed.
14:45:14 INFO  : Context for 'APU' is selected.
14:45:14 INFO  : Cleared APU and A53 resets
14:45:14 INFO  : Context for 'RPU' is selected.
14:45:14 INFO  : Cleared RPU and R5 resets
14:45:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
14:45:34 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:45:34 INFO  : Context for 'APU' is selected.
14:45:34 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:34 INFO  : Context for 'APU' is selected.
14:45:34 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:45:36 INFO  : 'psu_init' command is executed.
14:45:37 INFO  : 'after 1000' command is executed.
14:45:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:45:38 INFO  : 'after 1000' command is executed.
14:45:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:45:38 INFO  : 'catch {psu_protection}' command is executed.
14:45:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:45:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:45:39 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
14:45:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:45:39 INFO  : 'con' command is executed.
14:45:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

14:45:39 INFO  : Disconnected from the channel tcfchan#9.
14:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
14:49:45 INFO  : 'jtag frequency' command is executed.
14:49:45 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:49:45 INFO  : Context for 'APU' is selected.
14:49:46 INFO  : System reset is completed.
14:49:49 INFO  : 'after 3000' command is executed.
14:49:49 INFO  : Context for 'APU' is selected.
14:49:49 INFO  : Cleared APU and A53 resets
14:49:49 INFO  : Context for 'RPU' is selected.
14:49:50 INFO  : Cleared RPU and R5 resets
14:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
14:50:09 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:50:09 INFO  : Context for 'APU' is selected.
14:50:09 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:50:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:09 INFO  : Context for 'APU' is selected.
14:50:09 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:50:10 INFO  : 'psu_init' command is executed.
14:50:11 INFO  : 'after 1000' command is executed.
14:50:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:50:12 INFO  : 'after 1000' command is executed.
14:50:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:50:12 INFO  : 'catch {psu_protection}' command is executed.
14:50:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:50:13 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
14:50:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:13 INFO  : 'con' command is executed.
14:50:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

14:50:13 INFO  : Disconnected from the channel tcfchan#10.
15:23:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU111 FT4232H 96907A' is selected.
15:23:45 INFO  : 'jtag frequency' command is executed.
15:23:45 INFO  : Sourcing of '/home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:23:45 INFO  : Context for 'APU' is selected.
15:23:46 INFO  : System reset is completed.
15:23:49 INFO  : 'after 3000' command is executed.
15:23:49 INFO  : Context for 'APU' is selected.
15:23:49 INFO  : Cleared APU and A53 resets
15:23:49 INFO  : Context for 'RPU' is selected.
15:23:49 INFO  : Cleared RPU and R5 resets
15:23:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0' command is executed.
15:24:09 INFO  : FPGA configured successfully with bitstream "/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:09 INFO  : Context for 'APU' is selected.
15:24:09 INFO  : Hardware design information is loaded from '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:24:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:09 INFO  : Context for 'APU' is selected.
15:24:09 INFO  : Sourcing of '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:24:11 INFO  : 'psu_init' command is executed.
15:24:12 INFO  : 'after 1000' command is executed.
15:24:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:24:13 INFO  : 'after 1000' command is executed.
15:24:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:24:13 INFO  : 'catch {psu_protection}' command is executed.
15:24:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:24:13 INFO  : The application '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf' is downloaded to processor 'psu_cortexa53_0'.
15:24:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/shubham/Xilinx2018.3/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A" && level==0} -index 0
fpga -file /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
loadhw -hw /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
source /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
rst -processor
dow /home/shubham/Vivado_Exercises/pspolar111/pspolar111.sdk/pspolar111/Debug/pspolar111.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:13 INFO  : 'con' command is executed.
15:24:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU111 FT4232H 96907A"} -index 1
con
----------------End of Script----------------

15:24:13 INFO  : Disconnected from the channel tcfchan#11.
