/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [4:0] _03_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  reg [6:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [19:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [42:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [2:0] celloutsig_0_63z;
  wire [4:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  reg [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[34] ? in_data[69] : in_data[42];
  assign celloutsig_0_16z = ~(celloutsig_0_13z | celloutsig_0_1z);
  assign celloutsig_0_2z = ~(in_data[4] | celloutsig_0_1z);
  assign celloutsig_0_29z = ~(celloutsig_0_26z[2] | celloutsig_0_5z[40]);
  assign celloutsig_0_39z = celloutsig_0_22z | ~(celloutsig_0_38z);
  assign celloutsig_0_62z = celloutsig_0_16z | ~(celloutsig_0_43z);
  assign celloutsig_1_18z = celloutsig_1_17z | ~(in_data[105]);
  assign celloutsig_1_1z = in_data[98] ^ celloutsig_1_0z[3];
  assign celloutsig_1_2z = in_data[131] ^ celloutsig_1_0z[2];
  assign celloutsig_0_28z = celloutsig_0_24z ^ celloutsig_0_8z;
  assign celloutsig_1_6z = ~(celloutsig_1_3z[1] ^ celloutsig_1_1z);
  assign celloutsig_0_5z = { in_data[87:64], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z } + { in_data[87:49], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[144:132], celloutsig_1_2z, celloutsig_1_0z } + { in_data[140], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_4z } + { celloutsig_0_5z[26:25], celloutsig_0_13z };
  reg [3:0] _18_;
  always_ff @(negedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 4'h0;
    else _18_ <= in_data[133:130];
  assign { _01_, _02_[2:0] } = _18_;
  reg [4:0] _19_;
  always_ff @(negedge clkin_data[64], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _19_ <= 5'h00;
    else _19_ <= celloutsig_0_7z[5:1];
  assign { _03_[4:3], _00_, _03_[1:0] } = _19_;
  assign celloutsig_0_64z = { celloutsig_0_34z[6:4], celloutsig_0_62z, celloutsig_0_35z } & { celloutsig_0_46z[15:12], celloutsig_0_17z };
  assign celloutsig_0_20z = { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_15z } / { 1'h1, celloutsig_0_10z[8:7] };
  assign celloutsig_0_38z = { celloutsig_0_37z[8:4], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_17z } >= { _03_[1:0], celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_17z, celloutsig_0_31z };
  assign celloutsig_0_43z = { celloutsig_0_10z[9:5], celloutsig_0_1z } >= { celloutsig_0_32z[2], celloutsig_0_39z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_9z = { celloutsig_1_0z[2:1], celloutsig_1_6z } >= { _02_[1], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_0z } >= { celloutsig_1_3z[2:0], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_8z = celloutsig_0_5z[8:5] >= { celloutsig_0_7z[2:1], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_5z[17:13], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_11z } >= { celloutsig_0_5z[23:22], celloutsig_0_7z };
  assign celloutsig_0_1z = { in_data[79:76], celloutsig_0_0z } >= in_data[40:36];
  assign celloutsig_0_24z = { celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z } >= { celloutsig_0_21z[1], _03_[4:3], _00_, _03_[1:0], celloutsig_0_2z, celloutsig_0_16z };
  assign celloutsig_1_14z = { celloutsig_1_3z[8:7], _01_, _02_[2:0], celloutsig_1_10z } && in_data[178:172];
  assign celloutsig_0_11z = { celloutsig_0_5z[9:8], celloutsig_0_4z } && { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_12z[12:3] && { celloutsig_0_7z[3:0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_8z = { in_data[190:164], celloutsig_1_0z, _01_, _02_[2:0], celloutsig_1_6z } || { celloutsig_1_3z[18:12], celloutsig_1_6z, _01_, _02_[2:0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_35z = celloutsig_0_24z & ~(celloutsig_0_13z);
  assign celloutsig_1_4z = celloutsig_1_3z[19] & ~(celloutsig_1_2z);
  assign celloutsig_0_17z = celloutsig_0_11z & ~(celloutsig_0_6z);
  assign celloutsig_0_22z = celloutsig_0_8z & ~(celloutsig_0_21z[4]);
  assign celloutsig_0_27z = celloutsig_0_4z & ~(celloutsig_0_15z);
  assign celloutsig_0_30z = celloutsig_0_27z & ~(celloutsig_0_4z);
  assign celloutsig_0_46z = celloutsig_0_28z ? { celloutsig_0_38z, celloutsig_0_34z, celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_35z, celloutsig_0_2z, celloutsig_0_41z, celloutsig_0_15z } : { in_data[93:75], celloutsig_0_2z };
  assign celloutsig_1_19z = celloutsig_1_18z ? { _02_[1:0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_10z, 1'h1, celloutsig_1_6z } : { in_data[170:167], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_6z, 1'h0 };
  assign celloutsig_0_9z = celloutsig_0_2z ? { celloutsig_0_5z[24:23], celloutsig_0_3z } : { celloutsig_0_5z[28], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_26z = celloutsig_0_21z[1] ? celloutsig_0_10z : { celloutsig_0_12z[10:0], celloutsig_0_14z };
  assign celloutsig_0_3z = { in_data[15:9], celloutsig_0_0z } !== { in_data[52:49], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_19z = celloutsig_0_12z[12:4] !== { celloutsig_0_10z[11:5], celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_10z = ~ { celloutsig_0_5z[11:8], celloutsig_0_7z };
  assign celloutsig_0_25z = ~ { _03_[4:3], _00_, _03_[1:0] };
  assign celloutsig_0_41z = & { celloutsig_0_37z[2:1], celloutsig_0_22z };
  assign celloutsig_0_6z = celloutsig_0_1z & celloutsig_0_2z;
  assign celloutsig_1_7z = celloutsig_1_4z & _02_[2];
  assign celloutsig_1_17z = celloutsig_1_2z & celloutsig_1_8z;
  assign celloutsig_0_13z = | { celloutsig_0_12z[4:2], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_31z = ~^ { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_32z = { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_18z } >>> { celloutsig_0_20z[1:0], celloutsig_0_20z };
  assign celloutsig_0_63z = celloutsig_0_21z[3:1] >>> { celloutsig_0_27z, celloutsig_0_62z, celloutsig_0_27z };
  assign celloutsig_1_0z = in_data[146:141] >>> in_data[145:140];
  assign celloutsig_0_21z = { celloutsig_0_10z[7:5], celloutsig_0_0z, celloutsig_0_19z } >>> celloutsig_0_12z[12:8];
  assign celloutsig_0_37z = { celloutsig_0_21z[2:1], celloutsig_0_3z, celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_35z, celloutsig_0_20z } - celloutsig_0_10z[11:1];
  assign celloutsig_0_12z = celloutsig_0_5z[21:9] ~^ { celloutsig_0_7z[4:1], celloutsig_0_7z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_34z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_34z = { _03_[1], celloutsig_0_22z, celloutsig_0_25z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_7z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_7z = { in_data[48:45], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_4z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_2z & celloutsig_0_2z));
  assign _02_[3] = _01_;
  assign _03_[2] = _00_;
  assign { out_data[128], out_data[104:96], out_data[34:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
