git clone --depth 1 --no-tags https://github.com/nhatnd190802/CLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718932863
git clone --depth 1 --no-tags https://github.com/JASLemos/Vedic-Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719221199
git clone --depth 1 --no-tags https://github.com/Carl7yan/Viterbi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718146306
git clone --depth 1 --no-tags https://github.com/kxzhu0505/FELUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717337116
git clone --depth 1 --no-tags https://github.com/Fukuma-Mizushi/EEL5722_Lab4_PS2_Input_to_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722457788
git clone --depth 1 --no-tags https://github.com/Hanmengyuan-bit/human-voice-seperation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718995618
git clone --depth 1 --no-tags https://github.com/Abhirecket/Div_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722037682
git clone --depth 1 --no-tags https://github.com/shengnian6/led_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718688839
git clone --depth 1 --no-tags https://github.com/Abhirecket/uart_basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721586910
git clone --depth 1 --no-tags https://github.com/thesourcerer8/gf180-caravel-nand-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718007351
git clone --depth 1 --no-tags https://github.com/Dvir1992/single_cycle_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715961516
git clone --depth 1 --no-tags https://github.com/evanelang/EC_551_ENIGMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716347911
git clone --depth 1 --no-tags https://github.com/Priteesh-Ranjan/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718765012
git clone --depth 1 --no-tags https://github.com/Yashas-naidu/DDCO_PROJECT_23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717744924
git clone --depth 1 --no-tags https://github.com/04amrita/100daysOf_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722682766
git clone --depth 1 --no-tags https://github.com/asimkhan8107/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719256144
git clone --depth 1 --no-tags https://github.com/microsoft/silicon-rans.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716749633
git clone --depth 1 --no-tags https://github.com/Vilanjaya/cocotbext-bow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722103875
git clone --depth 1 --no-tags https://github.com/aomtoku/NetFPGA-PLUS-2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721898430
git clone --depth 1 --no-tags https://github.com/EwanJamet/AudioNN_Portage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721572197
git clone --depth 1 --no-tags https://github.com/Abhirecket/frequency-divider--2f-3-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722042236
git clone --depth 1 --no-tags https://github.com/bhavinpt/fifo-scan-dft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715466197
git clone --depth 1 --no-tags https://github.com/Carl7yan/i2c-v2pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723302183
git clone --depth 1 --no-tags https://github.com/amcny/EC206_DSDLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721759986
git clone --depth 1 --no-tags https://github.com/furkanunsal42/CompuTED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716747524
git clone --depth 1 --no-tags https://github.com/WongChaoya/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717892728
git clone --depth 1 --no-tags https://github.com/rogeermv/tt_um_rogelio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717302312
git clone --depth 1 --no-tags https://github.com/Shruti-Tajne/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716950267
git clone --depth 1 --no-tags https://github.com/matheusdiassb/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718101767
git clone --depth 1 --no-tags https://github.com/AhsanJ786/first_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717844272
git clone --depth 1 --no-tags https://github.com/Dhruv-Kumar-1/64-point_FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719411476
git clone --depth 1 --no-tags https://github.com/Ivan890129/STA_cad_hw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716728937
git clone --depth 1 --no-tags https://github.com/eduardo00-fv/FPGA_Motor_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719813616
git clone --depth 1 --no-tags https://github.com/Yumonor/FindMedian-version1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720277192
git clone --depth 1 --no-tags https://github.com/euraposis/ver_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718704944
git clone --depth 1 --no-tags https://github.com/JeffC25/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720819753
git clone --depth 1 --no-tags https://github.com/z87man/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716530400
git clone --depth 1 --no-tags https://github.com/R1shbs/adder_multipliers_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716777005
git clone --depth 1 --no-tags https://github.com/galibhaidar/Weak-PUF-Ring-Oscillator-Implementation-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716786277
git clone --depth 1 --no-tags https://github.com/kaveri307/Mealy-Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716557660
git clone --depth 1 --no-tags https://github.com/emma16163/SOC_LAB_4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716443024
git clone --depth 1 --no-tags https://github.com/Stallion-X/digital-circuit-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721443075
git clone --depth 1 --no-tags https://github.com/Chandram-Dutta/verilog-digital-electronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721303023
git clone --depth 1 --no-tags https://github.com/Shahabaz-gaucho/PISO_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721174239
git clone --depth 1 --no-tags https://github.com/Asma-Mohsin/CyberGuard-Fortifying_Tomorrow-s_data.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722229594
git clone --depth 1 --no-tags https://github.com/FF-Industries/sequential-multiplier-tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720051093
git clone --depth 1 --no-tags https://github.com/GauthamMulay/fpmul_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722423823
git clone --depth 1 --no-tags https://github.com/vandhana01/3-bit_rc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723312297
git clone --depth 1 --no-tags https://github.com/vachas23/Coffee-Vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723572383
git clone --depth 1 --no-tags https://github.com/visionvlsi/Proj_Bhoj_DVRAM_ASIC_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723258631
git clone --depth 1 --no-tags https://github.com/Vasco-Luz/caravel-IOB5_SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718723547
git clone --depth 1 --no-tags https://github.com/moon44432/ku-cose222.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718509906
git clone --depth 1 --no-tags https://github.com/Alanhsiu/IC-Design-HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718146862
git clone --depth 1 --no-tags https://github.com/leahmdmartins10/PianoTiles241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718290869
git clone --depth 1 --no-tags https://github.com/NaHyeon520/Electric-Piano-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721023881
git clone --depth 1 --no-tags https://github.com/BrandonZupan/vlsi-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723147215
git clone --depth 1 --no-tags https://github.com/humna2531/axi_lite4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722560393
git clone --depth 1 --no-tags https://github.com/ishi-kai/ISHI-KAI_Multiple_Projects_OpenGFMPW-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716681950
git clone --depth 1 --no-tags https://github.com/AryanBastani/CAD-CA-01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719984828
git clone --depth 1 --no-tags https://github.com/seba-orellana/Osciloscope_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722780974
git clone --depth 1 --no-tags https://github.com/Amik-TJ/synthesized_verilog_parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718937309
git clone --depth 1 --no-tags https://github.com/Charitha623/RTL-designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717658978
git clone --depth 1 --no-tags https://github.com/Aryan-G4/Dexerity-Dash--FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722320360
git clone --depth 1 --no-tags https://github.com/agsa2/Infra-Hard-projeto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720196052
git clone --depth 1 --no-tags https://github.com/phoenix367/tang_nano_9K_ov7670.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723494521
git clone --depth 1 --no-tags https://github.com/hamptopl/2048FPGAProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719723494
git clone --depth 1 --no-tags https://github.com/diy-ic/openlane-full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718791354
git clone --depth 1 --no-tags https://github.com/blafea/2023fall-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718958899
git clone --depth 1 --no-tags https://github.com/Mahmoud-Abdelraouf/Computer-Organization-and-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715971400
git clone --depth 1 --no-tags https://github.com/smyt022/Blocky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723530798
git clone --depth 1 --no-tags https://github.com/LuisHern1/UABC_PRUEBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717569153
git clone --depth 1 --no-tags https://github.com/clLu0322/Digital-Logic-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722594703
git clone --depth 1 --no-tags https://github.com/farewillwell/cpu_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717448293
git clone --depth 1 --no-tags https://github.com/MartinC45/Caravel-Shuttle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716505477
git clone --depth 1 --no-tags https://github.com/Manikanta-IITB/HPC_Caravel_DWT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718036689
git clone --depth 1 --no-tags https://github.com/oldper/Verilog-intro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716643096
git clone --depth 1 --no-tags https://github.com/Chandranikhita-1/Router1X3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718445729
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tt05-256-bits-dff-mem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718525965
git clone --depth 1 --no-tags https://github.com/lnis-uofu/ECE_5710_6710_lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718433544
git clone --depth 1 --no-tags https://github.com/Yellow2392/ArquiProyecto-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720301252
git clone --depth 1 --no-tags https://github.com/kaw324/ece128_lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722320229
git clone --depth 1 --no-tags https://github.com/emma16163/SOC_LAB_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722612971
git clone --depth 1 --no-tags https://github.com/hitarthshajwani722/Floating-Point-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722606645
git clone --depth 1 --no-tags https://github.com/AzeemRG/pes_traffic_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722846565
git clone --depth 1 --no-tags https://github.com/udayM-design/Reverse_Vector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722854441
git clone --depth 1 --no-tags https://github.com/yousungyeh/course-lab_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723091523
git clone --depth 1 --no-tags https://github.com/RohithNagesh/Baud-rate-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723062106
git clone --depth 1 --no-tags https://github.com/Aravind10704/SPI_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723359624
git clone --depth 1 --no-tags https://github.com/vamsi-2312/Seq_Det_ML_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723291628
git clone --depth 1 --no-tags https://github.com/KevinWahle/E5-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723555523
git clone --depth 1 --no-tags https://github.com/vachas23/Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723574888
git clone --depth 1 --no-tags https://github.com/XCI9/NYCU-2021-Spring-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721974121
git clone --depth 1 --no-tags https://github.com/Advaith-RN/pes_lcd_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723725403
git clone --depth 1 --no-tags https://github.com/rafaelpinheiro32/16-bit-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723823258
git clone --depth 1 --no-tags https://github.com/Nora-Lootfy/16bit-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722938519
git clone --depth 1 --no-tags https://github.com/threonyl/CS-303_RECIT_W6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716184914
