// Seed: 444341324
module module_0 (
    input tri0 id_0
    , id_17,
    output wand id_1,
    output tri0 id_2,
    output wire id_3,
    output supply0 id_4,
    output uwire id_5,
    output wand id_6,
    input tri0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    output tri0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri1 id_14,
    input wire id_15
);
  initial id_11 = (id_9 && id_0 - 1 & 1) == id_14;
  id_18(
      .id_0((1'b0))
  );
  wire id_19;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input wand id_8
);
  wire id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_6,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_6,
      id_2,
      id_0
  );
  assign modCall_1.id_12 = 0;
  wire id_13;
  wor  id_14;
  wire id_15;
  assign id_14 = 1;
endmodule
