# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../Lab2.srcs/sources_1/imports/new/fulladder.sv"
sv xil_defaultlib  "../../../Lab2.srcs/sources_1/new/adder4bit.sv"
sv xil_defaultlib  "../../../Lab2.srcs/sources_1/new/adder8bit.sv"
sv xil_defaultlib  "../../../Lab2.srcs/sources_1/new/add_sub_8bit.sv"
sv xil_defaultlib  "../../../Lab2.srcs/sim_4/new/addsub_test.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
