{"Source Block": ["hdl/library/ad463x_data_capture/ad463x_data_capture.v@58:70@HdlStmProcess", "\nreg csn_d;\n\nwire reset;\n\nalways @(posedge clk) begin\n  csn_d <= csn;\nend\n\n// negative edge resets the shift registers\nassign reset = ~csn & csn_d;\n\n// CSN positive edge validates the output data\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[63, "always @(posedge clk) begin\n"], [64, "  csn_d <= csn;\n"], [65, "end\n"]], "Add": [[65, "  always @(posedge clk) begin\n"], [65, "    csn_d <= csn;\n"], [65, "  end\n"]]}}