--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Game.twx Game.ncd -o Game.twr Game.pcf -ucf nexys3.ucf

Design file:              Game.ncd
Physical constraint file: Game.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 850 paths analyzed, 190 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.289ns.
--------------------------------------------------------------------------------

Paths for end point U3/vc_3 (SLICE_X7Y5.A4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_1_1 (FF)
  Destination:          U3/vc_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.258ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.361 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_1_1 to U3/vc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.391   U3/hc_1_1
                                                       U3/hc_1_1
    SLICE_X15Y19.D2      net (fanout=1)        0.982   U3/hc_1_1
    SLICE_X15Y19.D       Tilo                  0.259   U3/hc_1_1
                                                       U3/Msub_n0378_Madd_xor<8>121
    SLICE_X15Y23.A3      net (fanout=10)       0.688   U3/Msub_n0378_Madd_xor<8>12
    SLICE_X15Y23.A       Tilo                  0.259   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val21
    SLICE_X15Y23.B5      net (fanout=2)        0.364   U3/Mcount_vc_val21
    SLICE_X15Y23.BMUX    Tilo                  0.313   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val22
    SLICE_X13Y5.B3       net (fanout=11)       1.596   U3/Mcount_vc_val2
    SLICE_X13Y5.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X7Y5.A4        net (fanout=10)       0.825   U3/Mcount_vc_val
    SLICE_X7Y5.CLK       Tas                   0.322   U3/vc<6>
                                                       U3/vc_3_rstpot
                                                       U3/vc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.258ns (1.803ns logic, 4.455ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_2_1 (FF)
  Destination:          U3/vc_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.672ns (Levels of Logic = 5)
  Clock Path Skew:      0.006ns (0.361 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_2_1 to U3/vc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AQ      Tcko                  0.391   U3/hc_2_1
                                                       U3/hc_2_1
    SLICE_X15Y19.D4      net (fanout=1)        0.396   U3/hc_2_1
    SLICE_X15Y19.D       Tilo                  0.259   U3/hc_1_1
                                                       U3/Msub_n0378_Madd_xor<8>121
    SLICE_X15Y23.A3      net (fanout=10)       0.688   U3/Msub_n0378_Madd_xor<8>12
    SLICE_X15Y23.A       Tilo                  0.259   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val21
    SLICE_X15Y23.B5      net (fanout=2)        0.364   U3/Mcount_vc_val21
    SLICE_X15Y23.BMUX    Tilo                  0.313   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val22
    SLICE_X13Y5.B3       net (fanout=11)       1.596   U3/Mcount_vc_val2
    SLICE_X13Y5.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X7Y5.A4        net (fanout=10)       0.825   U3/Mcount_vc_val
    SLICE_X7Y5.CLK       Tas                   0.322   U3/vc<6>
                                                       U3/vc_3_rstpot
                                                       U3/vc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.672ns (1.803ns logic, 3.869ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_3_1 (FF)
  Destination:          U3/vc_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.624ns (Levels of Logic = 5)
  Clock Path Skew:      0.006ns (0.361 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_3_1 to U3/vc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AMUX    Tshcko                0.461   U3/hc_2_1
                                                       U3/hc_3_1
    SLICE_X15Y19.D6      net (fanout=1)        0.278   U3/hc_3_1
    SLICE_X15Y19.D       Tilo                  0.259   U3/hc_1_1
                                                       U3/Msub_n0378_Madd_xor<8>121
    SLICE_X15Y23.A3      net (fanout=10)       0.688   U3/Msub_n0378_Madd_xor<8>12
    SLICE_X15Y23.A       Tilo                  0.259   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val21
    SLICE_X15Y23.B5      net (fanout=2)        0.364   U3/Mcount_vc_val21
    SLICE_X15Y23.BMUX    Tilo                  0.313   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val22
    SLICE_X13Y5.B3       net (fanout=11)       1.596   U3/Mcount_vc_val2
    SLICE_X13Y5.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X7Y5.A4        net (fanout=10)       0.825   U3/Mcount_vc_val
    SLICE_X7Y5.CLK       Tas                   0.322   U3/vc<6>
                                                       U3/vc_3_rstpot
                                                       U3/vc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (1.873ns logic, 3.751ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_6 (SLICE_X7Y5.D4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_1_1 (FF)
  Destination:          U3/vc_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.220ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.361 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_1_1 to U3/vc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.391   U3/hc_1_1
                                                       U3/hc_1_1
    SLICE_X15Y19.D2      net (fanout=1)        0.982   U3/hc_1_1
    SLICE_X15Y19.D       Tilo                  0.259   U3/hc_1_1
                                                       U3/Msub_n0378_Madd_xor<8>121
    SLICE_X15Y23.A3      net (fanout=10)       0.688   U3/Msub_n0378_Madd_xor<8>12
    SLICE_X15Y23.A       Tilo                  0.259   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val21
    SLICE_X15Y23.B5      net (fanout=2)        0.364   U3/Mcount_vc_val21
    SLICE_X15Y23.BMUX    Tilo                  0.313   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val22
    SLICE_X13Y5.B3       net (fanout=11)       1.596   U3/Mcount_vc_val2
    SLICE_X13Y5.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X7Y5.D4        net (fanout=10)       0.787   U3/Mcount_vc_val
    SLICE_X7Y5.CLK       Tas                   0.322   U3/vc<6>
                                                       U3/vc_6_rstpot
                                                       U3/vc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.220ns (1.803ns logic, 4.417ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_2_1 (FF)
  Destination:          U3/vc_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.634ns (Levels of Logic = 5)
  Clock Path Skew:      0.006ns (0.361 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_2_1 to U3/vc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AQ      Tcko                  0.391   U3/hc_2_1
                                                       U3/hc_2_1
    SLICE_X15Y19.D4      net (fanout=1)        0.396   U3/hc_2_1
    SLICE_X15Y19.D       Tilo                  0.259   U3/hc_1_1
                                                       U3/Msub_n0378_Madd_xor<8>121
    SLICE_X15Y23.A3      net (fanout=10)       0.688   U3/Msub_n0378_Madd_xor<8>12
    SLICE_X15Y23.A       Tilo                  0.259   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val21
    SLICE_X15Y23.B5      net (fanout=2)        0.364   U3/Mcount_vc_val21
    SLICE_X15Y23.BMUX    Tilo                  0.313   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val22
    SLICE_X13Y5.B3       net (fanout=11)       1.596   U3/Mcount_vc_val2
    SLICE_X13Y5.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X7Y5.D4        net (fanout=10)       0.787   U3/Mcount_vc_val
    SLICE_X7Y5.CLK       Tas                   0.322   U3/vc<6>
                                                       U3/vc_6_rstpot
                                                       U3/vc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.634ns (1.803ns logic, 3.831ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_3_1 (FF)
  Destination:          U3/vc_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.586ns (Levels of Logic = 5)
  Clock Path Skew:      0.006ns (0.361 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_3_1 to U3/vc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AMUX    Tshcko                0.461   U3/hc_2_1
                                                       U3/hc_3_1
    SLICE_X15Y19.D6      net (fanout=1)        0.278   U3/hc_3_1
    SLICE_X15Y19.D       Tilo                  0.259   U3/hc_1_1
                                                       U3/Msub_n0378_Madd_xor<8>121
    SLICE_X15Y23.A3      net (fanout=10)       0.688   U3/Msub_n0378_Madd_xor<8>12
    SLICE_X15Y23.A       Tilo                  0.259   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val21
    SLICE_X15Y23.B5      net (fanout=2)        0.364   U3/Mcount_vc_val21
    SLICE_X15Y23.BMUX    Tilo                  0.313   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val22
    SLICE_X13Y5.B3       net (fanout=11)       1.596   U3/Mcount_vc_val2
    SLICE_X13Y5.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X7Y5.D4        net (fanout=10)       0.787   U3/Mcount_vc_val
    SLICE_X7Y5.CLK       Tas                   0.322   U3/vc<6>
                                                       U3/vc_6_rstpot
                                                       U3/vc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (1.873ns logic, 3.713ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_8 (SLICE_X13Y6.B2), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_1_1 (FF)
  Destination:          U3/vc_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.171ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.336 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_1_1 to U3/vc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.391   U3/hc_1_1
                                                       U3/hc_1_1
    SLICE_X15Y19.D2      net (fanout=1)        0.982   U3/hc_1_1
    SLICE_X15Y19.D       Tilo                  0.259   U3/hc_1_1
                                                       U3/Msub_n0378_Madd_xor<8>121
    SLICE_X15Y23.A3      net (fanout=10)       0.688   U3/Msub_n0378_Madd_xor<8>12
    SLICE_X15Y23.A       Tilo                  0.259   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val21
    SLICE_X15Y23.B5      net (fanout=2)        0.364   U3/Mcount_vc_val21
    SLICE_X15Y23.BMUX    Tilo                  0.313   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val22
    SLICE_X13Y5.B3       net (fanout=11)       1.596   U3/Mcount_vc_val2
    SLICE_X13Y5.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X13Y6.B2       net (fanout=10)       0.738   U3/Mcount_vc_val
    SLICE_X13Y6.CLK      Tas                   0.322   U3/vc<9>
                                                       U3/vc_8_rstpot
                                                       U3/vc_8
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (1.803ns logic, 4.368ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_2_1 (FF)
  Destination:          U3/vc_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.585ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.336 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_2_1 to U3/vc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AQ      Tcko                  0.391   U3/hc_2_1
                                                       U3/hc_2_1
    SLICE_X15Y19.D4      net (fanout=1)        0.396   U3/hc_2_1
    SLICE_X15Y19.D       Tilo                  0.259   U3/hc_1_1
                                                       U3/Msub_n0378_Madd_xor<8>121
    SLICE_X15Y23.A3      net (fanout=10)       0.688   U3/Msub_n0378_Madd_xor<8>12
    SLICE_X15Y23.A       Tilo                  0.259   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val21
    SLICE_X15Y23.B5      net (fanout=2)        0.364   U3/Mcount_vc_val21
    SLICE_X15Y23.BMUX    Tilo                  0.313   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val22
    SLICE_X13Y5.B3       net (fanout=11)       1.596   U3/Mcount_vc_val2
    SLICE_X13Y5.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X13Y6.B2       net (fanout=10)       0.738   U3/Mcount_vc_val
    SLICE_X13Y6.CLK      Tas                   0.322   U3/vc<9>
                                                       U3/vc_8_rstpot
                                                       U3/vc_8
    -------------------------------------------------  ---------------------------
    Total                                      5.585ns (1.803ns logic, 3.782ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_3_1 (FF)
  Destination:          U3/vc_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.537ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.336 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_3_1 to U3/vc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AMUX    Tshcko                0.461   U3/hc_2_1
                                                       U3/hc_3_1
    SLICE_X15Y19.D6      net (fanout=1)        0.278   U3/hc_3_1
    SLICE_X15Y19.D       Tilo                  0.259   U3/hc_1_1
                                                       U3/Msub_n0378_Madd_xor<8>121
    SLICE_X15Y23.A3      net (fanout=10)       0.688   U3/Msub_n0378_Madd_xor<8>12
    SLICE_X15Y23.A       Tilo                  0.259   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val21
    SLICE_X15Y23.B5      net (fanout=2)        0.364   U3/Mcount_vc_val21
    SLICE_X15Y23.BMUX    Tilo                  0.313   U3/Mcount_hc_val
                                                       U3/Mcount_vc_val22
    SLICE_X13Y5.B3       net (fanout=11)       1.596   U3/Mcount_vc_val2
    SLICE_X13Y5.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X13Y6.B2       net (fanout=10)       0.738   U3/Mcount_vc_val
    SLICE_X13Y6.CLK      Tas                   0.322   U3/vc<9>
                                                       U3/vc_8_rstpot
                                                       U3/vc_8
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (1.873ns logic, 3.664ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point input_move_sync/meta (SLICE_X17Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync/synch_out (FF)
  Destination:          input_move_sync/meta (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.042 - 0.038)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync/synch_out to input_move_sync/meta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.198   rst_sync/synch_out
                                                       rst_sync/synch_out
    SLICE_X17Y50.SR      net (fanout=24)       0.268   rst_sync/synch_out
    SLICE_X17Y50.CLK     Tcksr       (-Th)     0.127   input_move_sync/meta
                                                       input_move_sync/meta
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.071ns logic, 0.268ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_6 (SLICE_X7Y5.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/vc_6 (FF)
  Destination:          U3/vc_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/vc_6 to U3/vc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y5.DQ        Tcko                  0.198   U3/vc<6>
                                                       U3/vc_6
    SLICE_X7Y5.D6        net (fanout=19)       0.030   U3/vc<6>
    SLICE_X7Y5.CLK       Tah         (-Th)    -0.215   U3/vc<6>
                                                       U3/vc_6_rstpot
                                                       U3/vc_6
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.413ns logic, 0.030ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_0 (SLICE_X13Y5.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/vc_0 (FF)
  Destination:          U3/vc_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/vc_0 to U3/vc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.AQ       Tcko                  0.198   U3/vc<2>
                                                       U3/vc_0
    SLICE_X13Y5.A6       net (fanout=15)       0.040   U3/vc<0>
    SLICE_X13Y5.CLK      Tah         (-Th)    -0.215   U3/vc<2>
                                                       U3/vc_0_rstpot
                                                       U3/vc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.413ns logic, 0.040ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: input4_sw_sync/meta/CLK
  Logical resource: input4_sw_sync/meta/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: input2_sw_sync/meta/CLK
  Logical resource: input2_sw_sync/meta/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.289|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 850 paths, 0 nets, and 197 connections

Design statistics:
   Minimum period:   6.289ns{1}   (Maximum frequency: 159.008MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 13 01:46:20 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 233 MB



