read -sv run_verilog_mid/adder_32b_28_44_52da1397dd310b191e20d5ee0077eb60.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_28_44_52da1397dd310b191e20d5ee0077eb60_yosys.v
