

================================================================
== Vitis HLS Report for 'find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s'
================================================================
* Date:           Thu Mar 25 14:59:55 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_dense_optical_flow_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.865 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |       87|  2165401| 0.580 us | 14.437 ms |   87|  2165401|   none  |
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_190_1   |       86|  2165400| 86 ~ 2005 |          -|          -| 1 ~ 1080 |    no    |
        | + VITIS_LOOP_194_2  |       83|     2002|         84|          1|          1| 1 ~ 1920 |    yes   |
        +---------------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|     113|    3300|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    45|     380|     718|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     327|    -|
|Register         |        -|     -|    4946|     384|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    45|    5439|    4729|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U364     |dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U362     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U360   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  139|    0|
    |fpext_32ns_64_2_no_dsp_1_U361        |fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|    0|    0|
    |fsqrt_32ns_32ns_32_12_no_dsp_1_U363  |fsqrt_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fsub_32ns_32ns_32_6_full_dsp_1_U359  |fsub_32ns_32ns_32_6_full_dsp_1  |        0|   2|  237|  216|    0|
    |mul_27s_27s_54_1_1_U365              |mul_27s_27s_54_1_1              |        0|   2|    0|   40|    0|
    |mul_27s_27s_54_1_1_U367              |mul_27s_27s_54_1_1              |        0|   2|    0|   40|    0|
    |mul_28s_28s_56_1_1_U366              |mul_28s_28s_56_1_1              |        0|   4|    0|   35|    0|
    |mul_41s_34s_72_1_1_U369              |mul_41s_34s_72_1_1              |        0|   4|    0|   25|    0|
    |mul_41s_34s_72_1_1_U370              |mul_41s_34s_72_1_1              |        0|   4|    0|   25|    0|
    |mul_41s_34s_72_1_1_U371              |mul_41s_34s_72_1_1              |        0|   4|    0|   25|    0|
    |mul_41s_34s_72_1_1_U372              |mul_41s_34s_72_1_1              |        0|   4|    0|   25|    0|
    |mul_72s_40s_72_1_1_U373              |mul_72s_40s_72_1_1              |        0|   8|    0|   74|    0|
    |mul_72s_40s_72_1_1_U374              |mul_72s_40s_72_1_1              |        0|   8|    0|   74|    0|
    |sdiv_45ns_54ns_40_49_1_U368          |sdiv_45ns_54ns_40_49_1          |        0|   0|    0|    0|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  45|  380|  718|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+----+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+----+-----+------------+------------+
    |add_ln695_5_fu_499_p2               |     +    |   0|   0|   23|          16|           1|
    |add_ln695_fu_484_p2                 |     +    |   0|   0|   23|          16|           1|
    |add_ln703_1_fu_1444_p2              |     +    |   0|   0|   23|          16|          16|
    |add_ln703_fu_1438_p2                |     +    |   0|   0|   23|          16|          16|
    |add_ln935_fu_564_p2                 |     +    |   0|   0|   63|          56|          56|
    |add_ln949_fu_1037_p2                |     +    |   0|   0|   35|           6|          28|
    |add_ln954_fu_803_p2                 |     +    |   0|   0|   39|           6|          32|
    |add_ln958_fu_1091_p2                |     +    |   0|   0|   39|           6|          32|
    |add_ln964_1_fu_872_p2               |     +    |   0|   0|   19|           8|           8|
    |add_ln964_fu_1157_p2                |     +    |   0|   0|   19|           8|           8|
    |lsb_index_1_fu_640_p2               |     +    |   0|   0|   39|           6|          32|
    |lsb_index_fu_963_p2                 |     +    |   0|   0|   39|           6|          32|
    |m_2_fu_1116_p2                      |     +    |   0|   0|   71|          64|          64|
    |m_6_fu_831_p2                       |     +    |   0|   0|   67|          60|          60|
    |p_Val2_4_fu_558_p2                  |     +    |   0|   0|   64|          57|          57|
    |p_Val2_s_fu_520_p2                  |     +    |   0|   0|   35|          28|          28|
    |sub_ln1148_fu_1267_p2               |     -    |   0|   0|   61|          54|          54|
    |sub_ln1193_1_fu_1395_p2             |     -    |   0|   0|   79|          72|          72|
    |sub_ln1193_fu_1366_p2               |     -    |   0|   0|   79|          72|          72|
    |sub_ln939_1_fu_583_p2               |     -    |   0|   0|   63|           1|          56|
    |sub_ln939_fu_912_p2                 |     -    |   0|   0|   35|           1|          28|
    |sub_ln944_1_fu_635_p2               |     -    |   0|   0|   39|           6|          32|
    |sub_ln944_fu_953_p2                 |     -    |   0|   0|   39|           5|          32|
    |sub_ln947_1_fu_666_p2               |     -    |   0|   0|   15|           5|           6|
    |sub_ln947_fu_989_p2                 |     -    |   0|   0|   15|           5|           5|
    |sub_ln955_fu_789_p2                 |     -    |   0|   0|   39|           5|          32|
    |sub_ln959_fu_1076_p2                |     -    |   0|   0|   39|           5|          32|
    |sub_ln964_1_fu_867_p2               |     -    |   0|   0|   19|           6|           8|
    |sub_ln964_fu_1152_p2                |     -    |   0|   0|   19|           5|           8|
    |and_ln219_fu_1232_p2                |    and   |   0|   0|    2|           1|           1|
    |and_ln223_fu_1310_p2                |    and   |   0|   0|    2|           1|           1|
    |and_ln946_fu_1031_p2                |    and   |   0|   0|    2|           1|           1|
    |and_ln949_1_fu_767_p2               |    and   |   0|   0|    2|           1|           1|
    |and_ln949_fu_701_p2                 |    and   |   0|   0|   56|          56|          56|
    |ap_predicate_op388_read_state85     |    and   |   0|   0|    2|           1|           1|
    |ap_predicate_op396_read_state86     |    and   |   0|   0|    2|           1|           1|
    |p_Result_12_fu_682_p2               |    and   |   0|   0|   59|          59|          59|
    |p_Result_5_fu_1005_p2               |    and   |   0|   0|   28|          28|          28|
    |tobool34_i_i704_i_fu_1063_p2        |    and   |   0|   0|    2|           1|           1|
    |l_fu_945_p3                         |   cttz   |   0|  40|   36|          32|           0|
    |tmp_i_fu_619_p3                     |   cttz   |   0|  73|   71|          64|           0|
    |icmp_ln1498_fu_1272_p2              |   icmp   |   0|   0|   29|          54|          54|
    |icmp_ln219_1_fu_1220_p2             |   icmp   |   0|   0|   20|          23|           1|
    |icmp_ln219_fu_1214_p2               |   icmp   |   0|   0|   11|           8|           2|
    |icmp_ln223_1_fu_1300_p2             |   icmp   |   0|   0|   29|          52|           1|
    |icmp_ln223_fu_1294_p2               |   icmp   |   0|   0|   13|          11|           2|
    |icmp_ln882_7_fu_494_p2              |   icmp   |   0|   0|   20|          32|          32|
    |icmp_ln882_fu_479_p2                |   icmp   |   0|   0|   20|          32|          32|
    |icmp_ln935_1_fu_569_p2              |   icmp   |   0|   0|   29|          57|           1|
    |icmp_ln935_fu_917_p2                |   icmp   |   0|   0|   20|          28|           1|
    |icmp_ln946_1_fu_656_p2              |   icmp   |   0|   0|   20|          31|           1|
    |icmp_ln946_fu_979_p2                |   icmp   |   0|   0|   20|          31|           1|
    |icmp_ln947_fu_1011_p2               |   icmp   |   0|   0|   20|          28|           1|
    |icmp_ln949_fu_734_p2                |   icmp   |   0|   0|   29|          59|           1|
    |icmp_ln954_fu_761_p2                |   icmp   |   0|   0|   20|          32|           1|
    |icmp_ln958_fu_1057_p2               |   icmp   |   0|   0|   20|          32|           1|
    |lshr_ln947_1_fu_676_p2              |   lshr   |   0|   0|  172|           2|          59|
    |lshr_ln947_fu_999_p2                |   lshr   |   0|   0|   73|           2|          28|
    |lshr_ln954_fu_812_p2                |   lshr   |   0|   0|  172|          59|          59|
    |lshr_ln958_fu_1100_p2               |   lshr   |   0|   0|  179|          64|          64|
    |a_fu_1051_p2                        |    or    |   0|   0|    2|           1|           1|
    |ap_block_pp0_stage0_00001           |    or    |   0|   0|    2|           1|           1|
    |ap_block_state1                     |    or    |   0|   0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1    |    or    |   0|   0|    2|           1|           1|
    |ap_block_state85_pp0_stage0_iter82  |    or    |   0|   0|    2|           1|           1|
    |ap_block_state86_pp0_stage0_iter83  |    or    |   0|   0|    2|           1|           1|
    |or_ln219_fu_1226_p2                 |    or    |   0|   0|    2|           1|           1|
    |or_ln223_1_fu_1306_p2               |    or    |   0|   0|    2|           1|           1|
    |or_ln223_fu_1316_p2                 |    or    |   0|   0|    2|           1|           1|
    |or_ln949_fu_710_p2                  |    or    |   0|   0|   56|          56|          56|
    |S1122_h_fu_1190_p3                  |  select  |   0|   0|   32|           1|           1|
    |S12sq_h_fu_905_p3                   |  select  |   0|   0|   32|           1|           1|
    |eig_comp3_fu_1248_p3                |  select  |   0|   0|   32|           1|          32|
    |m_5_fu_817_p3                       |  select  |   0|   0|   59|           1|          59|
    |m_8_fu_922_p3                       |  select  |   0|   0|   28|           1|          28|
    |m_fu_1106_p3                        |  select  |   0|   0|   64|           1|          64|
    |p_Val2_5_fu_589_p3                  |  select  |   0|   0|   55|           1|          56|
    |select_ln943_1_fu_859_p3            |  select  |   0|   0|    7|           1|           7|
    |select_ln943_fu_1144_p3             |  select  |   0|   0|    7|           1|           7|
    |select_ln946_fu_773_p3              |  select  |   0|   0|    2|           1|           1|
    |select_ln954_fu_781_p3              |  select  |   0|   0|    2|           1|           1|
    |shl_ln949_fu_691_p2                 |    shl   |   0|   0|  172|           1|          59|
    |shl_ln955_fu_798_p2                 |    shl   |   0|   0|  172|          59|          59|
    |shl_ln959_fu_1085_p2                |    shl   |   0|   0|  179|          64|          64|
    |ap_enable_pp0                       |    xor   |   0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |   0|   0|    2|           2|           1|
    |xor_ln219_fu_1238_p2                |    xor   |   0|   0|   33|          32|          33|
    |xor_ln949_1_fu_748_p2               |    xor   |   0|   0|    2|           1|           2|
    |xor_ln949_fu_1025_p2                |    xor   |   0|   0|    2|           1|           2|
    +------------------------------------+----------+----+----+-----+------------+------------+
    |Total                               |          |   0| 113| 3300|        1737|        1944|
    +------------------------------------+----------+----+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  27|          5|    1|          5|
    |ap_done                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter83                         |   9|          2|    1|          2|
    |ap_phi_mux_conv_i_i_i70119_i_phi_fu_384_p4       |   9|          2|   16|         32|
    |ap_phi_mux_conv_i_i_i70120_i_phi_fu_419_p4       |  15|          3|   16|         48|
    |ap_phi_mux_conv_i_i_i80115_i_phi_fu_395_p4       |   9|          2|   16|         32|
    |ap_phi_mux_conv_i_i_i80116_i_phi_fu_430_p4       |  15|          3|   16|         48|
    |ap_phi_mux_tflagu_phi_fu_406_p4                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter34_conv_i_i_i70119_i_reg_380  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter34_conv_i_i_i80115_i_reg_391  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter34_tflagu_reg_402             |   9|          2|    1|          2|
    |cols_blk_n                                       |   9|          2|    1|          2|
    |cols_out2_blk_n                                  |   9|          2|    1|          2|
    |cols_out_blk_n                                   |   9|          2|    1|          2|
    |empty_187_reg_369                                |   9|          2|   16|         32|
    |empty_reg_358                                    |   9|          2|   16|         32|
    |flagU19_blk_n                                    |   9|          2|    1|          2|
    |flagV20_blk_n                                    |   9|          2|    1|          2|
    |init_flag_blk_n                                  |   9|          2|    1|          2|
    |real_start                                       |   9|          2|    1|          2|
    |rows_blk_n                                       |   9|          2|    1|          2|
    |rows_out1_blk_n                                  |   9|          2|    1|          2|
    |rows_out_blk_n                                   |   9|          2|    1|          2|
    |sigmaIx23_blk_n                                  |   9|          2|    1|          2|
    |sigmaIxIt5_blk_n                                 |   9|          2|    1|          2|
    |sigmaIxIy7_blk_n                                 |   9|          2|    1|          2|
    |sigmaIy24_blk_n                                  |   9|          2|    1|          2|
    |sigmaIyIt6_blk_n                                 |   9|          2|    1|          2|
    |strmFlowU_fil9_blk_n                             |   9|          2|    1|          2|
    |strmFlowU_in113_blk_n                            |   9|          2|    1|          2|
    |strmFlowV_fil10_blk_n                            |   9|          2|    1|          2|
    |strmFlowV_in114_blk_n                            |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 327|         71|  153|        341|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |S1122_h_reg_1628                                 |  32|   0|   32|          0|
    |S12sq_h_reg_1587                                 |  32|   0|   32|          0|
    |add_ln695_reg_1468                               |  16|   0|   16|          0|
    |ap_CS_fsm                                        |   4|   0|    4|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter10_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter10_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter11_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter12_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter12_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter12_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter13_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter13_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter13_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter14_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter14_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter14_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter15_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter15_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter15_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter16_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter16_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter16_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter17_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter17_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter17_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter18_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter18_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter18_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter19_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter19_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter19_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_conv_i_i_i70119_i_reg_380   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_conv_i_i_i80115_i_reg_391   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_tflagu_reg_402              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter20_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter20_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter20_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter21_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter21_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter21_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter22_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter22_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter22_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter23_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter23_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter23_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter24_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter24_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter24_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter25_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter25_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter25_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter26_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter26_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter26_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter27_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter27_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter27_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter28_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter28_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter28_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter29_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter29_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter29_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_conv_i_i_i70119_i_reg_380   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_conv_i_i_i80115_i_reg_391   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_tflagu_reg_402              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter30_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter30_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter30_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter31_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter31_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter31_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter32_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter32_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter32_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter33_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter33_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter33_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter34_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter34_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter34_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter35_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter35_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter35_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter36_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter36_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter36_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter37_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter37_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter37_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter38_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter38_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter38_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter39_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter39_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter39_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_conv_i_i_i70119_i_reg_380   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_conv_i_i_i80115_i_reg_391   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_tflagu_reg_402              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter40_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter40_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter40_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter41_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter41_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter41_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter42_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter42_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter42_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter43_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter43_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter43_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter44_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter44_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter44_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter45_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter45_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter45_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter46_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter46_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter46_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter47_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter47_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter47_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter48_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter48_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter48_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter49_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter49_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter49_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_conv_i_i_i70119_i_reg_380   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_conv_i_i_i80115_i_reg_391   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_tflagu_reg_402              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter50_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter50_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter50_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter51_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter51_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter51_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter52_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter52_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter52_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter53_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter53_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter53_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter54_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter54_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter54_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter55_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter55_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter55_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter56_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter56_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter56_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter57_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter57_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter57_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter58_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter58_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter58_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter59_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter59_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter59_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter5_conv_i_i_i70119_i_reg_380   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_conv_i_i_i80115_i_reg_391   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_tflagu_reg_402              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter60_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter60_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter60_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter61_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter61_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter61_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter62_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter62_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter62_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter63_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter63_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter63_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter64_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter64_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter64_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter65_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter65_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter65_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter66_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter66_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter66_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter67_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter67_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter67_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter68_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter68_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter68_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter69_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter69_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter69_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_conv_i_i_i70119_i_reg_380   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_conv_i_i_i80115_i_reg_391   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_tflagu_reg_402              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter70_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter70_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter70_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter71_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter71_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter71_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter72_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter72_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter72_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter73_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter73_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter73_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter74_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter74_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter74_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter75_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter75_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter75_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter76_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter76_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter76_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter77_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter77_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter77_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter78_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter78_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter78_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter79_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter79_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter79_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_conv_i_i_i70119_i_reg_380   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_conv_i_i_i80115_i_reg_391   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_tflagu_reg_402              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter80_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter80_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter80_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter81_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter81_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter81_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter82_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter82_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter82_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter83_conv_i_i_i70119_i_reg_380  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter83_conv_i_i_i80115_i_reg_391  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter83_tflagu_reg_402             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_conv_i_i_i70119_i_reg_380   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_conv_i_i_i80115_i_reg_391   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_tflagu_reg_402              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_conv_i_i_i70119_i_reg_380   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_conv_i_i_i80115_i_reg_391   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_tflagu_reg_402              |   1|   0|    1|          0|
    |conv_i_reg_1655                                  |  64|   0|   64|          0|
    |eig_comp2_reg_1643                               |  32|   0|   32|          0|
    |eig_comp2_reg_1643_pp0_iter28_reg                |  32|   0|   32|          0|
    |eig_comp3_reg_1650                               |  32|   0|   32|          0|
    |eig_comp_reg_1638                                |  32|   0|   32|          0|
    |empty_187_reg_369                                |  16|   0|   16|          0|
    |empty_reg_358                                    |  16|   0|   16|          0|
    |icmp_ln1498_reg_1666                             |   1|   0|    1|          0|
    |icmp_ln223_1_reg_1676                            |   1|   0|    1|          0|
    |icmp_ln223_reg_1671                              |   1|   0|    1|          0|
    |icmp_ln882_7_reg_1473                            |   1|   0|    1|          0|
    |icmp_ln935_1_reg_1538                            |   1|   0|    1|          0|
    |icmp_ln935_1_reg_1538_pp0_iter4_reg              |   1|   0|    1|          0|
    |icmp_ln935_reg_1597                              |   1|   0|    1|          0|
    |icmp_ln954_reg_1577                              |   1|   0|    1|          0|
    |icmp_ln958_reg_1613                              |   1|   0|    1|          0|
    |init_flag_read_reg_1460                          |   1|   0|    1|          0|
    |l_1_reg_1561                                     |  32|   0|   32|          0|
    |m_8_reg_1602                                     |  28|   0|   28|          0|
    |mul_ln1118_2_reg_1526                            |  56|   0|   56|          0|
    |mul_ln1118_reg_1512                              |  54|   0|   54|          0|
    |op2_1_reg_1455                                   |  32|   0|   32|          0|
    |op2_reg_1450                                     |  32|   0|   32|          0|
    |or_ln223_reg_1681                                |   1|   0|    1|          0|
    |p_Result_16_reg_1532                             |   1|   0|    1|          0|
    |p_Result_18_reg_1543                             |   1|   0|    1|          0|
    |p_Result_18_reg_1543_pp0_iter4_reg               |   1|   0|    1|          0|
    |p_Val2_5_reg_1548                                |  56|   0|   56|          0|
    |p_Val2_s_reg_1519                                |  28|   0|   28|          0|
    |sdiv_ln1148_reg_1695                             |  40|   0|   40|          0|
    |select_ln954_reg_1582                            |   1|   0|    1|          0|
    |sigmaIx23_read_reg_1482                          |  27|   0|   27|          0|
    |sigmaIxIt5_read_reg_1502                         |  34|   0|   34|          0|
    |sigmaIxIy7_read_reg_1496                         |  27|   0|   27|          0|
    |sigmaIy24_read_reg_1489                          |  27|   0|   27|          0|
    |sigmaIyIt6_read_reg_1507                         |  34|   0|   34|          0|
    |start_once_reg                                   |   1|   0|    1|          0|
    |strmFlowU_in113_read_reg_1710                    |  16|   0|   16|          0|
    |strmFlowV_in114_read_reg_1715                    |  16|   0|   16|          0|
    |sub_ln1148_reg_1661                              |  54|   0|   54|          0|
    |sub_ln1193_1_reg_1690                            |  72|   0|   72|          0|
    |sub_ln1193_reg_1685                              |  72|   0|   72|          0|
    |sub_ln939_reg_1592                               |  28|   0|   28|          0|
    |sub_ln944_1_reg_1571                             |  32|   0|   32|          0|
    |sub_ln944_reg_1607                               |  32|   0|   32|          0|
    |tmp_4_i_reg_1633                                 |  32|   0|   32|          0|
    |tobool34_i_i704_i_reg_1618                       |   1|   0|    1|          0|
    |trunc_ln708_1_reg_1705                           |  16|   0|   16|          0|
    |trunc_ln943_1_reg_1566                           |   8|   0|    8|          0|
    |trunc_ln943_1_reg_1566_pp0_iter4_reg             |   8|   0|    8|          0|
    |trunc_ln943_reg_1623                             |   8|   0|    8|          0|
    |trunc_ln_reg_1700                                |  16|   0|   16|          0|
    |zext_ln1058_reg_1553                             |  56|   0|   59|          3|
    |zext_ln1058_reg_1553_pp0_iter4_reg               |  56|   0|   59|          3|
    |icmp_ln882_7_reg_1473                            |  64|  32|    1|          0|
    |mul_ln1118_reg_1512                              |  64|  32|   54|          0|
    |or_ln223_reg_1681                                |  64|  32|    1|          0|
    |p_Result_16_reg_1532                             |  64|  32|    1|          0|
    |p_Val2_s_reg_1519                                |  64|  32|   28|          0|
    |sigmaIx23_read_reg_1482                          |  64|  32|   27|          0|
    |sigmaIxIt5_read_reg_1502                         |  64|  32|   34|          0|
    |sigmaIxIy7_read_reg_1496                         |  64|  32|   27|          0|
    |sigmaIy24_read_reg_1489                          |  64|  32|   27|          0|
    |sigmaIyIt6_read_reg_1507                         |  64|  32|   34|          0|
    |sub_ln1193_1_reg_1690                            |  64|  32|   72|          0|
    |sub_ln1193_reg_1685                              |  64|  32|   72|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |4946| 384| 4562|          6|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                                               Source Object                                               |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | find_flow<(unsigned short)1080, (unsigned short)1920, 27, 25, 34, 26, 16, 10, 55, 51, 40, 2, 102, 54, 11> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | find_flow<(unsigned short)1080, (unsigned short)1920, 27, 25, 34, 26, 16, 10, 55, 51, 40, 2, 102, 54, 11> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | find_flow<(unsigned short)1080, (unsigned short)1920, 27, 25, 34, 26, 16, 10, 55, 51, 40, 2, 102, 54, 11> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | find_flow<(unsigned short)1080, (unsigned short)1920, 27, 25, 34, 26, 16, 10, 55, 51, 40, 2, 102, 54, 11> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | find_flow<(unsigned short)1080, (unsigned short)1920, 27, 25, 34, 26, 16, 10, 55, 51, 40, 2, 102, 54, 11> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | find_flow<(unsigned short)1080, (unsigned short)1920, 27, 25, 34, 26, 16, 10, 55, 51, 40, 2, 102, 54, 11> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | find_flow<(unsigned short)1080, (unsigned short)1920, 27, 25, 34, 26, 16, 10, 55, 51, 40, 2, 102, 54, 11> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | find_flow<(unsigned short)1080, (unsigned short)1920, 27, 25, 34, 26, 16, 10, 55, 51, 40, 2, 102, 54, 11> | return value |
|start_out                | out |    1| ap_ctrl_hs | find_flow<(unsigned short)1080, (unsigned short)1920, 27, 25, 34, 26, 16, 10, 55, 51, 40, 2, 102, 54, 11> | return value |
|start_write              | out |    1| ap_ctrl_hs | find_flow<(unsigned short)1080, (unsigned short)1920, 27, 25, 34, 26, 16, 10, 55, 51, 40, 2, 102, 54, 11> | return value |
|sigmaIx23_dout           |  in |   27|   ap_fifo  |                                                 sigmaIx23                                                 |    pointer   |
|sigmaIx23_empty_n        |  in |    1|   ap_fifo  |                                                 sigmaIx23                                                 |    pointer   |
|sigmaIx23_read           | out |    1|   ap_fifo  |                                                 sigmaIx23                                                 |    pointer   |
|sigmaIy24_dout           |  in |   27|   ap_fifo  |                                                 sigmaIy24                                                 |    pointer   |
|sigmaIy24_empty_n        |  in |    1|   ap_fifo  |                                                 sigmaIy24                                                 |    pointer   |
|sigmaIy24_read           | out |    1|   ap_fifo  |                                                 sigmaIy24                                                 |    pointer   |
|sigmaIxIy7_dout          |  in |   27|   ap_fifo  |                                                 sigmaIxIy7                                                |    pointer   |
|sigmaIxIy7_empty_n       |  in |    1|   ap_fifo  |                                                 sigmaIxIy7                                                |    pointer   |
|sigmaIxIy7_read          | out |    1|   ap_fifo  |                                                 sigmaIxIy7                                                |    pointer   |
|sigmaIxIt5_dout          |  in |   34|   ap_fifo  |                                                 sigmaIxIt5                                                |    pointer   |
|sigmaIxIt5_empty_n       |  in |    1|   ap_fifo  |                                                 sigmaIxIt5                                                |    pointer   |
|sigmaIxIt5_read          | out |    1|   ap_fifo  |                                                 sigmaIxIt5                                                |    pointer   |
|sigmaIyIt6_dout          |  in |   34|   ap_fifo  |                                                 sigmaIyIt6                                                |    pointer   |
|sigmaIyIt6_empty_n       |  in |    1|   ap_fifo  |                                                 sigmaIyIt6                                                |    pointer   |
|sigmaIyIt6_read          | out |    1|   ap_fifo  |                                                 sigmaIyIt6                                                |    pointer   |
|strmFlowU_in113_dout     |  in |   16|   ap_fifo  |                                              strmFlowU_in113                                              |    pointer   |
|strmFlowU_in113_empty_n  |  in |    1|   ap_fifo  |                                              strmFlowU_in113                                              |    pointer   |
|strmFlowU_in113_read     | out |    1|   ap_fifo  |                                              strmFlowU_in113                                              |    pointer   |
|strmFlowV_in114_dout     |  in |   16|   ap_fifo  |                                              strmFlowV_in114                                              |    pointer   |
|strmFlowV_in114_empty_n  |  in |    1|   ap_fifo  |                                              strmFlowV_in114                                              |    pointer   |
|strmFlowV_in114_read     | out |    1|   ap_fifo  |                                              strmFlowV_in114                                              |    pointer   |
|strmFlowU_fil9_din       | out |   16|   ap_fifo  |                                               strmFlowU_fil9                                              |    pointer   |
|strmFlowU_fil9_full_n    |  in |    1|   ap_fifo  |                                               strmFlowU_fil9                                              |    pointer   |
|strmFlowU_fil9_write     | out |    1|   ap_fifo  |                                               strmFlowU_fil9                                              |    pointer   |
|strmFlowV_fil10_din      | out |   16|   ap_fifo  |                                              strmFlowV_fil10                                              |    pointer   |
|strmFlowV_fil10_full_n   |  in |    1|   ap_fifo  |                                              strmFlowV_fil10                                              |    pointer   |
|strmFlowV_fil10_write    | out |    1|   ap_fifo  |                                              strmFlowV_fil10                                              |    pointer   |
|flagU19_din              | out |    1|   ap_fifo  |                                                  flagU19                                                  |    pointer   |
|flagU19_full_n           |  in |    1|   ap_fifo  |                                                  flagU19                                                  |    pointer   |
|flagU19_write            | out |    1|   ap_fifo  |                                                  flagU19                                                  |    pointer   |
|flagV20_din              | out |    1|   ap_fifo  |                                                  flagV20                                                  |    pointer   |
|flagV20_full_n           |  in |    1|   ap_fifo  |                                                  flagV20                                                  |    pointer   |
|flagV20_write            | out |    1|   ap_fifo  |                                                  flagV20                                                  |    pointer   |
|rows_dout                |  in |   32|   ap_fifo  |                                                    rows                                                   |    pointer   |
|rows_empty_n             |  in |    1|   ap_fifo  |                                                    rows                                                   |    pointer   |
|rows_read                | out |    1|   ap_fifo  |                                                    rows                                                   |    pointer   |
|cols_dout                |  in |   32|   ap_fifo  |                                                    cols                                                   |    pointer   |
|cols_empty_n             |  in |    1|   ap_fifo  |                                                    cols                                                   |    pointer   |
|cols_read                | out |    1|   ap_fifo  |                                                    cols                                                   |    pointer   |
|init_flag_dout           |  in |    1|   ap_fifo  |                                                 init_flag                                                 |    pointer   |
|init_flag_empty_n        |  in |    1|   ap_fifo  |                                                 init_flag                                                 |    pointer   |
|init_flag_read           | out |    1|   ap_fifo  |                                                 init_flag                                                 |    pointer   |
|rows_out_din             | out |   32|   ap_fifo  |                                                  rows_out                                                 |    pointer   |
|rows_out_full_n          |  in |    1|   ap_fifo  |                                                  rows_out                                                 |    pointer   |
|rows_out_write           | out |    1|   ap_fifo  |                                                  rows_out                                                 |    pointer   |
|rows_out1_din            | out |   16|   ap_fifo  |                                                 rows_out1                                                 |    pointer   |
|rows_out1_full_n         |  in |    1|   ap_fifo  |                                                 rows_out1                                                 |    pointer   |
|rows_out1_write          | out |    1|   ap_fifo  |                                                 rows_out1                                                 |    pointer   |
|cols_out_din             | out |   32|   ap_fifo  |                                                  cols_out                                                 |    pointer   |
|cols_out_full_n          |  in |    1|   ap_fifo  |                                                  cols_out                                                 |    pointer   |
|cols_out_write           | out |    1|   ap_fifo  |                                                  cols_out                                                 |    pointer   |
|cols_out2_din            | out |   16|   ap_fifo  |                                                 cols_out2                                                 |    pointer   |
|cols_out2_full_n         |  in |    1|   ap_fifo  |                                                 cols_out2                                                 |    pointer   |
|cols_out2_write          | out |    1|   ap_fifo  |                                                 cols_out2                                                 |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------+--------------+

