$date
	Sun Oct 23 06:47:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1043730
b10101 &
b10101 %
1$
b10101 !
1"
#1043731
0"
#1043734
b1000000 &
b1000000 %
#1043738
b100000 &
b100000 %
#1043742
b10000 &
b10000 %
#1043746
b1000 &
b1000 %
#1043750
b100 &
b100 %
#1043754
b10 &
b10 %
#1043758
b1 &
1#
b1 %
#1043762
b0 &
b0 %
0#
0$
#2037390
b10100 &
b10100 %
1$
b10100 !
1"
#2037391
0"
#2037394
b1010 &
b1010 %
#2037398
b101 &
b101 %
#2037402
b10000 &
b10000 %
#2037406
b1000 &
b1000 %
#2037410
b100 &
b100 %
#2037414
b10 &
b10 %
#2037418
b1 &
b1 %
1#
#2037422
b0 &
0#
b0 %
0$
#3014663
b1100 !
1"
#3014666
b1100 &
b1100 %
1$
#3014667
0"
#3014670
b110 &
b110 %
#3014674
b11 &
b11 %
#3014678
b1010 &
b1010 %
#3014682
b101 &
b101 %
#3014686
b10000 &
b10000 %
#3014690
b1000 &
b1000 %
#3014694
b100 &
b100 %
#3014698
b10 &
b10 %
#3014702
b1 &
1#
b1 %
#3014706
b0 &
b0 %
0#
0$
#4500012
