-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity busqueda_cam is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    tree_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    tree_V_ce0 : OUT STD_LOGIC;
    tree_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    nodo_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    nodo_V_empty_n : IN STD_LOGIC;
    nodo_V_read : OUT STD_LOGIC;
    relationship_V_dout : IN STD_LOGIC_VECTOR (1 downto 0);
    relationship_V_empty_n : IN STD_LOGIC;
    relationship_V_read : OUT STD_LOGIC;
    fatherSearch_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    fatherSearch_empty_n : IN STD_LOGIC;
    fatherSearch_read : OUT STD_LOGIC;
    in1_V_V_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    in1_V_V_full_n : IN STD_LOGIC;
    in1_V_V_write : OUT STD_LOGIC;
    in2_V_V_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    in2_V_V_full_n : IN STD_LOGIC;
    in2_V_V_write : OUT STD_LOGIC );
end;


architecture behav of busqueda_cam is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal nodo_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal relationship_V_blk_n : STD_LOGIC;
    signal fatherSearch_blk_n : STD_LOGIC;
    signal in1_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal and_ln77_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal and_ln62_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal in2_V_V_blk_n : STD_LOGIC;
    signal and_ln80_fu_247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln65_fu_208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal nodo_V_read_reg_258 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal relationship_V_read_reg_266 : STD_LOGIC_VECTOR (1 downto 0);
    signal tree_V_load_reg_277 : STD_LOGIC_VECTOR (23 downto 0);
    signal fatherSearch_read_read_fu_60_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tree_V_addr_1_gep_fu_105_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal grp_fu_114_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal ap_block_state5 : BOOLEAN;
    signal grp_fu_124_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln647_2_fu_175_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln879_3_fu_182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_4_fu_187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_3_fu_178_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln879_7_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_8_fu_203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_15_i_i_fu_145_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln647_fu_214_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln879_fu_221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_i_i_fu_165_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln647_1_fu_217_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln879_5_fu_237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_6_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((in2_V_V_full_n = ap_const_logic_0) or (in1_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((fatherSearch_empty_n = ap_const_logic_0) or (relationship_V_empty_n = ap_const_logic_0) or (nodo_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                nodo_V_read_reg_258 <= nodo_V_dout;
                relationship_V_read_reg_266 <= relationship_V_dout;
                tree_V_load_reg_277 <= tree_V_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, nodo_V_empty_n, relationship_V_empty_n, fatherSearch_empty_n, in1_V_V_full_n, in2_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state4, and_ln77_fu_231_p2, ap_CS_fsm_state3, and_ln62_fu_192_p2, ap_CS_fsm_state5, and_ln80_fu_247_p2, and_ln65_fu_208_p2, fatherSearch_read_read_fu_60_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((fatherSearch_empty_n = ap_const_logic_0) or (relationship_V_empty_n = ap_const_logic_0) or (nodo_V_empty_n = ap_const_logic_0))) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif ((not(((fatherSearch_empty_n = ap_const_logic_0) or (relationship_V_empty_n = ap_const_logic_0) or (nodo_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not((((ap_const_lv1_1 = and_ln62_fu_192_p2) and (in1_V_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln65_fu_208_p2) and (in2_V_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not((((ap_const_lv1_1 = and_ln77_fu_231_p2) and (in1_V_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln80_fu_247_p2) and (in2_V_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((in2_V_V_full_n = ap_const_logic_0) or (in1_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    and_ln62_fu_192_p2 <= (icmp_ln879_4_fu_187_p2 and icmp_ln879_3_fu_182_p2);
    and_ln65_fu_208_p2 <= (icmp_ln879_8_fu_203_p2 and icmp_ln879_7_fu_198_p2);
    and_ln77_fu_231_p2 <= (icmp_ln879_fu_221_p2 and icmp_ln879_2_fu_226_p2);
    and_ln80_fu_247_p2 <= (icmp_ln879_6_fu_242_p2 and icmp_ln879_5_fu_237_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_assign_proc : process(nodo_V_empty_n, relationship_V_empty_n, fatherSearch_empty_n)
    begin
                ap_block_state2 <= ((fatherSearch_empty_n = ap_const_logic_0) or (relationship_V_empty_n = ap_const_logic_0) or (nodo_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_assign_proc : process(in1_V_V_full_n, in2_V_V_full_n, and_ln62_fu_192_p2, and_ln65_fu_208_p2)
    begin
                ap_block_state3 <= (((ap_const_lv1_1 = and_ln62_fu_192_p2) and (in1_V_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln65_fu_208_p2) and (in2_V_V_full_n = ap_const_logic_0)));
    end process;


    ap_block_state4_assign_proc : process(in1_V_V_full_n, in2_V_V_full_n, and_ln77_fu_231_p2, and_ln80_fu_247_p2)
    begin
                ap_block_state4 <= (((ap_const_lv1_1 = and_ln77_fu_231_p2) and (in1_V_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln80_fu_247_p2) and (in2_V_V_full_n = ap_const_logic_0)));
    end process;


    ap_block_state5_assign_proc : process(in1_V_V_full_n, in2_V_V_full_n)
    begin
                ap_block_state5 <= ((in2_V_V_full_n = ap_const_logic_0) or (in1_V_V_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, in1_V_V_full_n, in2_V_V_full_n, ap_CS_fsm_state5)
    begin
        if ((not(((in2_V_V_full_n = ap_const_logic_0) or (in1_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    fatherSearch_blk_n_assign_proc : process(fatherSearch_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fatherSearch_blk_n <= fatherSearch_empty_n;
        else 
            fatherSearch_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fatherSearch_read_assign_proc : process(nodo_V_empty_n, relationship_V_empty_n, fatherSearch_empty_n, ap_CS_fsm_state2)
    begin
        if ((not(((fatherSearch_empty_n = ap_const_logic_0) or (relationship_V_empty_n = ap_const_logic_0) or (nodo_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            fatherSearch_read <= ap_const_logic_1;
        else 
            fatherSearch_read <= ap_const_logic_0;
        end if; 
    end process;

    fatherSearch_read_read_fu_60_p2 <= fatherSearch_dout;
    grp_fu_114_p4 <= tree_V_load_reg_277(23 downto 13);
    grp_fu_124_p4 <= tree_V_q0(23 downto 13);
    icmp_ln879_2_fu_226_p2 <= "1" when (trunc_ln647_fu_214_p1 = relationship_V_read_reg_266) else "0";
    icmp_ln879_3_fu_182_p2 <= "1" when (grp_fu_114_p4 = nodo_V_read_reg_258) else "0";
    icmp_ln879_4_fu_187_p2 <= "1" when (trunc_ln647_2_fu_175_p1 = relationship_V_read_reg_266) else "0";
    icmp_ln879_5_fu_237_p2 <= "1" when (p_Result_16_i_i_fu_165_p4 = nodo_V_read_reg_258) else "0";
    icmp_ln879_6_fu_242_p2 <= "1" when (trunc_ln647_1_fu_217_p1 = relationship_V_read_reg_266) else "0";
    icmp_ln879_7_fu_198_p2 <= "1" when (grp_fu_124_p4 = nodo_V_read_reg_258) else "0";
    icmp_ln879_8_fu_203_p2 <= "1" when (trunc_ln647_3_fu_178_p1 = relationship_V_read_reg_266) else "0";
    icmp_ln879_fu_221_p2 <= "1" when (p_Result_15_i_i_fu_145_p4 = nodo_V_read_reg_258) else "0";

    in1_V_V_blk_n_assign_proc : process(in1_V_V_full_n, ap_CS_fsm_state4, and_ln77_fu_231_p2, ap_CS_fsm_state3, and_ln62_fu_192_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_lv1_1 = and_ln62_fu_192_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_lv1_1 = and_ln77_fu_231_p2) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            in1_V_V_blk_n <= in1_V_V_full_n;
        else 
            in1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in1_V_V_din_assign_proc : process(in1_V_V_full_n, in2_V_V_full_n, ap_CS_fsm_state4, and_ln77_fu_231_p2, ap_CS_fsm_state3, and_ln62_fu_192_p2, ap_CS_fsm_state5, and_ln80_fu_247_p2, and_ln65_fu_208_p2, tree_V_load_reg_277)
    begin
        if ((not(((in2_V_V_full_n = ap_const_logic_0) or (in1_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            in1_V_V_din <= ap_const_lv11_0;
        elsif ((not((((ap_const_lv1_1 = and_ln77_fu_231_p2) and (in1_V_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln80_fu_247_p2) and (in2_V_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln77_fu_231_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            in1_V_V_din <= tree_V_load_reg_277(23 downto 13);
        elsif ((not((((ap_const_lv1_1 = and_ln62_fu_192_p2) and (in1_V_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln65_fu_208_p2) and (in2_V_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln62_fu_192_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            in1_V_V_din <= tree_V_load_reg_277(12 downto 2);
        else 
            in1_V_V_din <= "XXXXXXXXXXX";
        end if; 
    end process;


    in1_V_V_write_assign_proc : process(in1_V_V_full_n, in2_V_V_full_n, ap_CS_fsm_state4, and_ln77_fu_231_p2, ap_CS_fsm_state3, and_ln62_fu_192_p2, ap_CS_fsm_state5, and_ln80_fu_247_p2, and_ln65_fu_208_p2)
    begin
        if (((not(((in2_V_V_full_n = ap_const_logic_0) or (in1_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not((((ap_const_lv1_1 = and_ln62_fu_192_p2) and (in1_V_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln65_fu_208_p2) and (in2_V_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln62_fu_192_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln77_fu_231_p2) and (in1_V_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln80_fu_247_p2) and (in2_V_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln77_fu_231_p2) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            in1_V_V_write <= ap_const_logic_1;
        else 
            in1_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    in2_V_V_blk_n_assign_proc : process(in2_V_V_full_n, ap_CS_fsm_state4, ap_CS_fsm_state3, ap_CS_fsm_state5, and_ln80_fu_247_p2, and_ln65_fu_208_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_lv1_1 = and_ln65_fu_208_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_lv1_1 = and_ln80_fu_247_p2) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            in2_V_V_blk_n <= in2_V_V_full_n;
        else 
            in2_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in2_V_V_din_assign_proc : process(tree_V_q0, in1_V_V_full_n, in2_V_V_full_n, ap_CS_fsm_state4, and_ln77_fu_231_p2, ap_CS_fsm_state3, and_ln62_fu_192_p2, ap_CS_fsm_state5, and_ln80_fu_247_p2, and_ln65_fu_208_p2)
    begin
        if ((not(((in2_V_V_full_n = ap_const_logic_0) or (in1_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            in2_V_V_din <= ap_const_lv11_0;
        elsif ((not((((ap_const_lv1_1 = and_ln77_fu_231_p2) and (in1_V_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln80_fu_247_p2) and (in2_V_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln80_fu_247_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            in2_V_V_din <= tree_V_q0(23 downto 13);
        elsif ((not((((ap_const_lv1_1 = and_ln62_fu_192_p2) and (in1_V_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln65_fu_208_p2) and (in2_V_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln65_fu_208_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            in2_V_V_din <= tree_V_q0(12 downto 2);
        else 
            in2_V_V_din <= "XXXXXXXXXXX";
        end if; 
    end process;


    in2_V_V_write_assign_proc : process(in1_V_V_full_n, in2_V_V_full_n, ap_CS_fsm_state4, and_ln77_fu_231_p2, ap_CS_fsm_state3, and_ln62_fu_192_p2, ap_CS_fsm_state5, and_ln80_fu_247_p2, and_ln65_fu_208_p2)
    begin
        if (((not(((in2_V_V_full_n = ap_const_logic_0) or (in1_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not((((ap_const_lv1_1 = and_ln62_fu_192_p2) and (in1_V_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln65_fu_208_p2) and (in2_V_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln65_fu_208_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln77_fu_231_p2) and (in1_V_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln80_fu_247_p2) and (in2_V_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln80_fu_247_p2) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            in2_V_V_write <= ap_const_logic_1;
        else 
            in2_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(in1_V_V_full_n, in2_V_V_full_n, ap_CS_fsm_state5)
    begin
        if ((not(((in2_V_V_full_n = ap_const_logic_0) or (in1_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    nodo_V_blk_n_assign_proc : process(nodo_V_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            nodo_V_blk_n <= nodo_V_empty_n;
        else 
            nodo_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    nodo_V_read_assign_proc : process(nodo_V_empty_n, relationship_V_empty_n, fatherSearch_empty_n, ap_CS_fsm_state2)
    begin
        if ((not(((fatherSearch_empty_n = ap_const_logic_0) or (relationship_V_empty_n = ap_const_logic_0) or (nodo_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            nodo_V_read <= ap_const_logic_1;
        else 
            nodo_V_read <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_15_i_i_fu_145_p4 <= tree_V_load_reg_277(12 downto 2);
    p_Result_16_i_i_fu_165_p4 <= tree_V_q0(12 downto 2);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    relationship_V_blk_n_assign_proc : process(relationship_V_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            relationship_V_blk_n <= relationship_V_empty_n;
        else 
            relationship_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    relationship_V_read_assign_proc : process(nodo_V_empty_n, relationship_V_empty_n, fatherSearch_empty_n, ap_CS_fsm_state2)
    begin
        if ((not(((fatherSearch_empty_n = ap_const_logic_0) or (relationship_V_empty_n = ap_const_logic_0) or (nodo_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            relationship_V_read <= ap_const_logic_1;
        else 
            relationship_V_read <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tree_V_addr_1_gep_fu_105_p3 <= ap_const_lv64_1(10 - 1 downto 0);

    tree_V_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, fatherSearch_read_read_fu_60_p2, tree_V_addr_1_gep_fu_105_p3)
    begin
        if (((fatherSearch_read_read_fu_60_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            tree_V_address0 <= tree_V_addr_1_gep_fu_105_p3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_0))) then 
            tree_V_address0 <= ap_const_lv64_1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            tree_V_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        else 
            tree_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    tree_V_ce0_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, nodo_V_empty_n, relationship_V_empty_n, fatherSearch_empty_n, ap_CS_fsm_state2, fatherSearch_read_read_fu_60_p2)
    begin
        if (((not(((fatherSearch_empty_n = ap_const_logic_0) or (relationship_V_empty_n = ap_const_logic_0) or (nodo_V_empty_n = ap_const_logic_0))) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((fatherSearch_empty_n = ap_const_logic_0) or (relationship_V_empty_n = ap_const_logic_0) or (nodo_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_0)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            tree_V_ce0 <= ap_const_logic_1;
        else 
            tree_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln647_1_fu_217_p1 <= tree_V_q0(2 - 1 downto 0);
    trunc_ln647_2_fu_175_p1 <= tree_V_load_reg_277(2 - 1 downto 0);
    trunc_ln647_3_fu_178_p1 <= tree_V_q0(2 - 1 downto 0);
    trunc_ln647_fu_214_p1 <= tree_V_load_reg_277(2 - 1 downto 0);
end behav;
