Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Aug 31 23:06:30 2021
| Host         : DESKTOP-R1R40B4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (504)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (504)
5. checking no_input_delay (44)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (504)
--------------------------
 There are 504 register/latch pins with no clock driven by root clock pin: design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (504)
--------------------------------------------------
 There are 504 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (44)
-------------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.748        0.000                      0                25001        0.060        0.000                      0                24985        0.548        0.000                       0                 16230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
design_1_i/Modulater/clk_wiz_0/inst/clk_in1                                                 {0.000 5.000}        10.000          100.000         
  clk_130_design_1_clk_wiz_0_0                                                              {0.000 3.846}        7.692           130.000         
  clkfbout_design_1_clk_wiz_0_0                                                             {0.000 25.000}       50.000          20.000          
lvds_dco1_p                                                                                 {2.976 8.929}        11.905          83.998          
  clk1_bufin                                                                                {0.595 1.786}        2.381           419.992         
  clkfb_o                                                                                   {2.976 32.739}       59.525          16.800          
lvds_dco1_p1                                                                                {2.976 8.929}        11.905          83.998          
  clk1_bufin_2                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_2                                                                                 {2.976 32.739}       59.525          16.800          
lvds_dco1_p2                                                                                {2.976 8.929}        11.905          83.998          
  clk1_bufin_4                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_4                                                                                 {2.976 32.739}       59.525          16.800          
lvds_dco2_p                                                                                 {2.976 8.929}        11.905          83.998          
  clk1_bufin_1                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_1                                                                                 {2.976 32.739}       59.525          16.800          
lvds_dco2_p1                                                                                {2.976 8.929}        11.905          83.998          
  clk1_bufin_3                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_3                                                                                 {2.976 32.739}       59.525          16.800          
lvds_fco1_p                                                                                 {0.000 41.667}       83.333          12.000          
lvds_fco1_p1                                                                                {0.000 41.667}       83.333          12.000          
lvds_fco1_p2                                                                                {0.000 41.667}       83.333          12.000          
lvds_fco2_p                                                                                 {0.000 41.667}       83.333          12.000          
lvds_fco2_p1                                                                                {0.000 41.667}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        1.287        0.000                      0                20872        0.069        0.000                      0                20872        2.500        0.000                       0                 13123  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.060        0.000                      0                  928        0.060        0.000                      0                  928       15.732        0.000                       0                   483  
design_1_i/Modulater/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_130_design_1_clk_wiz_0_0                                                                    5.055        0.000                      0                   30        0.228        0.000                      0                   30        3.446        0.000                       0                    18  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                              48.592        0.000                       0                     3  
lvds_dco1_p                                                                                      10.250        0.000                      0                   35        0.180        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin                                                                                      0.748        0.000                      0                  410        0.112        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o                                                                                                                                                                                                                                    40.475        0.000                       0                     3  
lvds_dco1_p1                                                                                     10.522        0.000                      0                   35        0.168        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_2                                                                                    0.888        0.000                      0                  410        0.111        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_2                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_dco1_p2                                                                                      9.685        0.000                      0                   35        0.499        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_4                                                                                    1.042        0.000                      0                  262        0.097        0.000                      0                  262        0.548        0.000                       0                   201  
  clkfb_o_4                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_dco2_p                                                                                      10.367        0.000                      0                   35        0.131        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_1                                                                                    0.803        0.000                      0                  410        0.112        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_1                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_dco2_p1                                                                                     10.140        0.000                      0                   35        0.167        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_3                                                                                    0.780        0.000                      0                  410        0.092        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_3                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_fco1_p                                                                                      82.201        0.000                      0                  112        0.091        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco1_p1                                                                                     82.552        0.000                      0                  112        0.106        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco1_p2                                                                                     82.529        0.000                      0                   70        0.106        0.000                      0                   70       41.266        0.000                       0                   141  
lvds_fco2_p                                                                                      82.543        0.000                      0                  112        0.106        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco2_p1                                                                                     82.517        0.000                      0                  112        0.106        0.000                      0                  112       41.266        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       32.382        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.335        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        1.282        0.000                      0                  460        0.251        0.000                      0                  460  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.600        0.000                      0                  100        0.275        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 0.266ns (3.283%)  route 7.837ns (96.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 f  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 r  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.544    11.099    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X5Y51          FDSE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.412    12.736    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y51          FDSE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.108    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X5Y51          FDSE (Setup_fdse_C_S)       -0.304    12.386    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 0.266ns (3.283%)  route 7.837ns (96.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 f  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 r  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.544    11.099    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X5Y51          FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.412    12.736    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y51          FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.108    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X5Y51          FDRE (Setup_fdre_C_R)       -0.304    12.386    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 0.266ns (3.283%)  route 7.837ns (96.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 f  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 r  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.544    11.099    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X5Y51          FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.412    12.736    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y51          FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.108    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X5Y51          FDRE (Setup_fdre_C_R)       -0.304    12.386    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 0.266ns (3.283%)  route 7.837ns (96.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 f  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 r  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.544    11.099    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X5Y51          FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.412    12.736    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y51          FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.108    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X5Y51          FDRE (Setup_fdre_C_R)       -0.304    12.386    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.266ns (3.737%)  route 6.852ns (96.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 12.568 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 f  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 r  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         6.559    10.114    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X1Y103         FDSE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.244    12.568    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X1Y103         FDSE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.108    12.676    
                         clock uncertainty           -0.154    12.522    
    SLICE_X1Y103         FDSE (Setup_fdse_C_S)       -0.304    12.218    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.266ns (3.737%)  route 6.852ns (96.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 12.568 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 f  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 r  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         6.559    10.114    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X0Y103         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.244    12.568    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X0Y103         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.108    12.676    
                         clock uncertainty           -0.154    12.522    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.281    12.241    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 0.266ns (3.754%)  route 6.820ns (96.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 12.568 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 f  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 r  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         6.527    10.082    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X1Y102         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.244    12.568    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X1Y102         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.108    12.676    
                         clock uncertainty           -0.154    12.522    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.304    12.218    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 0.266ns (3.754%)  route 6.820ns (96.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 12.568 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 f  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 r  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         6.527    10.082    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X1Y102         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.244    12.568    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X1Y102         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.108    12.676    
                         clock uncertainty           -0.154    12.522    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.304    12.218    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 0.204ns (3.175%)  route 6.221ns (96.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 12.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.241     2.673    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X51Y186        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y186        FDRE (Prop_fdre_C_Q)         0.204     2.877 r  design_1_i/ila_0/U0/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=747, routed)         6.221     9.098    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_0
    SLICE_X30Y173        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.147    12.471    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X30Y173        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.201    12.672    
                         clock uncertainty           -0.154    12.518    
    SLICE_X30Y173        FDRE (Setup_fdre_C_R)       -0.364    12.154    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.154    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 0.204ns (3.175%)  route 6.221ns (96.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 12.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.241     2.673    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X51Y186        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y186        FDRE (Prop_fdre_C_Q)         0.204     2.877 r  design_1_i/ila_0/U0/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=747, routed)         6.221     9.098    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_0
    SLICE_X30Y173        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.147    12.471    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X30Y173        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.201    12.672    
                         clock uncertainty           -0.154    12.518    
    SLICE_X30Y173        FDRE (Setup_fdre_C_R)       -0.364    12.154    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.154    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  3.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][271]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.107ns (48.513%)  route 0.114ns (51.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.583     1.334    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y161        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][271]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y161        FDRE (Prop_fdre_C_Q)         0.107     1.441 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][271]/Q
                         net (fo=1, routed)           0.114     1.555    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[1]
    RAMB36_X1Y32         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.817     1.616    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X1Y32         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.241     1.375    
    RAMB36_X1Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.111     1.486    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][400]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.443%)  route 0.148ns (55.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.586     1.337    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y161         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][400]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y161         FDRE (Prop_fdre_C_Q)         0.118     1.455 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][400]/Q
                         net (fo=1, routed)           0.148     1.603    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[20]
    RAMB36_X0Y32         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.819     1.618    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y32         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.240     1.378    
    RAMB36_X0Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     1.533    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][462]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.512%)  route 0.145ns (57.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.579     1.330    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y170        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][462]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y170        FDRE (Prop_fdre_C_Q)         0.107     1.437 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][462]/Q
                         net (fo=1, routed)           0.145     1.582    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[11]
    RAMB36_X0Y33         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.815     1.614    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y33         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.221     1.393    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.119     1.512    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][438]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.655%)  route 0.144ns (57.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.588     1.339    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y155        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][438]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.107     1.446 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][438]/Q
                         net (fo=1, routed)           0.144     1.590    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[22]
    RAMB36_X0Y31         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.823     1.622    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y31         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.221     1.401    
    RAMB36_X0Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.119     1.520    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/PSandAXI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSandAXI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.727     1.478    design_1_i/PSandAXI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y289        FDRE                                         r  design_1_i/PSandAXI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y289        FDRE (Prop_fdre_C_Q)         0.091     1.569 r  design_1_i/PSandAXI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.106     1.675    design_1_i/PSandAXI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y289        SRLC32E                                      r  design_1_i/PSandAXI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.974     1.773    design_1_i/PSandAXI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y289        SRLC32E                                      r  design_1_i/PSandAXI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.284     1.489    
    SLICE_X26Y289        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     1.605    design_1_i/PSandAXI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][454]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.120%)  route 0.141ns (56.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.583     1.334    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y166        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][454]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y166        FDRE (Prop_fdre_C_Q)         0.107     1.441 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][454]/Q
                         net (fo=1, routed)           0.141     1.582    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[4]
    RAMB36_X0Y33         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.815     1.614    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y33         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.221     1.393    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.119     1.512    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/I2C/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/I2C/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.837%)  route 0.105ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.700     1.451    design_1_i/I2C/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X41Y279        FDRE                                         r  design_1_i/I2C/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y279        FDRE (Prop_fdre_C_Q)         0.100     1.551 r  design_1_i/I2C/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/Q
                         net (fo=1, routed)           0.105     1.656    design_1_i/I2C/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[3]
    SLICE_X38Y279        SRL16E                                       r  design_1_i/I2C/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.945     1.744    design_1_i/I2C/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X38Y279        SRL16E                                       r  design_1_i/I2C/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
                         clock pessimism             -0.261     1.483    
    SLICE_X38Y279        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.585    design_1_i/I2C/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][290]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.277%)  route 0.149ns (55.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.583     1.334    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y160        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][290]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDRE (Prop_fdre_C_Q)         0.118     1.452 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][290]/Q
                         net (fo=1, routed)           0.149     1.601    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[18]
    RAMB36_X1Y32         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.817     1.616    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X1Y32         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.241     1.375    
    RAMB36_X1Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     1.530    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.244ns (59.788%)  route 0.164ns (40.212%))
  Logic Levels:           3  (CARRY4=2 SRL16E=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.551     1.302    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X33Y199        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y199        FDRE (Prop_fdre_C_Q)         0.100     1.402 r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/Q
                         net (fo=2, routed)           0.163     1.565    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/I3
    SLICE_X32Y199        SRL16E (Prop_srl16e_A3_Q)    0.032     1.597 r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.000     1.597    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X32Y199        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.085     1.682 r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.001     1.683    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X32Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.710 r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.710    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X32Y200        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.857     1.656    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X32Y200        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism             -0.056     1.600    
    SLICE_X32Y200        FDRE (Hold_fdre_C_D)         0.039     1.639    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][140]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.107ns (42.828%)  route 0.143ns (57.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.546     1.297    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y185        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y185        FDRE (Prop_fdre_C_Q)         0.107     1.404 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][140]/Q
                         net (fo=1, routed)           0.143     1.547    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[13]
    RAMB36_X2Y36         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.779     1.578    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X2Y36         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.221     1.357    
    RAMB36_X2Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.119     1.476    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X1Y36     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X1Y36     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X1Y32     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X1Y32     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y40     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.406ns (12.590%)  route 2.819ns (87.410%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.288     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y231        LUT5 (Prop_lut5_I3_O)        0.043     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.428     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y197        LUT4 (Prop_lut4_I1_O)        0.043     8.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.159     8.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y197        LUT5 (Prop_lut5_I4_O)        0.054     8.277 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X64Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X64Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X64Y196        FDRE (Setup_fdre_C_R)       -0.398    37.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.814    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 29.060    

Slack (MET) :             29.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.406ns (12.590%)  route 2.819ns (87.410%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.288     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y231        LUT5 (Prop_lut5_I3_O)        0.043     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.428     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y197        LUT4 (Prop_lut4_I1_O)        0.043     8.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.159     8.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y197        LUT5 (Prop_lut5_I4_O)        0.054     8.277 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X64Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X64Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X64Y196        FDRE (Setup_fdre_C_R)       -0.398    37.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.814    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 29.060    

Slack (MET) :             29.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.406ns (12.590%)  route 2.819ns (87.410%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.288     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y231        LUT5 (Prop_lut5_I3_O)        0.043     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.428     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y197        LUT4 (Prop_lut4_I1_O)        0.043     8.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.159     8.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y197        LUT5 (Prop_lut5_I4_O)        0.054     8.277 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X64Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X64Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X64Y196        FDRE (Setup_fdre_C_R)       -0.398    37.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.814    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 29.060    

Slack (MET) :             29.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.406ns (12.590%)  route 2.819ns (87.410%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.288     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y231        LUT5 (Prop_lut5_I3_O)        0.043     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.428     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y197        LUT4 (Prop_lut4_I1_O)        0.043     8.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.159     8.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y197        LUT5 (Prop_lut5_I4_O)        0.054     8.277 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X64Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X64Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X64Y196        FDRE (Setup_fdre_C_R)       -0.398    37.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.814    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 29.060    

Slack (MET) :             29.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.406ns (12.590%)  route 2.819ns (87.410%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.288     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y231        LUT5 (Prop_lut5_I3_O)        0.043     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.428     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y197        LUT4 (Prop_lut4_I1_O)        0.043     8.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.159     8.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y197        LUT5 (Prop_lut5_I4_O)        0.054     8.277 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X64Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X64Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X64Y196        FDRE (Setup_fdre_C_R)       -0.398    37.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.814    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 29.060    

Slack (MET) :             29.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.406ns (12.590%)  route 2.819ns (87.410%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.288     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y231        LUT5 (Prop_lut5_I3_O)        0.043     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.428     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y197        LUT4 (Prop_lut4_I1_O)        0.043     8.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.159     8.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y197        LUT5 (Prop_lut5_I4_O)        0.054     8.277 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X64Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X64Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X64Y196        FDRE (Setup_fdre_C_R)       -0.398    37.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.814    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 29.060    

Slack (MET) :             29.334ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.823ns (22.458%)  route 2.842ns (77.542%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.728ns = ( 37.728 - 33.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.389     5.527    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y231        FDRE (Prop_fdre_C_Q)         0.204     5.731 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.084     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y233        LUT4 (Prop_lut4_I1_O)        0.137     6.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.443     7.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X69Y232        LUT6 (Prop_lut6_I4_O)        0.137     7.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X69Y232        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.883     8.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y231        LUT6 (Prop_lut6_I0_O)        0.043     8.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.431     9.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X60Y231        LUT6 (Prop_lut6_I0_O)        0.043     9.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X60Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.220    37.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.799    38.527    
                         clock uncertainty           -0.035    38.492    
    SLICE_X60Y231        FDRE (Setup_fdre_C_D)        0.034    38.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.525    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                 29.334    

Slack (MET) :             29.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.358ns (12.214%)  route 2.573ns (87.786%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.288     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y231        LUT5 (Prop_lut5_I3_O)        0.043     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.428     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y197        LUT4 (Prop_lut4_I0_O)        0.049     8.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.391     8.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X67Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X67Y195        FDRE (Setup_fdre_C_R)       -0.397    37.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         37.815    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                 29.355    

Slack (MET) :             29.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.358ns (12.214%)  route 2.573ns (87.786%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.288     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y231        LUT5 (Prop_lut5_I3_O)        0.043     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.428     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y197        LUT4 (Prop_lut4_I0_O)        0.049     8.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.391     8.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X67Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X67Y195        FDRE (Setup_fdre_C_R)       -0.397    37.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         37.815    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                 29.355    

Slack (MET) :             29.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.358ns (12.214%)  route 2.573ns (87.786%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.288     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y231        LUT5 (Prop_lut5_I3_O)        0.043     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.428     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y197        LUT4 (Prop_lut4_I0_O)        0.049     8.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.391     8.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X67Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X67Y195        FDRE (Setup_fdre_C_R)       -0.397    37.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         37.815    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                 29.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.528     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.100     2.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.103     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X66Y175        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.731     3.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y175        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.574     2.776    
    SLICE_X66Y175        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.166%)  route 0.102ns (52.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.528     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y174        FDCE (Prop_fdce_C_Q)         0.091     2.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.102     2.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X66Y174        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.731     3.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y174        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.574     2.776    
    SLICE_X66Y174        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.625%)  route 0.113ns (55.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.528     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.091     2.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     2.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X66Y175        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.731     3.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y175        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.574     2.776    
    SLICE_X66Y175        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.894%)  route 0.099ns (52.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.528     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y174        FDCE (Prop_fdce_C_Q)         0.091     2.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.099     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X66Y174        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.731     3.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y174        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.574     2.776    
    SLICE_X66Y174        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.848    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.527     2.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X81Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y182        FDRE (Prop_fdre_C_Q)         0.100     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.055     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X81Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.731     3.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X81Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.586     2.764    
    SLICE_X81Y182        FDRE (Hold_fdre_C_D)         0.047     2.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.811    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.528     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y179        FDCE (Prop_fdce_C_Q)         0.100     2.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X73Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.732     3.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X73Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.586     2.765    
    SLICE_X73Y179        FDCE (Hold_fdce_C_D)         0.047     2.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.534     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y181        FDRE (Prop_fdre_C_Q)         0.100     2.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X67Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.738     3.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.586     2.771    
    SLICE_X67Y181        FDRE (Hold_fdre_C_D)         0.047     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.818    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.525     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y173        FDCE (Prop_fdce_C_Q)         0.100     2.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X73Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.728     3.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X73Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.585     2.762    
    SLICE_X73Y173        FDCE (Hold_fdce_C_D)         0.047     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.416%)  route 0.054ns (29.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.530     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X68Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDRE (Prop_fdre_C_Q)         0.100     2.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.054     2.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[1]
    SLICE_X69Y179        LUT5 (Prop_lut5_I3_O)        0.028     2.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_15
    SLICE_X69Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.734     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X69Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism             -0.575     2.778    
    SLICE_X69Y179        FDCE (Hold_fdce_C_D)         0.061     2.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.526     2.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X72Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y172        FDCE (Prop_fdce_C_Q)         0.100     2.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.057     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X72Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.730     3.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X72Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.586     2.763    
    SLICE_X72Y172        FDCE (Hold_fdce_C_D)         0.047     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X72Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X77Y189  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X77Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X77Y188  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X76Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X76Y188  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X74Y191  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X74Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X76Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y176  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y176  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/Modulater/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/Modulater/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/Modulater/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/Modulater/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_130_design_1_clk_wiz_0_0
  To Clock:  clk_130_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.785ns (30.875%)  route 1.758ns (69.125%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 8.923 - 7.692 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.787     1.787    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.398     1.400    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_fdre_C_Q)         0.223     1.623 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/Q
                         net (fo=78, routed)          0.658     2.281    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[9]
    SLICE_X48Y216        LUT6 (Prop_lut6_I2_O)        0.043     2.324 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.446     2.770    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I5_O)        0.043     2.813 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.654     3.467    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X44Y218        LUT6 (Prop_lut6_I5_O)        0.043     3.510 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_4/O
                         net (fo=1, routed)           0.000     3.510    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_4_n_0
    SLICE_X44Y218        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.777 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.777    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_0
    SLICE_X44Y219        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.943 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.943    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_6
    SLICE_X44Y219        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.627     9.319    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737     5.582 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029     7.611    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.694 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.229     8.923    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y219        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                         clock pessimism              0.146     9.069    
                         clock uncertainty           -0.121     8.948    
    SLICE_X44Y219        FDRE (Setup_fdre_C_D)        0.049     8.997    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.730ns (29.346%)  route 1.758ns (70.654%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 8.923 - 7.692 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.787     1.787    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.398     1.400    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_fdre_C_Q)         0.223     1.623 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/Q
                         net (fo=78, routed)          0.658     2.281    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[9]
    SLICE_X48Y216        LUT6 (Prop_lut6_I2_O)        0.043     2.324 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.446     2.770    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I5_O)        0.043     2.813 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.654     3.467    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X44Y218        LUT6 (Prop_lut6_I5_O)        0.043     3.510 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_4/O
                         net (fo=1, routed)           0.000     3.510    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_4_n_0
    SLICE_X44Y218        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.777 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.777    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_0
    SLICE_X44Y219        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.888 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.888    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_7
    SLICE_X44Y219        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.627     9.319    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737     5.582 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029     7.611    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.694 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.229     8.923    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y219        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
                         clock pessimism              0.146     9.069    
                         clock uncertainty           -0.121     8.948    
    SLICE_X44Y219        FDRE (Setup_fdre_C_D)        0.049     8.997    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.352ns (15.992%)  route 1.849ns (84.008%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 8.925 - 7.692 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.787     1.787    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.398     1.400    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_fdre_C_Q)         0.223     1.623 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/Q
                         net (fo=78, routed)          0.658     2.281    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[9]
    SLICE_X48Y216        LUT6 (Prop_lut6_I2_O)        0.043     2.324 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.446     2.770    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I5_O)        0.043     2.813 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.367     3.180    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X46Y219        LUT3 (Prop_lut3_I0_O)        0.043     3.223 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.378     3.601    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.627     9.319    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737     5.582 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029     7.611    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.694 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.231     8.925    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                         clock pessimism              0.146     9.071    
                         clock uncertainty           -0.121     8.950    
    SLICE_X44Y216        FDRE (Setup_fdre_C_CE)      -0.201     8.749    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.352ns (15.992%)  route 1.849ns (84.008%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 8.925 - 7.692 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.787     1.787    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.398     1.400    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_fdre_C_Q)         0.223     1.623 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/Q
                         net (fo=78, routed)          0.658     2.281    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[9]
    SLICE_X48Y216        LUT6 (Prop_lut6_I2_O)        0.043     2.324 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.446     2.770    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I5_O)        0.043     2.813 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.367     3.180    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X46Y219        LUT3 (Prop_lut3_I0_O)        0.043     3.223 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.378     3.601    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.627     9.319    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737     5.582 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029     7.611    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.694 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.231     8.925    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                         clock pessimism              0.146     9.071    
                         clock uncertainty           -0.121     8.950    
    SLICE_X44Y216        FDRE (Setup_fdre_C_CE)      -0.201     8.749    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.352ns (15.992%)  route 1.849ns (84.008%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 8.925 - 7.692 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.787     1.787    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.398     1.400    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_fdre_C_Q)         0.223     1.623 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/Q
                         net (fo=78, routed)          0.658     2.281    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[9]
    SLICE_X48Y216        LUT6 (Prop_lut6_I2_O)        0.043     2.324 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.446     2.770    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I5_O)        0.043     2.813 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.367     3.180    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X46Y219        LUT3 (Prop_lut3_I0_O)        0.043     3.223 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.378     3.601    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.627     9.319    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737     5.582 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029     7.611    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.694 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.231     8.925    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                         clock pessimism              0.146     9.071    
                         clock uncertainty           -0.121     8.950    
    SLICE_X44Y216        FDRE (Setup_fdre_C_CE)      -0.201     8.749    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.352ns (15.992%)  route 1.849ns (84.008%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 8.925 - 7.692 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.787     1.787    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.398     1.400    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_fdre_C_Q)         0.223     1.623 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/Q
                         net (fo=78, routed)          0.658     2.281    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[9]
    SLICE_X48Y216        LUT6 (Prop_lut6_I2_O)        0.043     2.324 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.446     2.770    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I5_O)        0.043     2.813 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.367     3.180    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X46Y219        LUT3 (Prop_lut3_I0_O)        0.043     3.223 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.378     3.601    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.627     9.319    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737     5.582 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029     7.611    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.694 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.231     8.925    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
                         clock pessimism              0.146     9.071    
                         clock uncertainty           -0.121     8.950    
    SLICE_X44Y216        FDRE (Setup_fdre_C_CE)      -0.201     8.749    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.664ns (27.421%)  route 1.758ns (72.579%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 8.923 - 7.692 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.787     1.787    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.398     1.400    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_fdre_C_Q)         0.223     1.623 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/Q
                         net (fo=78, routed)          0.658     2.281    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[9]
    SLICE_X48Y216        LUT6 (Prop_lut6_I2_O)        0.043     2.324 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.446     2.770    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I5_O)        0.043     2.813 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.654     3.467    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X44Y218        LUT6 (Prop_lut6_I5_O)        0.043     3.510 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_4/O
                         net (fo=1, routed)           0.000     3.510    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_4_n_0
    SLICE_X44Y218        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     3.822 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.822    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_4
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.627     9.319    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737     5.582 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029     7.611    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.694 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.229     8.923    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                         clock pessimism              0.169     9.092    
                         clock uncertainty           -0.121     8.971    
    SLICE_X44Y218        FDRE (Setup_fdre_C_D)        0.049     9.020    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.352ns (16.521%)  route 1.779ns (83.479%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 8.923 - 7.692 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.787     1.787    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.398     1.400    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_fdre_C_Q)         0.223     1.623 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/Q
                         net (fo=78, routed)          0.658     2.281    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[9]
    SLICE_X48Y216        LUT6 (Prop_lut6_I2_O)        0.043     2.324 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.446     2.770    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I5_O)        0.043     2.813 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.367     3.180    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X46Y219        LUT3 (Prop_lut3_I0_O)        0.043     3.223 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.308     3.531    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X44Y219        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.627     9.319    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737     5.582 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029     7.611    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.694 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.229     8.923    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y219        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
                         clock pessimism              0.146     9.069    
                         clock uncertainty           -0.121     8.948    
    SLICE_X44Y219        FDRE (Setup_fdre_C_CE)      -0.201     8.747    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.352ns (16.521%)  route 1.779ns (83.479%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 8.923 - 7.692 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.787     1.787    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.398     1.400    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_fdre_C_Q)         0.223     1.623 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/Q
                         net (fo=78, routed)          0.658     2.281    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[9]
    SLICE_X48Y216        LUT6 (Prop_lut6_I2_O)        0.043     2.324 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.446     2.770    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I5_O)        0.043     2.813 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.367     3.180    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X46Y219        LUT3 (Prop_lut3_I0_O)        0.043     3.223 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.308     3.531    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X44Y219        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.627     9.319    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737     5.582 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029     7.611    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.694 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.229     8.923    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y219        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                         clock pessimism              0.146     9.069    
                         clock uncertainty           -0.121     8.948    
    SLICE_X44Y219        FDRE (Setup_fdre_C_CE)      -0.201     8.747    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.352ns (16.604%)  route 1.768ns (83.396%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 8.924 - 7.692 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.787     1.787    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.398     1.400    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_fdre_C_Q)         0.223     1.623 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/Q
                         net (fo=78, routed)          0.658     2.281    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[9]
    SLICE_X48Y216        LUT6 (Prop_lut6_I2_O)        0.043     2.324 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.446     2.770    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I5_O)        0.043     2.813 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.367     3.180    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X46Y219        LUT3 (Prop_lut3_I0_O)        0.043     3.223 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.297     3.520    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X44Y217        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.627     9.319    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737     5.582 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029     7.611    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.694 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.230     8.924    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y217        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                         clock pessimism              0.146     9.070    
                         clock uncertainty           -0.121     8.949    
    SLICE_X44Y217        FDRE (Setup_fdre_C_CE)      -0.201     8.748    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  5.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.146ns (46.386%)  route 0.169ns (53.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.722     0.722    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.623     0.625    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X46Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDRE (Prop_fdre_C_Q)         0.118     0.743 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.169     0.912    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X46Y218        LUT3 (Prop_lut3_I1_O)        0.028     0.940 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/direction_i_1/O
                         net (fo=1, routed)           0.000     0.940    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/direction_i_1_n_0
    SLICE_X46Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.973     0.973    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.848     0.850    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X46Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                         clock pessimism             -0.225     0.625    
    SLICE_X46Y218        FDRE (Hold_fdre_C_D)         0.087     0.712    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.177ns (53.206%)  route 0.156ns (46.794%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.722     0.722    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.623     0.625    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_fdre_C_Q)         0.100     0.725 f  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/Q
                         net (fo=78, routed)          0.156     0.881    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[10]
    SLICE_X44Y218        LUT6 (Prop_lut6_I0_O)        0.028     0.909 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.909    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_2_n_0
    SLICE_X44Y218        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.958 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.958    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_4
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.973     0.973    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.848     0.850    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                         clock pessimism             -0.225     0.625    
    SLICE_X44Y218        FDRE (Hold_fdre_C_D)         0.071     0.696    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.448%)  route 0.159ns (46.552%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.722     0.722    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.623     0.625    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_fdre_C_Q)         0.100     0.725 f  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.159     0.884    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X44Y218        LUT6 (Prop_lut6_I0_O)        0.028     0.912 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.912    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5_n_0
    SLICE_X44Y218        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.967 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.967    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_7
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.973     0.973    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.848     0.850    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                         clock pessimism             -0.225     0.625    
    SLICE_X44Y218        FDRE (Hold_fdre_C_D)         0.071     0.696    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.315%)  route 0.167ns (47.685%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.722     0.722    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.624     0.626    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y217        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y217        FDRE (Prop_fdre_C_Q)         0.100     0.726 f  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/Q
                         net (fo=78, routed)          0.167     0.893    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[3]
    SLICE_X44Y217        LUT6 (Prop_lut6_I0_O)        0.028     0.921 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.921    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5_n_0
    SLICE_X44Y217        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.976 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.976    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_7
    SLICE_X44Y217        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.973     0.973    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.849     0.851    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y217        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                         clock pessimism             -0.225     0.626    
    SLICE_X44Y217        FDRE (Hold_fdre_C_D)         0.071     0.697    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.242%)  route 0.167ns (47.758%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.722     0.722    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.625     0.627    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y216        FDRE (Prop_fdre_C_Q)         0.100     0.727 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          0.167     0.894    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X44Y216        LUT5 (Prop_lut5_I3_O)        0.028     0.922 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     0.922    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7_n_0
    SLICE_X44Y216        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.977 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.977    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_7
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.973     0.973    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.850     0.852    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                         clock pessimism             -0.225     0.627    
    SLICE_X44Y216        FDRE (Hold_fdre_C_D)         0.071     0.698    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.195ns (53.389%)  route 0.170ns (46.611%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.722     0.722    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.623     0.625    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X46Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDRE (Prop_fdre_C_Q)         0.118     0.743 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.170     0.913    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X44Y217        LUT6 (Prop_lut6_I4_O)        0.028     0.941 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.941    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_4_n_0
    SLICE_X44Y217        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.990 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.990    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_6
    SLICE_X44Y217        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.973     0.973    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.849     0.851    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y217        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
                         clock pessimism             -0.213     0.638    
    SLICE_X44Y217        FDRE (Hold_fdre_C_D)         0.071     0.709    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.210ns (56.851%)  route 0.159ns (43.149%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.722     0.722    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.623     0.625    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_fdre_C_Q)         0.100     0.725 f  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.159     0.884    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X44Y218        LUT6 (Prop_lut6_I0_O)        0.028     0.912 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.912    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5_n_0
    SLICE_X44Y218        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     0.994 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.994    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_6
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.973     0.973    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.848     0.850    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y218        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/C
                         clock pessimism             -0.225     0.625    
    SLICE_X44Y218        FDRE (Hold_fdre_C_D)         0.071     0.696    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.210ns (55.659%)  route 0.167ns (44.341%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.722     0.722    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.625     0.627    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y216        FDRE (Prop_fdre_C_Q)         0.100     0.727 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          0.167     0.894    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X44Y216        LUT5 (Prop_lut5_I3_O)        0.028     0.922 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     0.922    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7_n_0
    SLICE_X44Y216        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     1.004 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.004    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_6
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.973     0.973    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.850     0.852    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                         clock pessimism             -0.225     0.627    
    SLICE_X44Y216        FDRE (Hold_fdre_C_D)         0.071     0.698    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.179ns (46.043%)  route 0.210ns (53.957%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.722     0.722    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.625     0.627    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y216        FDRE (Prop_fdre_C_Q)         0.100     0.727 f  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/Q
                         net (fo=78, routed)          0.210     0.937    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[1]
    SLICE_X44Y216        LUT6 (Prop_lut6_I0_O)        0.028     0.965 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.965    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_5_n_0
    SLICE_X44Y216        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.016 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.016    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_5
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.973     0.973    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.850     0.852    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y216        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                         clock pessimism             -0.225     0.627    
    SLICE_X44Y216        FDRE (Hold_fdre_C_D)         0.071     0.698    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.177ns (44.860%)  route 0.218ns (55.140%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.722     0.722    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.622     0.624    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y219        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y219        FDRE (Prop_fdre_C_Q)         0.100     0.724 f  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/Q
                         net (fo=77, routed)          0.218     0.942    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[12]
    SLICE_X44Y219        LUT6 (Prop_lut6_I0_O)        0.028     0.970 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.970    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter[12]_i_2_n_0
    SLICE_X44Y219        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.019 r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.019    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_6
    SLICE_X44Y219        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.973     0.973    design_1_i/Modulater/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    design_1_i/Modulater/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.847     0.849    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X44Y219        FDRE                                         r  design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                         clock pessimism             -0.225     0.624    
    SLICE_X44Y219        FDRE (Hold_fdre_C_D)         0.071     0.695    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_130_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         7.692       6.284      BUFGCTRL_X0Y6    design_1_i/Modulater/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         7.692       6.622      MMCME2_ADV_X0Y0  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         7.692       6.942      SLICE_X46Y218    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X44Y216    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X44Y218    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X44Y218    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X44Y219    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X44Y219    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X44Y216    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X44Y216    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X0Y0  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.846       3.446      SLICE_X46Y218    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.846       3.446      SLICE_X46Y218    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y216    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y216    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y216    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y216    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y217    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y217    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y217    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y217    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y216    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y216    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y218    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y218    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y218    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y218    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y219    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y219    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y219    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X44Y219    design_1_i/Modulater/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         50.000      48.592     BUFGCTRL_X0Y9    design_1_i/Modulater/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X0Y0  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X0Y0  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  design_1_i/Modulater/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p
  To Clock:  lvds_dco1_p

Setup :            0  Failing Endpoints,  Worst Slack       10.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.295ns  (logic 0.359ns (27.721%)  route 0.936ns (72.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 16.575 - 14.881 ) 
    Source Clock Delay      (SCD):    2.066ns = ( 5.042 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.245     5.042    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.236     5.278 f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.437     5.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.123     5.838 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.499     6.337    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y51          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.950    16.575    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y51          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.248    16.823    
                         clock uncertainty           -0.035    16.788    
    SLICE_X9Y51          FDCE (Setup_fdce_C_CE)      -0.201    16.587    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.587    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.295ns  (logic 0.359ns (27.721%)  route 0.936ns (72.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 16.575 - 14.881 ) 
    Source Clock Delay      (SCD):    2.066ns = ( 5.042 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.245     5.042    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.236     5.278 f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.437     5.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.123     5.838 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.499     6.337    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y51          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.950    16.575    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y51          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.248    16.823    
                         clock uncertainty           -0.035    16.788    
    SLICE_X9Y51          FDCE (Setup_fdce_C_CE)      -0.201    16.587    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.587    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.295ns  (logic 0.359ns (27.721%)  route 0.936ns (72.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 16.575 - 14.881 ) 
    Source Clock Delay      (SCD):    2.066ns = ( 5.042 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.245     5.042    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.236     5.278 f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.437     5.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.123     5.838 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.499     6.337    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y51          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.950    16.575    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y51          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.248    16.823    
                         clock uncertainty           -0.035    16.788    
    SLICE_X9Y51          FDCE (Setup_fdce_C_CE)      -0.201    16.587    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         16.587    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.295ns  (logic 0.359ns (27.721%)  route 0.936ns (72.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 16.575 - 14.881 ) 
    Source Clock Delay      (SCD):    2.066ns = ( 5.042 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.245     5.042    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.236     5.278 f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.437     5.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.123     5.838 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.499     6.337    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y51          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.950    16.575    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y51          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.248    16.823    
                         clock uncertainty           -0.035    16.788    
    SLICE_X9Y51          FDCE (Setup_fdce_C_CE)      -0.201    16.587    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         16.587    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.312ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.210ns  (logic 0.359ns (29.675%)  route 0.851ns (70.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 16.625 - 14.881 ) 
    Source Clock Delay      (SCD):    2.066ns = ( 5.042 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.245     5.042    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.236     5.278 f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.437     5.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.123     5.838 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.414     6.251    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.001    16.625    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.174    16.800    
                         clock uncertainty           -0.035    16.764    
    SLICE_X9Y52          FDCE (Setup_fdce_C_CE)      -0.201    16.563    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.563    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 10.312    

Slack (MET) :             10.312ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.210ns  (logic 0.359ns (29.675%)  route 0.851ns (70.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 16.625 - 14.881 ) 
    Source Clock Delay      (SCD):    2.066ns = ( 5.042 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.245     5.042    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.236     5.278 f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.437     5.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.123     5.838 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.414     6.251    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.001    16.625    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.174    16.800    
                         clock uncertainty           -0.035    16.764    
    SLICE_X9Y52          FDCE (Setup_fdce_C_CE)      -0.201    16.563    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.563    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 10.312    

Slack (MET) :             10.312ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.210ns  (logic 0.359ns (29.675%)  route 0.851ns (70.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 16.625 - 14.881 ) 
    Source Clock Delay      (SCD):    2.066ns = ( 5.042 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.245     5.042    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.236     5.278 f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.437     5.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.123     5.838 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.414     6.251    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.001    16.625    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.174    16.800    
                         clock uncertainty           -0.035    16.764    
    SLICE_X9Y52          FDCE (Setup_fdce_C_CE)      -0.201    16.563    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.563    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 10.312    

Slack (MET) :             10.312ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.210ns  (logic 0.359ns (29.675%)  route 0.851ns (70.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 16.625 - 14.881 ) 
    Source Clock Delay      (SCD):    2.066ns = ( 5.042 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.245     5.042    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.236     5.278 f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.437     5.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.123     5.838 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.414     6.251    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.001    16.625    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.174    16.800    
                         clock uncertainty           -0.035    16.764    
    SLICE_X9Y52          FDCE (Setup_fdce_C_CE)      -0.201    16.563    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.563    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 10.312    

Slack (MET) :             10.416ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.104ns  (logic 0.359ns (32.530%)  route 0.745ns (67.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 16.639 - 14.881 ) 
    Source Clock Delay      (SCD):    2.066ns = ( 5.042 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.245     5.042    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.236     5.278 f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.437     5.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.123     5.838 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.307     6.145    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y49          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.014    16.639    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y49          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.158    16.797    
                         clock uncertainty           -0.035    16.762    
    SLICE_X9Y49          FDCE (Setup_fdce_C_CE)      -0.201    16.561    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.561    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                 10.416    

Slack (MET) :             10.416ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.104ns  (logic 0.359ns (32.530%)  route 0.745ns (67.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 16.639 - 14.881 ) 
    Source Clock Delay      (SCD):    2.066ns = ( 5.042 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.245     5.042    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.236     5.278 f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.437     5.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.123     5.838 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.307     6.145    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y49          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.014    16.639    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y49          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.158    16.797    
                         clock uncertainty           -0.035    16.762    
    SLICE_X9Y49          FDCE (Setup_fdce_C_CE)      -0.201    16.561    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.561    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                 10.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.355ns  (logic 0.253ns (71.272%)  route 0.102ns (28.728%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 4.318 - 2.976 ) 
    Source Clock Delay      (SCD):    1.120ns = ( 4.096 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.675     4.096    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y49          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.100     4.196 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.297    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.409 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.410    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.451 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.451    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X9Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.824     4.318    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.118     4.199    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.071     4.270    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.270    
                         arrival time                           4.451    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.354ns  (logic 0.253ns (71.448%)  route 0.101ns (28.552%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 4.294 - 2.976 ) 
    Source Clock Delay      (SCD):    1.087ns = ( 4.063 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.642     4.063    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y51          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.100     4.163 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.101     4.264    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.376 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.376    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.417 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.417    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.800     4.294    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.129     4.164    
    SLICE_X9Y52          FDCE (Hold_fdce_C_D)         0.071     4.235    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.235    
                         arrival time                           4.417    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.145ns (51.141%)  route 0.139ns (48.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 4.318 - 2.976 ) 
    Source Clock Delay      (SCD):    1.135ns = ( 4.111 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.691     4.111    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.118     4.229 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.368    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X8Y50          LUT3 (Prop_lut3_I0_O)        0.027     4.395 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.395    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.824     4.318    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.206     4.111    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.096     4.207    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.207    
                         arrival time                           4.395    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.366ns  (logic 0.264ns (72.135%)  route 0.102ns (27.865%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 4.318 - 2.976 ) 
    Source Clock Delay      (SCD):    1.120ns = ( 4.096 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.675     4.096    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y49          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.100     4.196 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.297    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.409 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.410    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.462 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.462    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X9Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.824     4.318    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.118     4.199    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.071     4.270    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.270    
                         arrival time                           4.462    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.365ns  (logic 0.264ns (72.309%)  route 0.101ns (27.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 4.294 - 2.976 ) 
    Source Clock Delay      (SCD):    1.087ns = ( 4.063 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.642     4.063    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y51          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.100     4.163 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.101     4.264    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.376 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.376    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.428    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.800     4.294    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.129     4.164    
    SLICE_X9Y52          FDCE (Hold_fdce_C_D)         0.071     4.235    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.235    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.313%)  route 0.139ns (48.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 4.318 - 2.976 ) 
    Source Clock Delay      (SCD):    1.135ns = ( 4.111 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.691     4.111    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.118     4.229 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.368    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.028     4.396 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.396    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.824     4.318    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.206     4.111    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.087     4.198    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.198    
                         arrival time                           4.396    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.374ns  (logic 0.272ns (72.731%)  route 0.102ns (27.269%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 4.318 - 2.976 ) 
    Source Clock Delay      (SCD):    1.120ns = ( 4.096 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.675     4.096    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y49          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.100     4.196 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.297    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.409 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.410    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.470 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.470    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_6
    SLICE_X9Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.824     4.318    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism             -0.118     4.199    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.071     4.270    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.270    
                         arrival time                           4.470    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.373ns  (logic 0.272ns (72.902%)  route 0.101ns (27.098%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 4.294 - 2.976 ) 
    Source Clock Delay      (SCD):    1.087ns = ( 4.063 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.642     4.063    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y51          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.100     4.163 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.101     4.264    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.376 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.376    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.436 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.436    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.800     4.294    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism             -0.129     4.164    
    SLICE_X9Y52          FDCE (Hold_fdce_C_D)         0.071     4.235    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.235    
                         arrival time                           4.436    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.463%)  route 0.098ns (35.537%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 4.294 - 2.976 ) 
    Source Clock Delay      (SCD):    1.113ns = ( 4.089 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.669     4.089    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.100     4.189 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.098     4.287    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.364 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.364    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.800     4.294    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y52          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.204     4.089    
    SLICE_X9Y52          FDCE (Hold_fdce_C_D)         0.071     4.160    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.160    
                         arrival time                           4.364    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.379ns  (logic 0.277ns (73.091%)  route 0.102ns (26.909%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 4.318 - 2.976 ) 
    Source Clock Delay      (SCD):    1.120ns = ( 4.096 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.675     4.096    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y49          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.100     4.196 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.297    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.409 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.410    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     4.475 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.475    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X9Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.824     4.318    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y50          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.118     4.199    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.071     4.270    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.270    
                         arrival time                           4.475    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X8Y50      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y50      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y49      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y51      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y51      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y52      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y52      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y52      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y52      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y50      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y50      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y52      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y52      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y52      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y52      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y50      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y50      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y51      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y51      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y51      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y51      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y52      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y52      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y52      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y52      design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin
  To Clock:  clk1_bufin

Setup :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.419ns  (logic 0.259ns (18.252%)  route 1.160ns (81.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 1.138 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X8Y102         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.259    -1.567 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.160    -0.407    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_strobe
    SLICE_X8Y140         SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.185     1.138    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X8Y140         SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.634     0.504    
                         clock uncertainty           -0.133     0.372    
    SLICE_X8Y140         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.342    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.346ns  (logic 0.259ns (19.245%)  route 1.087ns (80.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 1.138 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X8Y102         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.259    -1.567 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.087    -0.480    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_strobe
    SLICE_X8Y140         SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.185     1.138    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X8Y140         SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.634     0.504    
                         clock uncertainty           -0.133     0.372    
    SLICE_X8Y140         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.338    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.327ns  (logic 0.259ns (19.522%)  route 1.068ns (80.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 1.136 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X8Y102         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.259    -1.567 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.068    -0.499    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_strobe
    SLICE_X10Y138        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.183     1.136    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X10Y138        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.634     0.502    
                         clock uncertainty           -0.133     0.370    
    SLICE_X10Y138        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.340    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.060ns  (logic 0.259ns (24.433%)  route 0.801ns (75.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.836ns = ( 1.140 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( -1.613 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.535    -1.613    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X0Y78          FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.259    -1.354 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.801    -0.553    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din[0]
    SLICE_X8Y101         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.187     1.140    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X8Y101         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/C
                         clock pessimism             -0.707     0.433    
                         clock uncertainty           -0.133     0.301    
    SLICE_X8Y101         FDCE (Setup_fdce_C_D)       -0.002     0.299    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.069ns  (logic 0.259ns (24.230%)  route 0.810ns (75.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 1.193 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( -1.613 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.535    -1.613    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X0Y78          FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.259    -1.354 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.810    -0.544    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din[1]
    SLICE_X7Y101         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.240     1.193    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X7Y101         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/C
                         clock pessimism             -0.707     0.486    
                         clock uncertainty           -0.133     0.354    
    SLICE_X7Y101         FDCE (Setup_fdce_C_D)       -0.022     0.332    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.258ns  (logic 0.259ns (20.595%)  route 0.999ns (79.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 1.136 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X8Y102         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.259    -1.567 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.999    -0.568    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_strobe
    SLICE_X10Y138        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.183     1.136    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y138        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.634     0.502    
                         clock uncertainty           -0.133     0.370    
    SLICE_X10Y138        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.336    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.224ns  (logic 0.259ns (21.154%)  route 0.965ns (78.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 1.136 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X8Y102         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.259    -1.567 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.965    -0.602    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_position
    SLICE_X10Y138        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.183     1.136    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y138        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.634     0.502    
                         clock uncertainty           -0.133     0.370    
    SLICE_X10Y138        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     0.323    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.204ns  (logic 0.259ns (21.512%)  route 0.945ns (78.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 1.136 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X8Y102         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.259    -1.567 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.945    -0.622    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_position
    SLICE_X10Y138        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.183     1.136    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X10Y138        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.634     0.502    
                         clock uncertainty           -0.133     0.370    
    SLICE_X10Y138        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     0.339    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.190ns  (logic 0.259ns (21.758%)  route 0.931ns (78.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 1.138 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X8Y102         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.259    -1.567 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.931    -0.636    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_position
    SLICE_X8Y140         SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.185     1.138    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X8Y140         SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.634     0.504    
                         clock uncertainty           -0.133     0.372    
    SLICE_X8Y140         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     0.341    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.065ns  (logic 0.259ns (24.317%)  route 0.806ns (75.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 1.136 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( -1.779 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.369    -1.779    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X2Y152         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.259    -1.520 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/Q
                         net (fo=1, routed)           0.806    -0.714    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1[0]
    SLICE_X20Y143        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.183     1.136    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X20Y143        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[0]/C
                         clock pessimism             -0.720     0.416    
                         clock uncertainty           -0.133     0.284    
    SLICE_X20Y143        FDRE (Setup_fdre_C_D)        0.021     0.305    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  1.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.535%)  route 0.263ns (72.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns = ( 0.044 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.591     0.076    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X11Y151        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.100     0.176 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/Q
                         net (fo=1, routed)           0.263     0.439    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2[0]
    SLICE_X16Y146        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.805     0.044    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X16Y146        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/C
                         clock pessimism              0.246     0.290    
    SLICE_X16Y146        FDRE (Hold_fdre_C_D)         0.037     0.327    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.327    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns = ( 0.043 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 0.088 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.603     0.088    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X11Y142        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.100     0.188 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d4_reg[0]/Q
                         net (fo=3, routed)           0.088     0.276    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d4[0]
    SLICE_X10Y142        LUT3 (Prop_lut3_I0_O)        0.028     0.304 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.304    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X10Y142        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.804     0.043    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X10Y142        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism              0.056     0.099    
    SLICE_X10Y142        FDRE (Hold_fdre_C_D)         0.087     0.186    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 0.042 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 0.087 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.602     0.087    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X15Y139        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_fdre_C_Q)         0.100     0.187 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d8_reg[1]/Q
                         net (fo=3, routed)           0.090     0.277    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d8[1]
    SLICE_X14Y139        LUT3 (Prop_lut3_I2_O)        0.028     0.305 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[14]_i_1/O
                         net (fo=1, routed)           0.000     0.305    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[14]_i_1_n_0
    SLICE_X14Y139        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.803     0.042    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X14Y139        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism              0.056     0.098    
    SLICE_X14Y139        FDRE (Hold_fdre_C_D)         0.087     0.185    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.228ns  (logic 0.130ns (57.102%)  route 0.098ns (42.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns = ( 0.043 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 0.088 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.603     0.088    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X13Y140        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDRE (Prop_fdre_C_Q)         0.100     0.188 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d7_reg[1]/Q
                         net (fo=3, routed)           0.098     0.285    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d7[1]
    SLICE_X12Y140        LUT3 (Prop_lut3_I0_O)        0.030     0.315 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[11]_i_1/O
                         net (fo=1, routed)           0.000     0.315    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[11]_i_1_n_0
    SLICE_X12Y140        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.804     0.043    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X12Y140        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[11]/C
                         clock pessimism              0.056     0.099    
    SLICE_X12Y140        FDRE (Hold_fdre_C_D)         0.096     0.195    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.375ns  (logic 0.118ns (31.496%)  route 0.257ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 0.104 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.104    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X4Y156         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.118     0.222 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           0.257     0.478    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1[1]
    SLICE_X6Y147         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.837     0.076    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y147         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/C
                         clock pessimism              0.246     0.322    
    SLICE_X6Y147         FDRE (Hold_fdre_C_D)         0.032     0.354    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.383ns  (logic 0.100ns (26.101%)  route 0.283ns (73.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.492ns = ( 0.103 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.618     0.103    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y162         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.100     0.203 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/Q
                         net (fo=1, routed)           0.283     0.486    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d2[0]
    SLICE_X6Y149         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.837     0.076    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y149         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
                         clock pessimism              0.246     0.322    
    SLICE_X6Y149         FDRE (Hold_fdre_C_D)         0.037     0.359    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns = ( 0.043 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 0.088 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.603     0.088    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X13Y140        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDRE (Prop_fdre_C_Q)         0.100     0.188 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d7_reg[1]/Q
                         net (fo=3, routed)           0.100     0.287    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d7[1]
    SLICE_X12Y140        LUT3 (Prop_lut3_I2_O)        0.028     0.315 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[12]_i_1/O
                         net (fo=1, routed)           0.000     0.315    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[12]_i_1_n_0
    SLICE_X12Y140        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.804     0.043    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X12Y140        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[12]/C
                         clock pessimism              0.056     0.099    
    SLICE_X12Y140        FDRE (Hold_fdre_C_D)         0.087     0.186    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.884%)  route 0.286ns (74.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns = ( 0.045 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.591     0.076    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X11Y151        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.100     0.176 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/Q
                         net (fo=2, routed)           0.286     0.462    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2[1]
    SLICE_X17Y147        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.806     0.045    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X17Y147        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/C
                         clock pessimism              0.246     0.291    
    SLICE_X17Y147        FDRE (Hold_fdre_C_D)         0.038     0.329    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.390ns  (logic 0.100ns (25.651%)  route 0.290ns (74.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 0.104 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.104    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y161         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.100     0.204 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[0]/Q
                         net (fo=1, routed)           0.290     0.494    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1[0]
    SLICE_X6Y147         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.837     0.076    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y147         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[0]/C
                         clock pessimism              0.246     0.322    
    SLICE_X6Y147         FDRE (Hold_fdre_C_D)         0.037     0.359    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.438ns  (logic 0.128ns (29.231%)  route 0.310ns (70.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns = ( 0.045 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.591     0.076    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X11Y151        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.100     0.176 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/Q
                         net (fo=2, routed)           0.310     0.486    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2[1]
    SLICE_X16Y147        LUT3 (Prop_lut3_I2_O)        0.028     0.514 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.514    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l[2]_i_1_n_0
    SLICE_X16Y147        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.806     0.045    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X16Y147        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism              0.246     0.291    
    SLICE_X16Y147        FDRE (Hold_fdre_C_D)         0.087     0.378    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y0    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y78     design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y156    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y162    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y158    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y164    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y194    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y138    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y168    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X8Y140     design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X8Y140     design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y138    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y138    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y138    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y138    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X8Y140     design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X8Y140     design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X8Y140     design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X8Y140     design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X8Y140     design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X8Y140     design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y138    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y138    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y138    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y138    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X8Y140     design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X8Y140     design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X8Y140     design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X8Y140     design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o
  To Clock:  clkfb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y7    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y1  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p1
  To Clock:  lvds_dco1_p1

Setup :            0  Failing Endpoints,  Worst Slack       10.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.522ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.184ns  (logic 0.805ns (67.991%)  route 0.379ns (32.009%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 16.744 - 14.881 ) 
    Source Clock Delay      (SCD):    2.233ns = ( 5.209 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.425     5.209    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y96         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDCE (Prop_fdce_C_Q)         0.223     5.432 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.379     5.811    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.121 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.121    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.174 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.174    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.227 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.227    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.393 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.393    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.132    16.744    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.158    16.902    
                         clock uncertainty           -0.035    16.867    
    SLICE_X11Y99         FDCE (Setup_fdce_C_D)        0.049    16.916    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.916    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                 10.522    

Slack (MET) :             10.539ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.167ns  (logic 0.788ns (67.524%)  route 0.379ns (32.476%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 16.744 - 14.881 ) 
    Source Clock Delay      (SCD):    2.233ns = ( 5.209 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.425     5.209    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y96         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDCE (Prop_fdce_C_Q)         0.223     5.432 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.379     5.811    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.121 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.121    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.174 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.174    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.227 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.227    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.376 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.376    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.132    16.744    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.158    16.902    
                         clock uncertainty           -0.035    16.867    
    SLICE_X11Y99         FDCE (Setup_fdce_C_D)        0.049    16.916    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.916    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                 10.539    

Slack (MET) :             10.565ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.990ns  (logic 0.302ns (30.496%)  route 0.688ns (69.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 16.744 - 14.881 ) 
    Source Clock Delay      (SCD):    2.135ns = ( 5.111 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.326     5.111    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y100        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.259     5.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.758    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.043     5.801 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.299     6.101    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.132    16.744    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.158    16.902    
                         clock uncertainty           -0.035    16.867    
    SLICE_X11Y99         FDCE (Setup_fdce_C_CE)      -0.201    16.666    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.666    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 10.565    

Slack (MET) :             10.565ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.990ns  (logic 0.302ns (30.496%)  route 0.688ns (69.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 16.744 - 14.881 ) 
    Source Clock Delay      (SCD):    2.135ns = ( 5.111 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.326     5.111    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y100        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.259     5.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.758    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.043     5.801 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.299     6.101    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.132    16.744    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.158    16.902    
                         clock uncertainty           -0.035    16.867    
    SLICE_X11Y99         FDCE (Setup_fdce_C_CE)      -0.201    16.666    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.666    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 10.565    

Slack (MET) :             10.565ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.990ns  (logic 0.302ns (30.496%)  route 0.688ns (69.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 16.744 - 14.881 ) 
    Source Clock Delay      (SCD):    2.135ns = ( 5.111 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.326     5.111    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y100        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.259     5.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.758    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.043     5.801 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.299     6.101    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.132    16.744    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.158    16.902    
                         clock uncertainty           -0.035    16.867    
    SLICE_X11Y99         FDCE (Setup_fdce_C_CE)      -0.201    16.666    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.666    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 10.565    

Slack (MET) :             10.565ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.990ns  (logic 0.302ns (30.496%)  route 0.688ns (69.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 16.744 - 14.881 ) 
    Source Clock Delay      (SCD):    2.135ns = ( 5.111 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.326     5.111    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y100        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.259     5.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.758    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.043     5.801 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.299     6.101    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.132    16.744    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.158    16.902    
                         clock uncertainty           -0.035    16.867    
    SLICE_X11Y99         FDCE (Setup_fdce_C_CE)      -0.201    16.666    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.666    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 10.565    

Slack (MET) :             10.569ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.987ns  (logic 0.302ns (30.589%)  route 0.685ns (69.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 16.745 - 14.881 ) 
    Source Clock Delay      (SCD):    2.135ns = ( 5.111 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.326     5.111    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y100        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.259     5.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.758    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.043     5.801 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.296     6.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.133    16.745    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.158    16.904    
                         clock uncertainty           -0.035    16.868    
    SLICE_X11Y97         FDCE (Setup_fdce_C_CE)      -0.201    16.667    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.667    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                 10.569    

Slack (MET) :             10.569ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.987ns  (logic 0.302ns (30.589%)  route 0.685ns (69.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 16.745 - 14.881 ) 
    Source Clock Delay      (SCD):    2.135ns = ( 5.111 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.326     5.111    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y100        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.259     5.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.758    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.043     5.801 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.296     6.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.133    16.745    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.158    16.904    
                         clock uncertainty           -0.035    16.868    
    SLICE_X11Y97         FDCE (Setup_fdce_C_CE)      -0.201    16.667    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.667    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                 10.569    

Slack (MET) :             10.569ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.987ns  (logic 0.302ns (30.589%)  route 0.685ns (69.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 16.745 - 14.881 ) 
    Source Clock Delay      (SCD):    2.135ns = ( 5.111 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.326     5.111    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y100        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.259     5.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.758    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.043     5.801 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.296     6.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.133    16.745    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism              0.158    16.904    
                         clock uncertainty           -0.035    16.868    
    SLICE_X11Y97         FDCE (Setup_fdce_C_CE)      -0.201    16.667    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.667    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                 10.569    

Slack (MET) :             10.569ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.987ns  (logic 0.302ns (30.589%)  route 0.685ns (69.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 16.745 - 14.881 ) 
    Source Clock Delay      (SCD):    2.135ns = ( 5.111 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.326     5.111    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y100        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.259     5.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.758    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.043     5.801 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.296     6.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.133    16.745    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism              0.158    16.904    
                         clock uncertainty           -0.035    16.868    
    SLICE_X11Y97         FDCE (Setup_fdce_C_CE)      -0.201    16.667    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         16.667    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                 10.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.384ns  (logic 0.283ns (73.643%)  route 0.101ns (26.357%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 4.421 - 2.976 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 4.157 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.749     4.157    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDCE (Prop_fdce_C_Q)         0.100     4.257 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/Q
                         net (fo=2, routed)           0.101     4.359    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     4.501 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.501    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.542 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.542    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X11Y98         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.940     4.421    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y98         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.118     4.303    
    SLICE_X11Y98         FDCE (Hold_fdce_C_D)         0.071     4.374    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.374    
                         arrival time                           4.542    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.395ns  (logic 0.294ns (74.377%)  route 0.101ns (25.623%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 4.421 - 2.976 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 4.157 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.749     4.157    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDCE (Prop_fdce_C_Q)         0.100     4.257 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/Q
                         net (fo=2, routed)           0.101     4.359    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     4.501 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.501    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.553 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.553    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X11Y98         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.940     4.421    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y98         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.118     4.303    
    SLICE_X11Y98         FDCE (Hold_fdce_C_D)         0.071     4.374    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.374    
                         arrival time                           4.553    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.403ns  (logic 0.302ns (74.885%)  route 0.101ns (25.115%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 4.421 - 2.976 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 4.157 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.749     4.157    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDCE (Prop_fdce_C_Q)         0.100     4.257 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/Q
                         net (fo=2, routed)           0.101     4.359    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     4.501 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.501    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.561 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.561    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X11Y98         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.940     4.421    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y98         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.118     4.303    
    SLICE_X11Y98         FDCE (Hold_fdce_C_D)         0.071     4.374    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.374    
                         arrival time                           4.561    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.145ns (51.141%)  route 0.139ns (48.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 4.364 - 2.976 ) 
    Source Clock Delay      (SCD):    1.173ns = ( 4.149 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.741     4.149    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y100        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.118     4.267 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.406    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X10Y100        LUT3 (Prop_lut3_I0_O)        0.027     4.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.433    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X10Y100        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.882     4.364    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y100        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.214     4.149    
    SLICE_X10Y100        FDCE (Hold_fdce_C_D)         0.096     4.245    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.245    
                         arrival time                           4.433    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.408ns  (logic 0.307ns (75.192%)  route 0.101ns (24.808%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 4.421 - 2.976 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 4.157 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.749     4.157    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDCE (Prop_fdce_C_Q)         0.100     4.257 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/Q
                         net (fo=2, routed)           0.101     4.359    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     4.501 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.501    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     4.566 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.566    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X11Y98         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.940     4.421    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y98         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.118     4.303    
    SLICE_X11Y98         FDCE (Hold_fdce_C_D)         0.071     4.374    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.374    
                         arrival time                           4.566    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.313%)  route 0.139ns (48.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 4.364 - 2.976 ) 
    Source Clock Delay      (SCD):    1.173ns = ( 4.149 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.741     4.149    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y100        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.118     4.267 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.406    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X10Y100        LUT2 (Prop_lut2_I1_O)        0.028     4.434 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.434    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X10Y100        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.882     4.364    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y100        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.214     4.149    
    SLICE_X10Y100        FDCE (Hold_fdce_C_D)         0.087     4.236    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.236    
                         arrival time                           4.434    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (63.087%)  route 0.104ns (36.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4.422 - 2.976 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 4.197 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.789     4.197    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y96         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDCE (Prop_fdce_C_Q)         0.100     4.297 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.104     4.401    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.478 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     4.478    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_4
    SLICE_X11Y96         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.941     4.422    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y96         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism             -0.225     4.197    
    SLICE_X11Y96         FDCE (Hold_fdce_C_D)         0.071     4.268    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.268    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.372%)  route 0.101ns (35.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns = ( 4.380 - 2.976 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 4.157 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.749     4.157    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDCE (Prop_fdce_C_Q)         0.100     4.257 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/Q
                         net (fo=2, routed)           0.101     4.359    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.442 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.442    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.898     4.380    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.222     4.157    
    SLICE_X11Y97         FDCE (Hold_fdce_C_D)         0.071     4.228    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           4.442    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.289ns  (logic 0.179ns (61.887%)  route 0.110ns (38.113%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 4.382 - 2.976 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 4.158 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.750     4.158    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.100     4.258 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/Q
                         net (fo=2, routed)           0.110     4.368    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     4.447 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.447    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.901     4.382    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.224     4.158    
    SLICE_X11Y99         FDCE (Hold_fdce_C_D)         0.071     4.229    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.447    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.368ns  (logic 0.264ns (71.824%)  route 0.104ns (28.176%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns = ( 4.380 - 2.976 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 4.197 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.789     4.197    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y96         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDCE (Prop_fdce_C_Q)         0.100     4.297 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.104     4.401    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.513 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.513    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.565 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.565    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.898     4.380    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y97         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.118     4.261    
    SLICE_X11Y97         FDCE (Hold_fdce_C_D)         0.071     4.332    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p1
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X10Y100    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y100    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y96     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y98     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y98     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y99     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y99     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y99     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y99     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X10Y100    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X10Y100    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y100    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y100    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y100    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X11Y99     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X11Y99     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X11Y99     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y99     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y99     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y99     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y99     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y97     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y97     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y97     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y97     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_2
  To Clock:  clk1_bufin_2

Setup :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.128ns  (logic 0.223ns (19.776%)  route 0.905ns (80.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 1.091 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( -1.801 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.373    -1.801    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X7Y139         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.223    -1.578 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           0.905    -0.673    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1[1]
    SLICE_X11Y169        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.162     1.091    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X11Y169        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/C
                         clock pessimism             -0.722     0.369    
                         clock uncertainty           -0.133     0.237    
    SLICE_X11Y169        FDRE (Setup_fdre_C_D)       -0.022     0.215    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.101ns  (logic 0.223ns (20.258%)  route 0.878ns (79.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.891ns = ( 1.085 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.798 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.376    -1.798    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X7Y149         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDRE (Prop_fdre_C_Q)         0.223    -1.575 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[0]/Q
                         net (fo=1, routed)           0.878    -0.697    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2[0]
    SLICE_X9Y174         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.156     1.085    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X9Y174         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[0]/C
                         clock pessimism             -0.722     0.363    
                         clock uncertainty           -0.133     0.231    
    SLICE_X9Y174         FDRE (Setup_fdre_C_D)       -0.022     0.209    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.124ns  (logic 0.259ns (23.051%)  route 0.865ns (76.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 1.166 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.797 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.377    -1.797    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/data_clk
    SLICE_X0Y107         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.259    -1.538 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.865    -0.673    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0[1]
    SLICE_X7Y139         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.237     1.166    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X7Y139         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/C
                         clock pessimism             -0.636     0.530    
                         clock uncertainty           -0.133     0.398    
    SLICE_X7Y139         FDRE (Setup_fdre_C_D)       -0.022     0.376    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.954ns  (logic 0.302ns (31.667%)  route 0.652ns (68.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 1.151 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( -1.645 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.529    -1.645    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X0Y203         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y203         FDRE (Prop_fdre_C_Q)         0.259    -1.386 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/Q
                         net (fo=2, routed)           0.652    -0.734    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2[1]
    SLICE_X0Y188         LUT3 (Prop_lut3_I2_O)        0.043    -0.691 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.691    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l[2]_i_1_n_0
    SLICE_X0Y188         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.222     1.151    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X0Y188         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/C
                         clock pessimism             -0.709     0.442    
                         clock uncertainty           -0.133     0.310    
    SLICE_X0Y188         FDRE (Setup_fdre_C_D)        0.066     0.376    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.105ns  (logic 0.259ns (23.440%)  route 0.846ns (76.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 1.160 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.797 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.377    -1.797    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/data_clk
    SLICE_X0Y106         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.259    -1.538 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.846    -0.692    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0[0]
    SLICE_X4Y131         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.231     1.160    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X4Y131         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[0]/C
                         clock pessimism             -0.636     0.524    
                         clock uncertainty           -0.133     0.392    
    SLICE_X4Y131         FDRE (Setup_fdre_C_D)       -0.002     0.390    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.997ns  (logic 0.259ns (25.986%)  route 0.738ns (74.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 1.153 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( -1.801 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.373    -1.801    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X0Y136         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.259    -1.542 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           0.738    -0.804    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1[1]
    SLICE_X2Y158         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.224     1.153    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X2Y158         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/C
                         clock pessimism             -0.722     0.431    
                         clock uncertainty           -0.133     0.299    
    SLICE_X2Y158         FDRE (Setup_fdre_C_D)       -0.010     0.289    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.000ns  (logic 0.223ns (22.291%)  route 0.777ns (77.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 1.153 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.395ns = ( -1.800 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.374    -1.800    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X1Y137         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.223    -1.577 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1_reg[1]/Q
                         net (fo=1, routed)           0.777    -0.799    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1[1]
    SLICE_X2Y158         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.224     1.153    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X2Y158         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/C
                         clock pessimism             -0.722     0.431    
                         clock uncertainty           -0.133     0.299    
    SLICE_X2Y158         FDRE (Setup_fdre_C_D)       -0.002     0.297    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.856ns  (logic 0.259ns (30.269%)  route 0.597ns (69.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 1.152 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( -1.645 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.529    -1.645    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X0Y203         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y203         FDRE (Prop_fdre_C_Q)         0.259    -1.386 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/Q
                         net (fo=2, routed)           0.597    -0.789    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2[1]
    SLICE_X0Y189         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.223     1.152    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X0Y189         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
                         clock pessimism             -0.709     0.443    
                         clock uncertainty           -0.133     0.311    
    SLICE_X0Y189         FDRE (Setup_fdre_C_D)       -0.002     0.309    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.977ns  (logic 0.259ns (26.520%)  route 0.718ns (73.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 1.151 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( -1.801 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.373    -1.801    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X0Y136         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.259    -1.542 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/Q
                         net (fo=1, routed)           0.718    -0.824    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1[1]
    SLICE_X1Y161         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.222     1.151    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X1Y161         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/C
                         clock pessimism             -0.722     0.429    
                         clock uncertainty           -0.133     0.297    
    SLICE_X1Y161         FDRE (Setup_fdre_C_D)       -0.022     0.275    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.063ns  (logic 0.259ns (24.376%)  route 0.804ns (75.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 1.141 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( -1.805 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.369    -1.805    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y196         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y196         FDCE (Prop_fdce_C_Q)         0.259    -1.546 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.804    -0.742    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_position
    SLICE_X2Y176         SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.212     1.141    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X2Y176         SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.604     0.537    
                         clock uncertainty           -0.133     0.405    
    SLICE_X2Y176         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     0.358    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  1.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.597%)  route 0.088ns (40.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.513ns = ( 0.082 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.488ns = ( 0.107 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.608     0.107    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X5Y172         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE (Prop_fdre_C_Q)         0.100     0.207 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.088     0.295    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d3[1]
    SLICE_X4Y172         LUT3 (Prop_lut3_I0_O)        0.030     0.325 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.325    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l[3]_i_1_n_0
    SLICE_X4Y172         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.814     0.082    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X4Y172         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[3]/C
                         clock pessimism              0.036     0.118    
    SLICE_X4Y172         FDRE (Hold_fdre_C_D)         0.096     0.214    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.967%)  route 0.171ns (63.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns = ( 0.065 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.425ns = ( 0.170 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.671     0.170    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X9Y200         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y200         FDRE (Prop_fdre_C_Q)         0.100     0.270 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/Q
                         net (fo=3, routed)           0.171     0.441    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3[0]
    SLICE_X8Y197         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.797     0.065    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X8Y197         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d4_reg[0]/C
                         clock pessimism              0.223     0.288    
    SLICE_X8Y197         FDRE (Hold_fdre_C_D)         0.040     0.328    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d4_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.315%)  route 0.168ns (56.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns = ( 0.065 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.425ns = ( 0.170 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.671     0.170    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X9Y200         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y200         FDRE (Prop_fdre_C_Q)         0.100     0.270 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/Q
                         net (fo=3, routed)           0.168     0.438    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3[0]
    SLICE_X9Y197         LUT3 (Prop_lut3_I0_O)        0.028     0.466 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.466    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l[2]_i_1_n_0
    SLICE_X9Y197         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.797     0.065    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X9Y197         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism              0.223     0.288    
    SLICE_X9Y197         FDRE (Hold_fdre_C_D)         0.060     0.348    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.513ns = ( 0.082 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.488ns = ( 0.107 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.608     0.107    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X5Y172         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE (Prop_fdre_C_Q)         0.100     0.207 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.088     0.295    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d3[1]
    SLICE_X4Y172         LUT3 (Prop_lut3_I2_O)        0.028     0.323 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.323    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[4]_i_1_n_0
    SLICE_X4Y172         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.814     0.082    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X4Y172         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[4]/C
                         clock pessimism              0.036     0.118    
    SLICE_X4Y172         FDRE (Hold_fdre_C_D)         0.087     0.205    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.715%)  route 0.248ns (71.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 0.093 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.460ns = ( 0.135 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.636     0.135    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X1Y148         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.100     0.235 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/Q
                         net (fo=1, routed)           0.248     0.483    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2[0]
    SLICE_X1Y162         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.825     0.093    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X1Y162         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/C
                         clock pessimism              0.231     0.324    
    SLICE_X1Y162         FDRE (Hold_fdre_C_D)         0.040     0.364    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns = ( 0.095 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 0.118 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.118    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X1Y188         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y188         FDRE (Prop_fdre_C_Q)         0.100     0.218 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[0]/Q
                         net (fo=3, routed)           0.098     0.316    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4[0]
    SLICE_X0Y188         LUT3 (Prop_lut3_I0_O)        0.028     0.344 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.344    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[4]_i_1_n_0
    SLICE_X0Y188         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.095    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X0Y188         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]/C
                         clock pessimism              0.034     0.129    
    SLICE_X0Y188         FDRE (Hold_fdre_C_D)         0.087     0.216    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.359ns  (logic 0.118ns (32.846%)  route 0.241ns (67.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns = ( 0.095 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.460ns = ( 0.135 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.636     0.135    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X0Y147         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.118     0.253 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/Q
                         net (fo=1, routed)           0.241     0.494    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d1[0]
    SLICE_X3Y160         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.095    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X3Y160         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/C
                         clock pessimism              0.231     0.326    
    SLICE_X3Y160         FDRE (Hold_fdre_C_D)         0.040     0.366    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.173%)  route 0.207ns (61.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns = ( 0.097 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.395ns = ( 0.200 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.701     0.200    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y203         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDCE (Prop_fdce_C_Q)         0.100     0.300 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/Q
                         net (fo=3, routed)           0.207     0.507    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d1[0]
    SLICE_X2Y196         LUT6 (Prop_lut6_I0_O)        0.028     0.535 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1/O
                         net (fo=1, routed)           0.000     0.535    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1_n_0
    SLICE_X2Y196         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.829     0.097    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y196         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                         clock pessimism              0.223     0.320    
    SLICE_X2Y196         FDCE (Hold_fdce_C_D)         0.087     0.407    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.088%)  route 0.169ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns = ( 0.098 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.395ns = ( 0.200 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.701     0.200    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X0Y205         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y205         FDRE (Prop_fdre_C_Q)         0.118     0.318 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[0]/Q
                         net (fo=1, routed)           0.169     0.487    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2[0]
    SLICE_X0Y198         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.830     0.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X0Y198         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/C
                         clock pessimism              0.223     0.321    
    SLICE_X0Y198         FDRE (Hold_fdre_C_D)         0.037     0.358    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns = ( 0.095 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 0.118 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.118    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X1Y188         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y188         FDRE (Prop_fdre_C_Q)         0.100     0.218 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[0]/Q
                         net (fo=3, routed)           0.100     0.318    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4[0]
    SLICE_X0Y188         LUT3 (Prop_lut3_I2_O)        0.028     0.346 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[5]_i_1/O
                         net (fo=1, routed)           0.000     0.346    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[5]_i_1_n_0
    SLICE_X0Y188         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.095    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X0Y188         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[5]/C
                         clock pessimism              0.034     0.129    
    SLICE_X0Y188         FDRE (Hold_fdre_C_D)         0.087     0.216    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_2
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y1    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y226    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y114    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y120    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y132    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y108    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y232    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y236    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y106    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y192     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y192     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y191    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y191    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y176     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y176     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y176     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y176     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y192     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y192     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y192     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y192     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y191    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y191    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y176     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y176     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y176     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y176     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.191       0.549      SLICE_X2Y192     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.191       0.549      SLICE_X2Y192     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_2
  To Clock:  clkfb_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_2
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y8    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y2  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p2
  To Clock:  lvds_dco1_p2

Setup :            0  Failing Endpoints,  Worst Slack        9.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.685ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.886ns  (logic 0.266ns (14.103%)  route 1.620ns (85.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 18.732 - 14.881 ) 
    Source Clock Delay      (SCD):    4.551ns = ( 7.527 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.718     7.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X162Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y298       FDCE (Prop_fdce_C_Q)         0.223     7.750 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.591     8.342    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X162Y298       LUT2 (Prop_lut2_I0_O)        0.043     8.385 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          1.029     9.413    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.095    18.732    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.603    19.334    
                         clock uncertainty           -0.035    19.299    
    SLICE_X164Y296       FDCE (Setup_fdce_C_CE)      -0.201    19.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.098    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  9.685    

Slack (MET) :             9.685ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.886ns  (logic 0.266ns (14.103%)  route 1.620ns (85.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 18.732 - 14.881 ) 
    Source Clock Delay      (SCD):    4.551ns = ( 7.527 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.718     7.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X162Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y298       FDCE (Prop_fdce_C_Q)         0.223     7.750 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.591     8.342    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X162Y298       LUT2 (Prop_lut2_I0_O)        0.043     8.385 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          1.029     9.413    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.095    18.732    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.603    19.334    
                         clock uncertainty           -0.035    19.299    
    SLICE_X164Y296       FDCE (Setup_fdce_C_CE)      -0.201    19.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         19.098    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  9.685    

Slack (MET) :             9.685ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.886ns  (logic 0.266ns (14.103%)  route 1.620ns (85.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 18.732 - 14.881 ) 
    Source Clock Delay      (SCD):    4.551ns = ( 7.527 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.718     7.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X162Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y298       FDCE (Prop_fdce_C_Q)         0.223     7.750 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.591     8.342    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X162Y298       LUT2 (Prop_lut2_I0_O)        0.043     8.385 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          1.029     9.413    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.095    18.732    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism              0.603    19.334    
                         clock uncertainty           -0.035    19.299    
    SLICE_X164Y296       FDCE (Setup_fdce_C_CE)      -0.201    19.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         19.098    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  9.685    

Slack (MET) :             9.685ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.886ns  (logic 0.266ns (14.103%)  route 1.620ns (85.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 18.732 - 14.881 ) 
    Source Clock Delay      (SCD):    4.551ns = ( 7.527 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.718     7.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X162Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y298       FDCE (Prop_fdce_C_Q)         0.223     7.750 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.591     8.342    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X162Y298       LUT2 (Prop_lut2_I0_O)        0.043     8.385 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          1.029     9.413    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.095    18.732    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism              0.603    19.334    
                         clock uncertainty           -0.035    19.299    
    SLICE_X164Y296       FDCE (Setup_fdce_C_CE)      -0.201    19.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         19.098    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  9.685    

Slack (MET) :             9.780ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.858ns  (logic 0.266ns (14.317%)  route 1.592ns (85.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 18.799 - 14.881 ) 
    Source Clock Delay      (SCD):    4.551ns = ( 7.527 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.718     7.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X162Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y298       FDCE (Prop_fdce_C_Q)         0.223     7.750 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.591     8.342    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X162Y298       LUT2 (Prop_lut2_I0_O)        0.043     8.385 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          1.001     9.385    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y295       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.162    18.799    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y295       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.603    19.401    
                         clock uncertainty           -0.035    19.366    
    SLICE_X164Y295       FDCE (Setup_fdce_C_CE)      -0.201    19.165    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  9.780    

Slack (MET) :             9.780ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.858ns  (logic 0.266ns (14.317%)  route 1.592ns (85.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 18.799 - 14.881 ) 
    Source Clock Delay      (SCD):    4.551ns = ( 7.527 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.718     7.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X162Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y298       FDCE (Prop_fdce_C_Q)         0.223     7.750 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.591     8.342    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X162Y298       LUT2 (Prop_lut2_I0_O)        0.043     8.385 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          1.001     9.385    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y295       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.162    18.799    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y295       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.603    19.401    
                         clock uncertainty           -0.035    19.366    
    SLICE_X164Y295       FDCE (Setup_fdce_C_CE)      -0.201    19.165    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  9.780    

Slack (MET) :             9.780ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.858ns  (logic 0.266ns (14.317%)  route 1.592ns (85.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 18.799 - 14.881 ) 
    Source Clock Delay      (SCD):    4.551ns = ( 7.527 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.718     7.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X162Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y298       FDCE (Prop_fdce_C_Q)         0.223     7.750 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.591     8.342    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X162Y298       LUT2 (Prop_lut2_I0_O)        0.043     8.385 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          1.001     9.385    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y295       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.162    18.799    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y295       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.603    19.401    
                         clock uncertainty           -0.035    19.366    
    SLICE_X164Y295       FDCE (Setup_fdce_C_CE)      -0.201    19.165    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  9.780    

Slack (MET) :             9.780ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.858ns  (logic 0.266ns (14.317%)  route 1.592ns (85.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 18.799 - 14.881 ) 
    Source Clock Delay      (SCD):    4.551ns = ( 7.527 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.718     7.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X162Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y298       FDCE (Prop_fdce_C_Q)         0.223     7.750 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.591     8.342    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X162Y298       LUT2 (Prop_lut2_I0_O)        0.043     8.385 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          1.001     9.385    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y295       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.162    18.799    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y295       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.603    19.401    
                         clock uncertainty           -0.035    19.366    
    SLICE_X164Y295       FDCE (Setup_fdce_C_CE)      -0.201    19.165    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  9.780    

Slack (MET) :             10.084ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.675ns  (logic 0.266ns (15.876%)  route 1.409ns (84.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 18.875 - 14.881 ) 
    Source Clock Delay      (SCD):    4.551ns = ( 7.527 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.718     7.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X162Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y298       FDCE (Prop_fdce_C_Q)         0.223     7.750 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.591     8.342    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X162Y298       LUT2 (Prop_lut2_I0_O)        0.043     8.385 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.818     9.203    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.239    18.875    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.648    19.523    
                         clock uncertainty           -0.035    19.488    
    SLICE_X164Y298       FDCE (Setup_fdce_C_CE)      -0.201    19.287    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         19.287    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                 10.084    

Slack (MET) :             10.084ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.675ns  (logic 0.266ns (15.876%)  route 1.409ns (84.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 18.875 - 14.881 ) 
    Source Clock Delay      (SCD):    4.551ns = ( 7.527 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.718     7.527    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X162Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y298       FDCE (Prop_fdce_C_Q)         0.223     7.750 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.591     8.342    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X162Y298       LUT2 (Prop_lut2_I0_O)        0.043     8.385 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.818     9.203    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.239    18.875    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.648    19.523    
                         clock uncertainty           -0.035    19.488    
    SLICE_X164Y298       FDCE (Setup_fdce_C_CE)      -0.201    19.287    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         19.287    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                 10.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.772ns  (logic 0.283ns (36.664%)  route 0.489ns (63.336%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6.076 - 2.976 ) 
    Source Clock Delay      (SCD):    2.486ns = ( 5.462 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.029     5.462    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y296       FDCE (Prop_fdce_C_Q)         0.100     5.562 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/Q
                         net (fo=2, routed)           0.489     6.050    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
    SLICE_X164Y296       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.142     6.192 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.192    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X164Y297       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     6.233 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.233    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X164Y297       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.570     6.076    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y297       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.413     5.663    
    SLICE_X164Y297       FDCE (Hold_fdce_C_D)         0.071     5.734    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.734    
                         arrival time                           6.233    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.783ns  (logic 0.294ns (37.554%)  route 0.489ns (62.446%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6.076 - 2.976 ) 
    Source Clock Delay      (SCD):    2.486ns = ( 5.462 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.029     5.462    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y296       FDCE (Prop_fdce_C_Q)         0.100     5.562 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/Q
                         net (fo=2, routed)           0.489     6.050    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
    SLICE_X164Y296       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.142     6.192 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.192    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X164Y297       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     6.244 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.244    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X164Y297       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.570     6.076    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y297       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.413     5.663    
    SLICE_X164Y297       FDCE (Hold_fdce_C_D)         0.071     5.734    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.734    
                         arrival time                           6.244    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.791ns  (logic 0.302ns (38.186%)  route 0.489ns (61.814%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6.076 - 2.976 ) 
    Source Clock Delay      (SCD):    2.486ns = ( 5.462 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.029     5.462    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y296       FDCE (Prop_fdce_C_Q)         0.100     5.562 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/Q
                         net (fo=2, routed)           0.489     6.050    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
    SLICE_X164Y296       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.142     6.192 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.192    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X164Y297       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     6.252 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.252    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X164Y297       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.570     6.076    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y297       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.413     5.663    
    SLICE_X164Y297       FDCE (Hold_fdce_C_D)         0.071     5.734    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.734    
                         arrival time                           6.252    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.796ns  (logic 0.307ns (38.574%)  route 0.489ns (61.426%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6.076 - 2.976 ) 
    Source Clock Delay      (SCD):    2.486ns = ( 5.462 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.029     5.462    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y296       FDCE (Prop_fdce_C_Q)         0.100     5.562 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/Q
                         net (fo=2, routed)           0.489     6.050    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
    SLICE_X164Y296       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.142     6.192 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.192    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X164Y297       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     6.257 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.257    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X164Y297       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.570     6.076    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y297       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.413     5.663    
    SLICE_X164Y297       FDCE (Hold_fdce_C_D)         0.071     5.734    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.734    
                         arrival time                           6.257    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.631ns  (logic 0.183ns (28.999%)  route 0.448ns (71.001%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 6.027 - 2.976 ) 
    Source Clock Delay      (SCD):    2.575ns = ( 5.551 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.119     5.551    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y298       FDCE (Prop_fdce_C_Q)         0.100     5.651 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/Q
                         net (fo=2, routed)           0.448     6.099    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
    SLICE_X164Y298       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     6.182 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.182    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.521     6.027    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.476     5.551    
    SLICE_X164Y298       FDCE (Hold_fdce_C_D)         0.071     5.622    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.622    
                         arrival time                           6.182    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.651ns  (logic 0.177ns (27.209%)  route 0.474ns (72.791%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 6.027 - 2.976 ) 
    Source Clock Delay      (SCD):    2.575ns = ( 5.551 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.119     5.551    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y298       FDCE (Prop_fdce_C_Q)         0.100     5.651 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.474     6.125    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X164Y298       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     6.202 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.202    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.521     6.027    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.476     5.551    
    SLICE_X164Y298       FDCE (Hold_fdce_C_D)         0.071     5.622    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.622    
                         arrival time                           6.202    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.808ns  (logic 0.319ns (39.486%)  route 0.489ns (60.514%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 6.027 - 2.976 ) 
    Source Clock Delay      (SCD):    2.486ns = ( 5.462 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.029     5.462    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y296       FDCE (Prop_fdce_C_Q)         0.100     5.562 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/Q
                         net (fo=2, routed)           0.489     6.050    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
    SLICE_X164Y296       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.142     6.192 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.192    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X164Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.217 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.217    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X164Y298       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     6.269 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.269    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.521     6.027    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.413     5.614    
    SLICE_X164Y298       FDCE (Hold_fdce_C_D)         0.071     5.685    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.685    
                         arrival time                           6.269    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.627ns  (logic 0.100ns (15.951%)  route 0.527ns (84.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 5.920 - 2.976 ) 
    Source Clock Delay      (SCD):    2.479ns = ( 5.455 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.022     5.455    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X162Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y298       FDCE (Prop_fdce_C_Q)         0.100     5.555 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/Q
                         net (fo=1, routed)           0.527     6.081    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1
    SLICE_X162Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.414     5.920    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X162Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                         clock pessimism             -0.466     5.455    
    SLICE_X162Y298       FDCE (Hold_fdce_C_D)         0.041     5.496    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg
  -------------------------------------------------------------------
                         required time                         -5.496    
                         arrival time                           6.081    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.658ns  (logic 0.210ns (31.912%)  route 0.448ns (68.088%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 6.027 - 2.976 ) 
    Source Clock Delay      (SCD):    2.575ns = ( 5.551 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.119     5.551    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y298       FDCE (Prop_fdce_C_Q)         0.100     5.651 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/Q
                         net (fo=2, routed)           0.448     6.099    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
    SLICE_X164Y298       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.110     6.209 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.209    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.521     6.027    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y298       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism             -0.476     5.551    
    SLICE_X164Y298       FDCE (Hold_fdce_C_D)         0.071     5.622    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.622    
                         arrival time                           6.209    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.666ns  (logic 0.177ns (26.582%)  route 0.489ns (73.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns = ( 5.919 - 2.976 ) 
    Source Clock Delay      (SCD):    2.486ns = ( 5.462 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.029     5.462    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y296       FDCE (Prop_fdce_C_Q)         0.100     5.562 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/Q
                         net (fo=2, routed)           0.489     6.050    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
    SLICE_X164Y296       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     6.127 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.127    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_6
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.413     5.919    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y296       FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism             -0.458     5.462    
    SLICE_X164Y296       FDCE (Hold_fdce_C_D)         0.071     5.533    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.533    
                         arrival time                           6.127    
  -------------------------------------------------------------------
                         slack                                  0.595    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p2
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X162Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X162Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X164Y295   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X164Y297   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X164Y297   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X164Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X164Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X164Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X164Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X162Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X162Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X164Y297   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X164Y297   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X164Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X164Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X164Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X164Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X162Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X162Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X162Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X162Y298   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X164Y295   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X164Y295   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X164Y297   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X164Y297   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_4
  To Clock:  clk1_bufin_4

Setup :            0  Failing Endpoints,  Worst Slack        1.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.965ns  (logic 0.392ns (40.606%)  route 0.573ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 3.858 - 2.976 ) 
    Source Clock Delay      (SCD):    0.924ns = ( 1.519 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.019     5.448    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -2.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -0.218    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.644     1.519    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/data_clk
    ILOGIC_X0Y202        IDDR                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y202        IDDR (Prop_iddr_C_Q1)        0.392     1.911 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/Q1
                         net (fo=1, routed)           0.573     2.484    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/q1
    SLICE_X1Y205         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.366     7.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.418 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.421    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.354     3.858    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X1Y205         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/C
                         clock pessimism             -0.125     3.733    
                         clock uncertainty           -0.133     3.600    
    SLICE_X1Y205         FDRE (Setup_fdre_C_D)       -0.074     3.526    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.526    
                         arrival time                          -2.484    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.925ns  (logic 0.392ns (42.368%)  route 0.533ns (57.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 3.858 - 2.976 ) 
    Source Clock Delay      (SCD):    0.924ns = ( 1.519 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.019     5.448    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -2.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -0.218    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.644     1.519    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/data_clk
    ILOGIC_X0Y202        IDDR                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y202        IDDR (Prop_iddr_C_Q2)        0.392     1.911 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/Q2
                         net (fo=1, routed)           0.533     2.444    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/q2
    SLICE_X1Y205         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.366     7.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.418 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.421    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.354     3.858    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X1Y205         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
                         clock pessimism             -0.125     3.733    
                         clock uncertainty           -0.133     3.600    
    SLICE_X1Y205         FDRE (Setup_fdre_C_D)       -0.065     3.535    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.535    
                         arrival time                          -2.444    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.029ns  (logic 0.259ns (25.180%)  route 0.770ns (74.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 3.794 - 2.976 ) 
    Source Clock Delay      (SCD):    0.801ns = ( 1.396 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.019     5.448    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -2.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -0.218    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.521     1.396    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y238         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y238         FDRE (Prop_fdre_C_Q)         0.259     1.655 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1_reg[1]/Q
                         net (fo=1, routed)           0.770     2.424    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1[1]
    SLICE_X8Y218         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.366     7.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.418 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.421    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.290     3.794    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X8Y218         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/C
                         clock pessimism             -0.125     3.669    
                         clock uncertainty           -0.133     3.536    
    SLICE_X8Y218         FDRE (Setup_fdre_C_D)       -0.002     3.534    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.849ns  (logic 0.259ns (30.493%)  route 0.590ns (69.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 3.796 - 2.976 ) 
    Source Clock Delay      (SCD):    0.749ns = ( 1.344 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.019     5.448    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -2.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -0.218    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.469     1.344    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X18Y206        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y206        FDRE (Prop_fdre_C_Q)         0.259     1.603 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.590     2.193    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X24Y203        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.366     7.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.418 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.421    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.292     3.796    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X24Y203        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[12]/C
                         clock pessimism             -0.125     3.671    
                         clock uncertainty           -0.133     3.538    
    SLICE_X24Y203        FDRE (Setup_fdre_C_CE)      -0.201     3.337    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[12]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.849ns  (logic 0.259ns (30.493%)  route 0.590ns (69.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 3.796 - 2.976 ) 
    Source Clock Delay      (SCD):    0.749ns = ( 1.344 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.019     5.448    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -2.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -0.218    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.469     1.344    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X18Y206        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y206        FDRE (Prop_fdre_C_Q)         0.259     1.603 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.590     2.193    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X24Y203        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.366     7.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.418 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.421    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.292     3.796    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X24Y203        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]/C
                         clock pessimism             -0.125     3.671    
                         clock uncertainty           -0.133     3.538    
    SLICE_X24Y203        FDRE (Setup_fdre_C_CE)      -0.201     3.337    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.849ns  (logic 0.259ns (30.493%)  route 0.590ns (69.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 3.796 - 2.976 ) 
    Source Clock Delay      (SCD):    0.749ns = ( 1.344 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.019     5.448    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -2.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -0.218    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.469     1.344    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X18Y206        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y206        FDRE (Prop_fdre_C_Q)         0.259     1.603 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.590     2.193    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X24Y203        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.366     7.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.418 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.421    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.292     3.796    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X24Y203        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism             -0.125     3.671    
                         clock uncertainty           -0.133     3.538    
    SLICE_X24Y203        FDRE (Setup_fdre_C_CE)      -0.201     3.337    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.849ns  (logic 0.259ns (30.493%)  route 0.590ns (69.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 3.796 - 2.976 ) 
    Source Clock Delay      (SCD):    0.749ns = ( 1.344 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.019     5.448    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -2.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -0.218    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.469     1.344    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X18Y206        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y206        FDRE (Prop_fdre_C_Q)         0.259     1.603 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.590     2.193    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X24Y203        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.366     7.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.418 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.421    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.292     3.796    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X24Y203        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]/C
                         clock pessimism             -0.125     3.671    
                         clock uncertainty           -0.133     3.538    
    SLICE_X24Y203        FDRE (Setup_fdre_C_CE)      -0.201     3.337    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.033ns  (logic 0.259ns (25.073%)  route 0.774ns (74.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 3.843 - 2.976 ) 
    Source Clock Delay      (SCD):    0.806ns = ( 1.401 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.019     5.448    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -2.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -0.218    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.526     1.401    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/data_clk
    SLICE_X0Y242         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y242         FDRE (Prop_fdre_C_Q)         0.259     1.660 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.774     2.434    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0[1]
    SLICE_X6Y227         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.366     7.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.418 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.421    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.339     3.843    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y227         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
                         clock pessimism             -0.125     3.718    
                         clock uncertainty           -0.133     3.585    
    SLICE_X6Y227         FDRE (Setup_fdre_C_D)       -0.002     3.583    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.583    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.839ns  (logic 0.392ns (46.699%)  route 0.447ns (53.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 3.858 - 2.976 ) 
    Source Clock Delay      (SCD):    0.924ns = ( 1.519 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.019     5.448    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -2.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -0.218    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.644     1.519    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/data_clk
    ILOGIC_X0Y248        IDDR                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y248        IDDR (Prop_iddr_C_Q1)        0.392     1.911 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/iddr/Q1
                         net (fo=1, routed)           0.447     2.358    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/q1
    SLICE_X0Y248         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.366     7.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.418 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.421    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.354     3.858    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/data_clk
    SLICE_X0Y248         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[1]/C
                         clock pessimism             -0.125     3.733    
                         clock uncertainty           -0.133     3.600    
    SLICE_X0Y248         FDRE (Setup_fdre_C_D)       -0.053     3.547    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.547    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.839ns  (logic 0.392ns (46.699%)  route 0.447ns (53.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.877ns = ( 3.853 - 2.976 ) 
    Source Clock Delay      (SCD):    0.919ns = ( 1.514 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.019     5.448    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -2.403 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -0.218    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.639     1.514    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/data_clk
    ILOGIC_X0Y214        IDDR                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y214        IDDR (Prop_iddr_C_Q1)        0.392     1.906 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/iddr/Q1
                         net (fo=1, routed)           0.447     2.353    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/q1
    SLICE_X0Y214         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.366     7.098    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.418 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.421    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.349     3.853    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/data_clk
    SLICE_X0Y214         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[1]/C
                         clock pessimism             -0.125     3.728    
                         clock uncertainty           -0.133     3.595    
    SLICE_X0Y214         FDRE (Setup_fdre_C_D)       -0.053     3.542    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.542    
                         arrival time                          -2.353    
  -------------------------------------------------------------------
                         slack                                  1.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.672%)  route 0.110ns (52.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 2.049 - 0.595 ) 
    Source Clock Delay      (SCD):    1.136ns = ( 1.731 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.195     3.247    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -0.127 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.039    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.666     1.731    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X19Y207        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y207        FDCE (Prop_fdce_C_Q)         0.100     1.831 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=3, routed)           0.110     1.941    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_strobe
    SLICE_X18Y206        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.615     3.741    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -0.119 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.125    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.155 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.894     2.049    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X18Y206        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.303     1.746    
    SLICE_X18Y206        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.844    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.445%)  route 0.111ns (52.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 2.049 - 0.595 ) 
    Source Clock Delay      (SCD):    1.136ns = ( 1.731 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.195     3.247    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -0.127 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.039    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.666     1.731    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X19Y207        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y207        FDCE (Prop_fdce_C_Q)         0.100     1.831 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=3, routed)           0.111     1.942    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_strobe
    SLICE_X18Y206        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.615     3.741    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -0.119 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.125    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.155 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.894     2.049    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X18Y206        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.303     1.746    
    SLICE_X18Y206        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.841    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.600%)  route 0.119ns (54.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 2.049 - 0.595 ) 
    Source Clock Delay      (SCD):    1.136ns = ( 1.731 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.195     3.247    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -0.127 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.039    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.666     1.731    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X19Y207        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y207        FDCE (Prop_fdce_C_Q)         0.100     1.831 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=4, routed)           0.119     1.950    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_position
    SLICE_X18Y206        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.615     3.741    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -0.119 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.125    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.155 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.894     2.049    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X18Y206        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.303     1.746    
    SLICE_X18Y206        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.838    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 2.048 - 0.595 ) 
    Source Clock Delay      (SCD):    1.136ns = ( 1.731 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.195     3.247    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -0.127 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.039    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.666     1.731    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X17Y207        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y207        FDRE (Prop_fdre_C_Q)         0.100     1.831 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.100     1.931    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3[1]
    SLICE_X16Y207        LUT3 (Prop_lut3_I2_O)        0.028     1.959 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     1.959    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X16Y207        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.615     3.741    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -0.119 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.125    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.155 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.893     2.048    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X16Y207        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism             -0.306     1.742    
    SLICE_X16Y207        FDRE (Hold_fdre_C_D)         0.087     1.829    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.609%)  route 0.166ns (62.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 2.048 - 0.595 ) 
    Source Clock Delay      (SCD):    1.136ns = ( 1.731 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.195     3.247    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -0.127 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.039    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.666     1.731    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X19Y207        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y207        FDCE (Prop_fdce_C_Q)         0.100     1.831 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=3, routed)           0.166     1.997    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_strobe
    SLICE_X20Y206        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.615     3.741    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -0.119 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.125    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.155 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.893     2.048    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X20Y206        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.283     1.765    
    SLICE_X20Y206        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.863    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.221ns  (logic 0.130ns (58.809%)  route 0.091ns (41.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 2.044 - 0.595 ) 
    Source Clock Delay      (SCD):    1.132ns = ( 1.727 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.195     3.247    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -0.127 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.039    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.662     1.727    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X25Y205        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_fdre_C_Q)         0.100     1.827 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.091     1.918    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3[1]
    SLICE_X24Y205        LUT3 (Prop_lut3_I0_O)        0.030     1.948 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     1.948    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l[3]_i_1_n_0
    SLICE_X24Y205        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.615     3.741    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -0.119 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.125    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.155 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.889     2.044    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X24Y205        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/C
                         clock pessimism             -0.306     1.738    
    SLICE_X24Y205        FDRE (Hold_fdre_C_D)         0.075     1.813    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.207ns  (logic 0.146ns (70.511%)  route 0.061ns (29.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 2.048 - 0.595 ) 
    Source Clock Delay      (SCD):    1.136ns = ( 1.731 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.195     3.247    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -0.127 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.039    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.666     1.731    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X18Y207        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y207        FDCE (Prop_fdce_C_Q)         0.118     1.849 f  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/Q
                         net (fo=2, routed)           0.061     1.910    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2[0]
    SLICE_X19Y207        LUT4 (Prop_lut4_I3_O)        0.028     1.938 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1/O
                         net (fo=1, routed)           0.000     1.938    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1_n_0
    SLICE_X19Y207        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.615     3.741    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -0.119 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.125    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.155 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.893     2.048    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X19Y207        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                         clock pessimism             -0.306     1.742    
    SLICE_X19Y207        FDCE (Hold_fdce_C_D)         0.060     1.802    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.208ns  (logic 0.146ns (70.172%)  route 0.062ns (29.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 2.048 - 0.595 ) 
    Source Clock Delay      (SCD):    1.136ns = ( 1.731 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.195     3.247    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -0.127 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.039    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.666     1.731    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X18Y207        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y207        FDCE (Prop_fdce_C_Q)         0.118     1.849 f  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/Q
                         net (fo=2, routed)           0.062     1.911    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2[0]
    SLICE_X19Y207        LUT6 (Prop_lut6_I4_O)        0.028     1.939 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1/O
                         net (fo=1, routed)           0.000     1.939    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1_n_0
    SLICE_X19Y207        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.615     3.741    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -0.119 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.125    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.155 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.893     2.048    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X19Y207        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                         clock pessimism             -0.306     1.742    
    SLICE_X19Y207        FDCE (Hold_fdce_C_D)         0.060     1.802    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.757%)  route 0.084ns (36.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 2.048 - 0.595 ) 
    Source Clock Delay      (SCD):    1.136ns = ( 1.731 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.195     3.247    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -0.127 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.039    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.666     1.731    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X20Y205        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y205        FDRE (Prop_fdre_C_Q)         0.118     1.849 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/Q
                         net (fo=3, routed)           0.084     1.933    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8[1]
    SLICE_X21Y205        LUT3 (Prop_lut3_I2_O)        0.030     1.963 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l[14]_i_1/O
                         net (fo=1, routed)           0.000     1.963    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/p_2_in[14]
    SLICE_X21Y205        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.615     3.741    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -0.119 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.125    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.155 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.893     2.048    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X21Y205        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]/C
                         clock pessimism             -0.306     1.742    
    SLICE_X21Y205        FDRE (Hold_fdre_C_D)         0.075     1.817    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.433%)  route 0.091ns (41.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 2.044 - 0.595 ) 
    Source Clock Delay      (SCD):    1.132ns = ( 1.727 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.195     3.247    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -0.127 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.039    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.662     1.727    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X25Y205        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_fdre_C_Q)         0.100     1.827 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.091     1.918    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3[1]
    SLICE_X24Y205        LUT3 (Prop_lut3_I2_O)        0.028     1.946 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     1.946    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[4]_i_1_n_0
    SLICE_X24Y205        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.615     3.741    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -0.119 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.125    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.155 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.889     2.044    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X24Y205        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]/C
                         clock pessimism             -0.306     1.738    
    SLICE_X24Y205        FDRE (Hold_fdre_C_D)         0.060     1.798    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_4
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y19   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y202    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y242    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y248    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y214    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y220    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y212    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X14Y205    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d7_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X15Y205    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X20Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X20Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X20Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X20Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X20Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X20Y206    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_4
  To Clock:  clkfb_o_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_4
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y24   design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X1Y6  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco2_p
  To Clock:  lvds_dco2_p

Setup :            0  Failing Endpoints,  Worst Slack       10.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.367ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.281ns  (logic 0.731ns (57.054%)  route 0.550ns (42.946%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 16.780 - 14.881 ) 
    Source Clock Delay      (SCD):    2.328ns = ( 5.304 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.497     5.304    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y145        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDCE (Prop_fdce_C_Q)         0.223     5.527 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.550     6.077    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X15Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     6.313 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.313    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X15Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.366 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.366    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X15Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.419 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.419    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X15Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.585 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.585    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.146    16.780    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.159    16.939    
                         clock uncertainty           -0.035    16.903    
    SLICE_X15Y148        FDCE (Setup_fdce_C_D)        0.049    16.952    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.952    
                         arrival time                          -6.585    
  -------------------------------------------------------------------
                         slack                                 10.367    

Slack (MET) :             10.384ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.264ns  (logic 0.714ns (56.476%)  route 0.550ns (43.524%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 16.780 - 14.881 ) 
    Source Clock Delay      (SCD):    2.328ns = ( 5.304 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.497     5.304    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y145        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDCE (Prop_fdce_C_Q)         0.223     5.527 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.550     6.077    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X15Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     6.313 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.313    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X15Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.366 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.366    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X15Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.419 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.419    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X15Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.568 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.568    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.146    16.780    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.159    16.939    
                         clock uncertainty           -0.035    16.903    
    SLICE_X15Y148        FDCE (Setup_fdce_C_D)        0.049    16.952    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.952    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                 10.384    

Slack (MET) :             10.412ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.158ns  (logic 0.302ns (26.078%)  route 0.856ns (73.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 16.854 - 14.881 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 5.223 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.416     5.223    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X12Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDCE (Prop_fdce_C_Q)         0.259     5.482 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.871    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X12Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.914 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.467     6.381    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X15Y145        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.220    16.854    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y145        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.175    17.029    
                         clock uncertainty           -0.035    16.994    
    SLICE_X15Y145        FDCE (Setup_fdce_C_CE)      -0.201    16.793    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.793    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                 10.412    

Slack (MET) :             10.412ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.158ns  (logic 0.302ns (26.078%)  route 0.856ns (73.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 16.854 - 14.881 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 5.223 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.416     5.223    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X12Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDCE (Prop_fdce_C_Q)         0.259     5.482 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.871    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X12Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.914 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.467     6.381    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X15Y145        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.220    16.854    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y145        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.175    17.029    
                         clock uncertainty           -0.035    16.994    
    SLICE_X15Y145        FDCE (Setup_fdce_C_CE)      -0.201    16.793    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.793    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                 10.412    

Slack (MET) :             10.412ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.158ns  (logic 0.302ns (26.078%)  route 0.856ns (73.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 16.854 - 14.881 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 5.223 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.416     5.223    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X12Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDCE (Prop_fdce_C_Q)         0.259     5.482 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.871    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X12Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.914 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.467     6.381    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X15Y145        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.220    16.854    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y145        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.175    17.029    
                         clock uncertainty           -0.035    16.994    
    SLICE_X15Y145        FDCE (Setup_fdce_C_CE)      -0.201    16.793    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.793    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                 10.412    

Slack (MET) :             10.412ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.158ns  (logic 0.302ns (26.078%)  route 0.856ns (73.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 16.854 - 14.881 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 5.223 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.416     5.223    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X12Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDCE (Prop_fdce_C_Q)         0.259     5.482 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.871    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X12Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.914 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.467     6.381    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X15Y145        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.220    16.854    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y145        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.175    17.029    
                         clock uncertainty           -0.035    16.994    
    SLICE_X15Y145        FDCE (Setup_fdce_C_CE)      -0.201    16.793    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.793    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                 10.412    

Slack (MET) :             10.422ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.226ns  (logic 0.676ns (55.128%)  route 0.550ns (44.872%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 16.780 - 14.881 ) 
    Source Clock Delay      (SCD):    2.328ns = ( 5.304 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.497     5.304    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y145        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDCE (Prop_fdce_C_Q)         0.223     5.527 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.550     6.077    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X15Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     6.313 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.313    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X15Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.366 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.366    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X15Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.419 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.419    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X15Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.530 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.530    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.146    16.780    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.159    16.939    
                         clock uncertainty           -0.035    16.903    
    SLICE_X15Y148        FDCE (Setup_fdce_C_D)        0.049    16.952    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.952    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                 10.422    

Slack (MET) :             10.422ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.226ns  (logic 0.676ns (55.128%)  route 0.550ns (44.872%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 16.780 - 14.881 ) 
    Source Clock Delay      (SCD):    2.328ns = ( 5.304 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.497     5.304    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y145        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDCE (Prop_fdce_C_Q)         0.223     5.527 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.550     6.077    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X15Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     6.313 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.313    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X15Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.366 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.366    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X15Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.419 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.419    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X15Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.530 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.530    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.146    16.780    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.159    16.939    
                         clock uncertainty           -0.035    16.903    
    SLICE_X15Y148        FDCE (Setup_fdce_C_D)        0.049    16.952    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.952    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                 10.422    

Slack (MET) :             10.427ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.076ns  (logic 0.302ns (28.072%)  route 0.774ns (71.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 16.787 - 14.881 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 5.223 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.416     5.223    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X12Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDCE (Prop_fdce_C_Q)         0.259     5.482 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.871    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X12Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.914 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.385     6.299    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X15Y146        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.153    16.787    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y146        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.175    16.962    
                         clock uncertainty           -0.035    16.927    
    SLICE_X15Y146        FDCE (Setup_fdce_C_CE)      -0.201    16.726    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.726    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                 10.427    

Slack (MET) :             10.427ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.076ns  (logic 0.302ns (28.072%)  route 0.774ns (71.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 16.787 - 14.881 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 5.223 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.416     5.223    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X12Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDCE (Prop_fdce_C_Q)         0.259     5.482 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.871    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X12Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.914 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.385     6.299    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X15Y146        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.153    16.787    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y146        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.175    16.962    
                         clock uncertainty           -0.035    16.927    
    SLICE_X15Y146        FDCE (Setup_fdce_C_CE)      -0.201    16.726    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.726    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                 10.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.352ns  (logic 0.253ns (71.884%)  route 0.099ns (28.116%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 4.447 - 2.976 ) 
    Source Clock Delay      (SCD):    1.191ns = ( 4.167 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.737     4.167    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y146        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDCE (Prop_fdce_C_Q)         0.100     4.267 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.366    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X15Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.478 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.478    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X15Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.519 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.519    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X15Y147        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.943     4.447    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y147        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.130     4.318    
    SLICE_X15Y147        FDCE (Hold_fdce_C_D)         0.071     4.389    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.389    
                         arrival time                           4.519    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.363ns  (logic 0.264ns (72.736%)  route 0.099ns (27.264%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 4.447 - 2.976 ) 
    Source Clock Delay      (SCD):    1.191ns = ( 4.167 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.737     4.167    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y146        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDCE (Prop_fdce_C_Q)         0.100     4.267 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.366    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X15Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.478 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.478    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X15Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.530 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.530    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X15Y147        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.943     4.447    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y147        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.130     4.318    
    SLICE_X15Y147        FDCE (Hold_fdce_C_D)         0.071     4.389    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.389    
                         arrival time                           4.530    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.371ns  (logic 0.272ns (73.324%)  route 0.099ns (26.676%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 4.447 - 2.976 ) 
    Source Clock Delay      (SCD):    1.191ns = ( 4.167 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.737     4.167    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y146        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDCE (Prop_fdce_C_Q)         0.100     4.267 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.366    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X15Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.478 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.478    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X15Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.538 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.538    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X15Y147        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.943     4.447    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y147        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.130     4.318    
    SLICE_X15Y147        FDCE (Hold_fdce_C_D)         0.071     4.389    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.389    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.376ns  (logic 0.277ns (73.679%)  route 0.099ns (26.321%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 4.447 - 2.976 ) 
    Source Clock Delay      (SCD):    1.191ns = ( 4.167 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.737     4.167    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y146        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDCE (Prop_fdce_C_Q)         0.100     4.267 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.366    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X15Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.478 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.478    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X15Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     4.543 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.543    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X15Y147        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.943     4.447    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y147        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.130     4.318    
    SLICE_X15Y147        FDCE (Hold_fdce_C_D)         0.071     4.389    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.389    
                         arrival time                           4.543    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.145ns (51.141%)  route 0.139ns (48.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 4.431 - 2.976 ) 
    Source Clock Delay      (SCD):    1.231ns = ( 4.207 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.777     4.207    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X12Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDCE (Prop_fdce_C_Q)         0.118     4.325 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.464    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X12Y148        LUT3 (Prop_lut3_I0_O)        0.027     4.491 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.491    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X12Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.927     4.431    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X12Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.224     4.207    
    SLICE_X12Y148        FDCE (Hold_fdce_C_D)         0.096     4.303    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.303    
                         arrival time                           4.491    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.377ns  (logic 0.278ns (73.749%)  route 0.099ns (26.251%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 4.399 - 2.976 ) 
    Source Clock Delay      (SCD):    1.191ns = ( 4.167 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.737     4.167    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y146        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDCE (Prop_fdce_C_Q)         0.100     4.267 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.366    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X15Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.478 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.478    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X15Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.503 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.503    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X15Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.544 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.544    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.895     4.399    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.119     4.280    
    SLICE_X15Y148        FDCE (Hold_fdce_C_D)         0.071     4.351    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.351    
                         arrival time                           4.544    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.313%)  route 0.139ns (48.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 4.431 - 2.976 ) 
    Source Clock Delay      (SCD):    1.231ns = ( 4.207 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.777     4.207    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X12Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDCE (Prop_fdce_C_Q)         0.118     4.325 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.464    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X12Y148        LUT2 (Prop_lut2_I1_O)        0.028     4.492 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.492    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X12Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.927     4.431    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X12Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.224     4.207    
    SLICE_X12Y148        FDCE (Hold_fdce_C_D)         0.087     4.294    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.294    
                         arrival time                           4.492    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.388ns  (logic 0.289ns (74.493%)  route 0.099ns (25.507%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 4.399 - 2.976 ) 
    Source Clock Delay      (SCD):    1.191ns = ( 4.167 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.737     4.167    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y146        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDCE (Prop_fdce_C_Q)         0.100     4.267 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.366    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X15Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.478 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.478    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X15Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.503 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.503    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X15Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.555 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.555    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.895     4.399    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.119     4.280    
    SLICE_X15Y148        FDCE (Hold_fdce_C_D)         0.071     4.351    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.351    
                         arrival time                           4.555    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.141%)  route 0.099ns (35.859%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 4.402 - 2.976 ) 
    Source Clock Delay      (SCD):    1.191ns = ( 4.167 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.737     4.167    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y146        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDCE (Prop_fdce_C_Q)         0.100     4.267 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.366    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X15Y146        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.443 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.443    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X15Y146        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.898     4.402    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y146        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.235     4.167    
    SLICE_X15Y146        FDCE (Hold_fdce_C_D)         0.071     4.238    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.443    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.673%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 4.399 - 2.976 ) 
    Source Clock Delay      (SCD):    1.195ns = ( 4.171 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.741     4.171    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDCE (Prop_fdce_C_Q)         0.100     4.271 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.101     4.372    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X15Y148        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.449 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.449    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.895     4.399    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X15Y148        FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.228     4.171    
    SLICE_X15Y148        FDCE (Hold_fdce_C_D)         0.071     4.242    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.242    
                         arrival time                           4.449    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco2_p
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco2_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X12Y148    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X12Y148    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X15Y145    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X15Y147    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X15Y147    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X15Y148    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X15Y148    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X15Y148    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X15Y148    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X12Y148    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X12Y148    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X15Y147    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X15Y147    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X15Y146    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X15Y146    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X15Y146    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X15Y146    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X15Y145    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X15Y148    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X15Y148    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X15Y148    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X15Y148    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X15Y145    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X15Y145    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X15Y145    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_1
  To Clock:  clk1_bufin_1

Setup :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.123ns  (logic 0.259ns (23.073%)  route 0.864ns (76.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 1.207 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.192ns = ( -1.597 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.543    -1.597    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/data_clk
    SLICE_X0Y83          FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.338 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.864    -0.475    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din[1]
    SLICE_X5Y111         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.238     1.207    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X5Y111         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/C
                         clock pessimism             -0.715     0.492    
                         clock uncertainty           -0.133     0.359    
    SLICE_X5Y111         FDCE (Setup_fdce_C_D)       -0.031     0.328    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.238ns  (logic 0.259ns (20.915%)  route 0.979ns (79.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 1.133 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.314    -1.826    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X8Y132         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDCE (Prop_fdce_C_Q)         0.259    -1.567 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.979    -0.588    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_strobe
    SLICE_X18Y160        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.164     1.133    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X18Y160        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.728     0.405    
                         clock uncertainty           -0.133     0.272    
    SLICE_X18Y160        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.242    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.234ns  (logic 0.259ns (20.983%)  route 0.975ns (79.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 1.135 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.314    -1.826    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X8Y132         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDCE (Prop_fdce_C_Q)         0.259    -1.567 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.975    -0.592    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_strobe
    SLICE_X12Y160        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.166     1.135    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X12Y160        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.728     0.407    
                         clock uncertainty           -0.133     0.274    
    SLICE_X12Y160        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.244    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.218ns  (logic 0.259ns (21.266%)  route 0.959ns (78.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 1.133 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.314    -1.826    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X8Y132         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDCE (Prop_fdce_C_Q)         0.259    -1.567 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.959    -0.608    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_position
    SLICE_X18Y160        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.164     1.133    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X18Y160        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.728     0.405    
                         clock uncertainty           -0.133     0.272    
    SLICE_X18Y160        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     0.241    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.045ns  (logic 0.259ns (24.781%)  route 0.786ns (75.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 1.207 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( -1.598 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.542    -1.598    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/data_clk
    SLICE_X0Y82          FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.339 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.786    -0.553    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din[0]
    SLICE_X5Y111         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.238     1.207    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X5Y111         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/C
                         clock pessimism             -0.715     0.492    
                         clock uncertainty           -0.133     0.359    
    SLICE_X5Y111         FDCE (Setup_fdce_C_D)       -0.022     0.337    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.305ns  (logic 0.302ns (23.144%)  route 1.003ns (76.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 1.072 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( -1.833 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.635ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.307    -1.833    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X18Y160        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y160        FDRE (Prop_fdre_C_Q)         0.259    -1.574 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          1.003    -0.571    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X34Y161        LUT3 (Prop_lut3_I1_O)        0.043    -0.528 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.528    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[5]_i_1_n_0
    SLICE_X34Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.103     1.072    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X34Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[5]/C
                         clock pessimism             -0.635     0.437    
                         clock uncertainty           -0.133     0.304    
    SLICE_X34Y161        FDRE (Setup_fdre_C_D)        0.066     0.370    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.167ns  (logic 0.259ns (22.185%)  route 0.908ns (77.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 1.135 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.314    -1.826    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X8Y132         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDCE (Prop_fdce_C_Q)         0.259    -1.567 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.908    -0.659    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_position
    SLICE_X12Y160        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.166     1.135    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X12Y160        SRL16E                                       r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.728     0.407    
                         clock uncertainty           -0.133     0.274    
    SLICE_X12Y160        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     0.243    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.308ns  (logic 0.305ns (23.321%)  route 1.003ns (76.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 1.072 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( -1.833 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.635ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.307    -1.833    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X18Y160        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y160        FDRE (Prop_fdre_C_Q)         0.259    -1.574 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          1.003    -0.571    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X34Y161        LUT3 (Prop_lut3_I1_O)        0.046    -0.525 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.525    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/p_2_in[15]
    SLICE_X34Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.103     1.072    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X34Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[15]/C
                         clock pessimism             -0.635     0.437    
                         clock uncertainty           -0.133     0.304    
    SLICE_X34Y161        FDRE (Setup_fdre_C_D)        0.086     0.390    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[15]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.261ns  (logic 0.266ns (21.087%)  route 0.995ns (78.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 1.150 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( -1.766 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.642ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.374    -1.766    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X5Y111         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.223    -1.543 f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/Q
                         net (fo=2, routed)           0.995    -0.548    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1[1]
    SLICE_X8Y132         LUT6 (Prop_lut6_I1_O)        0.043    -0.505 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.505    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_i_1_n_0
    SLICE_X8Y132         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.181     1.150    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X8Y132         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                         clock pessimism             -0.642     0.508    
                         clock uncertainty           -0.133     0.375    
    SLICE_X8Y132         FDCE (Setup_fdce_C_D)        0.064     0.439    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.991ns  (logic 0.259ns (26.147%)  route 0.732ns (73.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 1.072 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( -1.833 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.635ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.307    -1.833    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X18Y160        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y160        FDRE (Prop_fdre_C_Q)         0.259    -1.574 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.732    -0.843    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X34Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.103     1.072    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X34Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]/C
                         clock pessimism             -0.635     0.437    
                         clock uncertainty           -0.133     0.304    
    SLICE_X34Y161        FDRE (Setup_fdre_C_CE)      -0.178     0.126    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.141%)  route 0.232ns (69.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns = ( 0.097 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.451ns = ( 0.144 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.607     0.144    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X11Y148        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_fdre_C_Q)         0.100     0.244 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2_reg[1]/Q
                         net (fo=2, routed)           0.232     0.476    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2[1]
    SLICE_X14Y151        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.795     0.097    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X14Y151        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
                         clock pessimism              0.236     0.332    
    SLICE_X14Y151        FDRE (Hold_fdre_C_D)         0.032     0.364    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.365ns  (logic 0.100ns (27.408%)  route 0.265ns (72.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 0.129 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.421ns = ( 0.174 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.637     0.174    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X3Y146         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.100     0.274 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[1]/Q
                         net (fo=2, routed)           0.265     0.539    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2[1]
    SLICE_X2Y155         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.129    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X2Y155         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/C
                         clock pessimism              0.236     0.364    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.059     0.423    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.536%)  route 0.250ns (71.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns = ( 0.097 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.452ns = ( 0.143 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.606     0.143    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X11Y143        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDRE (Prop_fdre_C_Q)         0.100     0.243 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/Q
                         net (fo=2, routed)           0.250     0.494    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2[1]
    SLICE_X13Y152        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.795     0.097    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X13Y152        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
                         clock pessimism              0.236     0.332    
    SLICE_X13Y152        FDRE (Hold_fdre_C_D)         0.040     0.372    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.373ns  (logic 0.100ns (26.820%)  route 0.273ns (73.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 0.129 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 0.173 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.636     0.173    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X5Y148         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.100     0.273 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/Q
                         net (fo=3, routed)           0.273     0.546    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3[0]
    SLICE_X2Y155         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.129    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X2Y155         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d4_reg[0]/C
                         clock pessimism              0.236     0.364    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.059     0.423    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d4_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.503%)  route 0.254ns (66.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns = ( 0.127 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 0.173 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.636     0.173    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X5Y148         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.100     0.273 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/Q
                         net (fo=3, routed)           0.254     0.527    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3[0]
    SLICE_X5Y155         LUT3 (Prop_lut3_I2_O)        0.028     0.555 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.555    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X5Y155         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.825     0.127    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X5Y155         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.236     0.362    
    SLICE_X5Y155         FDRE (Hold_fdre_C_D)         0.060     0.422    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.206ns  (logic 0.146ns (70.829%)  route 0.060ns (29.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns = ( 0.121 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.445ns = ( 0.150 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.613     0.150    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y167         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.118     0.268 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[0]/Q
                         net (fo=3, routed)           0.060     0.328    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4[0]
    SLICE_X3Y167         LUT3 (Prop_lut3_I0_O)        0.028     0.356 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.356    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X3Y167         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.819     0.121    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X3Y167         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism              0.041     0.161    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.060     0.221    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.829%)  route 0.109ns (52.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 0.126 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.440ns = ( 0.155 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.618     0.155    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X3Y159         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.100     0.255 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.109     0.364    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d3[1]
    SLICE_X6Y159         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.824     0.126    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X6Y159         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d4_reg[1]/C
                         clock pessimism              0.063     0.188    
    SLICE_X6Y159         FDRE (Hold_fdre_C_D)         0.037     0.225    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.225    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.332%)  route 0.068ns (31.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns = ( 0.121 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.445ns = ( 0.150 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.613     0.150    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y167         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.118     0.268 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.068     0.336    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3[1]
    SLICE_X3Y167         LUT3 (Prop_lut3_I0_O)        0.028     0.364 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.364    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X3Y167         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.819     0.121    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X3Y167         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.041     0.161    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.061     0.222    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.216ns  (logic 0.146ns (67.699%)  route 0.070ns (32.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns = ( 0.097 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.469ns = ( 0.126 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.589     0.126    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X14Y151        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        FDRE (Prop_fdre_C_Q)         0.118     0.244 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.070     0.314    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3[1]
    SLICE_X15Y151        LUT3 (Prop_lut3_I0_O)        0.028     0.342 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.342    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X15Y151        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.795     0.097    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X15Y151        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.041     0.137    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.061     0.198    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.757%)  route 0.084ns (36.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 0.129 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.439ns = ( 0.156 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.156    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X2Y156         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_fdre_C_Q)         0.118     0.274 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6_reg[1]/Q
                         net (fo=3, routed)           0.084     0.358    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6[1]
    SLICE_X3Y156         LUT3 (Prop_lut3_I0_O)        0.030     0.388 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l[9]_i_1/O
                         net (fo=1, routed)           0.000     0.388    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/p_1_in[9]
    SLICE_X3Y156         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.129    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X3Y156         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[9]/C
                         clock pessimism              0.039     0.167    
    SLICE_X3Y156         FDRE (Hold_fdre_C_D)         0.075     0.242    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_1
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y17   design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y74     design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y160    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y170    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y180    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y182    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y116    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y140    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y198    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y160    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y160    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y152    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y152    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y160    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y160    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y155    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y155    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y160    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y160    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y160    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y160    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y160    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y160    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y152    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y152    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y155    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y155    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y160    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y160    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_1
  To Clock:  clkfb_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_1
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y22   design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco2_p1
  To Clock:  lvds_dco2_p1

Setup :            0  Failing Endpoints,  Worst Slack       10.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.140ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.360ns  (logic 0.330ns (24.261%)  route 1.030ns (75.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 16.665 - 14.881 ) 
    Source Clock Delay      (SCD):    2.153ns = ( 5.129 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.324     5.129    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDCE (Prop_fdce_C_Q)         0.204     5.333 f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.354     5.687    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X7Y207         LUT2 (Prop_lut2_I1_O)        0.126     5.813 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.676     6.489    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y204         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.033    16.665    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y204         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.200    16.866    
                         clock uncertainty           -0.035    16.830    
    SLICE_X9Y204         FDCE (Setup_fdce_C_CE)      -0.201    16.629    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.629    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                 10.140    

Slack (MET) :             10.140ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.360ns  (logic 0.330ns (24.261%)  route 1.030ns (75.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 16.665 - 14.881 ) 
    Source Clock Delay      (SCD):    2.153ns = ( 5.129 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.324     5.129    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDCE (Prop_fdce_C_Q)         0.204     5.333 f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.354     5.687    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X7Y207         LUT2 (Prop_lut2_I1_O)        0.126     5.813 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.676     6.489    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y204         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.033    16.665    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y204         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.200    16.866    
                         clock uncertainty           -0.035    16.830    
    SLICE_X9Y204         FDCE (Setup_fdce_C_CE)      -0.201    16.629    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.629    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                 10.140    

Slack (MET) :             10.140ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.360ns  (logic 0.330ns (24.261%)  route 1.030ns (75.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 16.665 - 14.881 ) 
    Source Clock Delay      (SCD):    2.153ns = ( 5.129 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.324     5.129    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDCE (Prop_fdce_C_Q)         0.204     5.333 f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.354     5.687    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X7Y207         LUT2 (Prop_lut2_I1_O)        0.126     5.813 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.676     6.489    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y204         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.033    16.665    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y204         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.200    16.866    
                         clock uncertainty           -0.035    16.830    
    SLICE_X9Y204         FDCE (Setup_fdce_C_CE)      -0.201    16.629    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.629    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                 10.140    

Slack (MET) :             10.140ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.360ns  (logic 0.330ns (24.261%)  route 1.030ns (75.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 16.665 - 14.881 ) 
    Source Clock Delay      (SCD):    2.153ns = ( 5.129 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.324     5.129    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDCE (Prop_fdce_C_Q)         0.204     5.333 f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.354     5.687    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X7Y207         LUT2 (Prop_lut2_I1_O)        0.126     5.813 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.676     6.489    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y204         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.033    16.665    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y204         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.200    16.866    
                         clock uncertainty           -0.035    16.830    
    SLICE_X9Y204         FDCE (Setup_fdce_C_CE)      -0.201    16.629    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.629    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                 10.140    

Slack (MET) :             10.379ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.278ns  (logic 0.330ns (25.823%)  route 0.948ns (74.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 16.822 - 14.881 ) 
    Source Clock Delay      (SCD):    2.153ns = ( 5.129 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.324     5.129    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDCE (Prop_fdce_C_Q)         0.204     5.333 f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.354     5.687    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X7Y207         LUT2 (Prop_lut2_I1_O)        0.126     5.813 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.594     6.407    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y205         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.190    16.822    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y205         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.200    17.023    
                         clock uncertainty           -0.035    16.987    
    SLICE_X9Y205         FDCE (Setup_fdce_C_CE)      -0.201    16.786    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.786    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                 10.379    

Slack (MET) :             10.379ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.278ns  (logic 0.330ns (25.823%)  route 0.948ns (74.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 16.822 - 14.881 ) 
    Source Clock Delay      (SCD):    2.153ns = ( 5.129 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.324     5.129    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDCE (Prop_fdce_C_Q)         0.204     5.333 f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.354     5.687    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X7Y207         LUT2 (Prop_lut2_I1_O)        0.126     5.813 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.594     6.407    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y205         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.190    16.822    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y205         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.200    17.023    
                         clock uncertainty           -0.035    16.987    
    SLICE_X9Y205         FDCE (Setup_fdce_C_CE)      -0.201    16.786    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.786    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                 10.379    

Slack (MET) :             10.379ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.278ns  (logic 0.330ns (25.823%)  route 0.948ns (74.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 16.822 - 14.881 ) 
    Source Clock Delay      (SCD):    2.153ns = ( 5.129 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.324     5.129    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDCE (Prop_fdce_C_Q)         0.204     5.333 f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.354     5.687    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X7Y207         LUT2 (Prop_lut2_I1_O)        0.126     5.813 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.594     6.407    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y205         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.190    16.822    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y205         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism              0.200    17.023    
                         clock uncertainty           -0.035    16.987    
    SLICE_X9Y205         FDCE (Setup_fdce_C_CE)      -0.201    16.786    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.786    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                 10.379    

Slack (MET) :             10.379ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.278ns  (logic 0.330ns (25.823%)  route 0.948ns (74.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 16.822 - 14.881 ) 
    Source Clock Delay      (SCD):    2.153ns = ( 5.129 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.324     5.129    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDCE (Prop_fdce_C_Q)         0.204     5.333 f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.354     5.687    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X7Y207         LUT2 (Prop_lut2_I1_O)        0.126     5.813 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.594     6.407    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y205         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.190    16.822    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y205         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism              0.200    17.023    
                         clock uncertainty           -0.035    16.987    
    SLICE_X9Y205         FDCE (Setup_fdce_C_CE)      -0.201    16.786    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         16.786    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                 10.379    

Slack (MET) :             10.448ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.192ns  (logic 0.330ns (27.694%)  route 0.862ns (72.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 16.805 - 14.881 ) 
    Source Clock Delay      (SCD):    2.153ns = ( 5.129 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.324     5.129    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDCE (Prop_fdce_C_Q)         0.204     5.333 f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.354     5.687    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X7Y207         LUT2 (Prop_lut2_I1_O)        0.126     5.813 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.508     6.320    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y206         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.172    16.805    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y206         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.200    17.005    
                         clock uncertainty           -0.035    16.970    
    SLICE_X9Y206         FDCE (Setup_fdce_C_CE)      -0.201    16.769    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 10.448    

Slack (MET) :             10.448ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.192ns  (logic 0.330ns (27.694%)  route 0.862ns (72.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 16.805 - 14.881 ) 
    Source Clock Delay      (SCD):    2.153ns = ( 5.129 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.324     5.129    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDCE (Prop_fdce_C_Q)         0.204     5.333 f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.354     5.687    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X7Y207         LUT2 (Prop_lut2_I1_O)        0.126     5.813 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.508     6.320    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y206         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.172    16.805    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y206         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.200    17.005    
                         clock uncertainty           -0.035    16.970    
    SLICE_X9Y206         FDCE (Setup_fdce_C_CE)      -0.201    16.769    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 10.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.352ns  (logic 0.253ns (71.884%)  route 0.099ns (28.116%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 4.453 - 2.976 ) 
    Source Clock Delay      (SCD):    1.216ns = ( 4.192 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.763     4.192    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y206         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDCE (Prop_fdce_C_Q)         0.100     4.292 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.099     4.390    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X9Y206         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.502 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.502    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y207         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.543 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.543    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X9Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.951     4.453    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.147     4.306    
    SLICE_X9Y207         FDCE (Hold_fdce_C_D)         0.071     4.377    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.543    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.363ns  (logic 0.264ns (72.736%)  route 0.099ns (27.264%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 4.453 - 2.976 ) 
    Source Clock Delay      (SCD):    1.216ns = ( 4.192 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.763     4.192    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y206         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDCE (Prop_fdce_C_Q)         0.100     4.292 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.099     4.390    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X9Y206         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.502 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.502    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y207         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.554 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.554    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X9Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.951     4.453    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.147     4.306    
    SLICE_X9Y207         FDCE (Hold_fdce_C_D)         0.071     4.377    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.554    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 4.350 - 2.976 ) 
    Source Clock Delay      (SCD):    1.149ns = ( 4.125 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.697     4.125    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDCE (Prop_fdce_C_Q)         0.100     4.225 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.354    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X7Y207         LUT3 (Prop_lut3_I0_O)        0.029     4.383 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.383    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.848     4.350    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.224     4.125    
    SLICE_X7Y207         FDCE (Hold_fdce_C_D)         0.075     4.200    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.200    
                         arrival time                           4.383    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.371ns  (logic 0.272ns (73.324%)  route 0.099ns (26.676%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 4.453 - 2.976 ) 
    Source Clock Delay      (SCD):    1.216ns = ( 4.192 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.763     4.192    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y206         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDCE (Prop_fdce_C_Q)         0.100     4.292 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.099     4.390    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X9Y206         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.502 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.502    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y207         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.562 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.562    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X9Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.951     4.453    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism             -0.147     4.306    
    SLICE_X9Y207         FDCE (Hold_fdce_C_D)         0.071     4.377    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.562    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.376ns  (logic 0.277ns (73.679%)  route 0.099ns (26.321%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 4.453 - 2.976 ) 
    Source Clock Delay      (SCD):    1.216ns = ( 4.192 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.763     4.192    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y206         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDCE (Prop_fdce_C_Q)         0.100     4.292 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.099     4.390    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X9Y206         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.502 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.502    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y207         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     4.567 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.567    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X9Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.951     4.453    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.147     4.306    
    SLICE_X9Y207         FDCE (Hold_fdce_C_D)         0.071     4.377    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.567    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 4.350 - 2.976 ) 
    Source Clock Delay      (SCD):    1.149ns = ( 4.125 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.697     4.125    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDCE (Prop_fdce_C_Q)         0.100     4.225 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.354    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X7Y207         LUT2 (Prop_lut2_I1_O)        0.028     4.382 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.382    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.848     4.350    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y207         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.224     4.125    
    SLICE_X7Y207         FDCE (Hold_fdce_C_D)         0.060     4.185    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.185    
                         arrival time                           4.382    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.141%)  route 0.099ns (35.859%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 4.427 - 2.976 ) 
    Source Clock Delay      (SCD):    1.216ns = ( 4.192 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.763     4.192    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y206         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDCE (Prop_fdce_C_Q)         0.100     4.292 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.099     4.390    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X9Y206         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.467 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.467    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X9Y206         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.925     4.427    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y206         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.235     4.192    
    SLICE_X9Y206         FDCE (Hold_fdce_C_D)         0.071     4.263    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.263    
                         arrival time                           4.467    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.419ns  (logic 0.283ns (67.550%)  route 0.136ns (32.450%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 4.446 - 2.976 ) 
    Source Clock Delay      (SCD):    1.135ns = ( 4.111 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.683     4.111    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y204         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y204         FDCE (Prop_fdce_C_Q)         0.100     4.211 f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/Q
                         net (fo=2, routed)           0.136     4.347    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]
    SLICE_X9Y204         LUT1 (Prop_lut1_I0_O)        0.028     4.375 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     4.375    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_3_n_0
    SLICE_X9Y204         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     4.489 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.489    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y205         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.530 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.530    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X9Y205         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.944     4.446    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y205         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.193     4.252    
    SLICE_X9Y205         FDCE (Hold_fdce_C_D)         0.071     4.323    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.323    
                         arrival time                           4.530    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 4.446 - 2.976 ) 
    Source Clock Delay      (SCD):    1.235ns = ( 4.211 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.783     4.211    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y205         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y205         FDCE (Prop_fdce_C_Q)         0.100     4.311 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.101     4.412    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X9Y205         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.489 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.489    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X9Y205         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.944     4.446    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y205         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.234     4.211    
    SLICE_X9Y205         FDCE (Hold_fdce_C_D)         0.071     4.282    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.282    
                         arrival time                           4.489    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.904%)  route 0.099ns (35.096%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 4.427 - 2.976 ) 
    Source Clock Delay      (SCD):    1.216ns = ( 4.192 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.763     4.192    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y206         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDCE (Prop_fdce_C_Q)         0.100     4.292 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.099     4.390    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X9Y206         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.473 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.473    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X9Y206         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.925     4.427    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y206         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.235     4.192    
    SLICE_X9Y206         FDCE (Hold_fdce_C_D)         0.071     4.263    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.263    
                         arrival time                           4.473    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco2_p1
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco2_p_1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X7Y207     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y207     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y204     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y206     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y206     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y207     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y207     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y207     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y207     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X7Y207     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X7Y207     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y204     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y204     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y204     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y204     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y207     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y205     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y207     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y207     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y204     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y206     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y206     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y204     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y204     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y204     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_3
  To Clock:  clk1_bufin_3

Setup :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.152ns  (logic 0.259ns (22.475%)  route 0.893ns (77.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 1.197 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.317ns = ( -1.722 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355    -1.722    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y182         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDRE (Prop_fdre_C_Q)         0.259    -1.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.893    -0.570    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.147     1.197    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]/C
                         clock pessimism             -0.654     0.544    
                         clock uncertainty           -0.133     0.411    
    SLICE_X24Y175        FDRE (Setup_fdre_C_CE)      -0.201     0.210    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.152ns  (logic 0.259ns (22.475%)  route 0.893ns (77.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 1.197 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.317ns = ( -1.722 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355    -1.722    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y182         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDRE (Prop_fdre_C_Q)         0.259    -1.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.893    -0.570    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.147     1.197    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[11]/C
                         clock pessimism             -0.654     0.544    
                         clock uncertainty           -0.133     0.411    
    SLICE_X24Y175        FDRE (Setup_fdre_C_CE)      -0.201     0.210    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.152ns  (logic 0.259ns (22.475%)  route 0.893ns (77.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 1.197 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.317ns = ( -1.722 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355    -1.722    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y182         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDRE (Prop_fdre_C_Q)         0.259    -1.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.893    -0.570    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.147     1.197    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]/C
                         clock pessimism             -0.654     0.544    
                         clock uncertainty           -0.133     0.411    
    SLICE_X24Y175        FDRE (Setup_fdre_C_CE)      -0.201     0.210    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.152ns  (logic 0.259ns (22.475%)  route 0.893ns (77.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 1.197 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.317ns = ( -1.722 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355    -1.722    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y182         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDRE (Prop_fdre_C_Q)         0.259    -1.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.893    -0.570    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.147     1.197    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]/C
                         clock pessimism             -0.654     0.544    
                         clock uncertainty           -0.133     0.411    
    SLICE_X24Y175        FDRE (Setup_fdre_C_CE)      -0.201     0.210    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.152ns  (logic 0.259ns (22.475%)  route 0.893ns (77.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 1.197 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.317ns = ( -1.722 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355    -1.722    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y182         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDRE (Prop_fdre_C_Q)         0.259    -1.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.893    -0.570    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.147     1.197    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism             -0.654     0.544    
                         clock uncertainty           -0.133     0.411    
    SLICE_X24Y175        FDRE (Setup_fdre_C_CE)      -0.201     0.210    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.152ns  (logic 0.259ns (22.475%)  route 0.893ns (77.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 1.197 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.317ns = ( -1.722 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355    -1.722    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y182         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDRE (Prop_fdre_C_Q)         0.259    -1.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.893    -0.570    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.147     1.197    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]/C
                         clock pessimism             -0.654     0.544    
                         clock uncertainty           -0.133     0.411    
    SLICE_X24Y175        FDRE (Setup_fdre_C_CE)      -0.201     0.210    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.353ns  (logic 0.302ns (22.318%)  route 1.051ns (77.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 1.197 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.317ns = ( -1.722 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355    -1.722    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y182         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDRE (Prop_fdre_C_Q)         0.259    -1.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          1.051    -0.412    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X24Y175        LUT3 (Prop_lut3_I1_O)        0.043    -0.369 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[12]_i_1_n_0
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.147     1.197    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]/C
                         clock pessimism             -0.654     0.544    
                         clock uncertainty           -0.133     0.411    
    SLICE_X24Y175        FDRE (Setup_fdre_C_D)        0.033     0.444    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.350ns  (logic 0.302ns (22.379%)  route 1.048ns (77.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 1.197 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.317ns = ( -1.722 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355    -1.722    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y182         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDRE (Prop_fdre_C_Q)         0.259    -1.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          1.048    -0.416    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X24Y175        LUT3 (Prop_lut3_I1_O)        0.043    -0.373 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[10]_i_1_n_0
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.147     1.197    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]/C
                         clock pessimism             -0.654     0.544    
                         clock uncertainty           -0.133     0.411    
    SLICE_X24Y175        FDRE (Setup_fdre_C_D)        0.034     0.445    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.364ns  (logic 0.313ns (22.944%)  route 1.051ns (77.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 1.197 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.317ns = ( -1.722 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355    -1.722    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y182         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDRE (Prop_fdre_C_Q)         0.259    -1.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          1.051    -0.412    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X24Y175        LUT3 (Prop_lut3_I1_O)        0.054    -0.358 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[13]_i_1_n_0
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.147     1.197    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]/C
                         clock pessimism             -0.654     0.544    
                         clock uncertainty           -0.133     0.411    
    SLICE_X24Y175        FDRE (Setup_fdre_C_D)        0.058     0.469    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.356ns  (logic 0.308ns (22.722%)  route 1.048ns (77.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 1.197 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.317ns = ( -1.722 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355    -1.722    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y182         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDRE (Prop_fdre_C_Q)         0.259    -1.463 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          1.048    -0.416    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X24Y175        LUT3 (Prop_lut3_I1_O)        0.049    -0.367 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[11]_i_1_n_0
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.147     1.197    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X24Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[11]/C
                         clock pessimism             -0.654     0.544    
                         clock uncertainty           -0.133     0.411    
    SLICE_X24Y175        FDRE (Setup_fdre_C_D)        0.058     0.469    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d9_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.867%)  route 0.151ns (60.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns = ( 0.071 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.407ns = ( 0.188 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.669     0.188    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X13Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y202        FDRE (Prop_fdre_C_Q)         0.100     0.288 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d8_reg[0]/Q
                         net (fo=3, routed)           0.151     0.439    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d8[0]
    SLICE_X13Y199        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.795     0.071    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X13Y199        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d9_reg[0]/C
                         clock pessimism              0.236     0.306    
    SLICE_X13Y199        FDRE (Hold_fdre_C_D)         0.041     0.347    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d9_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.508%)  route 0.153ns (60.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns = ( 0.071 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.407ns = ( 0.188 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.669     0.188    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X13Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y202        FDRE (Prop_fdre_C_Q)         0.100     0.288 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/Q
                         net (fo=3, routed)           0.153     0.441    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7[1]
    SLICE_X13Y199        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.795     0.071    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X13Y199        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d8_reg[1]/C
                         clock pessimism              0.236     0.306    
    SLICE_X13Y199        FDRE (Hold_fdre_C_D)         0.038     0.344    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d8_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.329ns  (logic 0.118ns (35.905%)  route 0.211ns (64.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns = ( 0.101 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.441ns = ( 0.154 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.635     0.154    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y146         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_fdre_C_Q)         0.118     0.272 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/Q
                         net (fo=1, routed)           0.211     0.483    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1[0]
    SLICE_X7Y154         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.825     0.101    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X7Y154         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[0]/C
                         clock pessimism              0.244     0.344    
    SLICE_X7Y154         FDRE (Hold_fdre_C_D)         0.040     0.384    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.384    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.434ns  (logic 0.146ns (33.653%)  route 0.288ns (66.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.424ns = ( 0.171 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.459ns = ( 0.136 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.617     0.136    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X4Y195         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_fdre_C_Q)         0.118     0.254 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.288     0.542    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1[0]
    SLICE_X9Y202         LUT3 (Prop_lut3_I1_O)        0.028     0.570 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.570    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_16b_1l[2]_i_1_n_0
    SLICE_X9Y202         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.895     0.171    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X9Y202         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]/C
                         clock pessimism              0.236     0.406    
    SLICE_X9Y202         FDRE (Hold_fdre_C_D)         0.060     0.466    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.466    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.276%)  route 0.242ns (70.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns = ( 0.103 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.439ns = ( 0.156 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.637     0.156    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y143         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.100     0.256 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/Q
                         net (fo=1, routed)           0.242     0.498    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1[0]
    SLICE_X1Y156         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.103    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/C
                         clock pessimism              0.244     0.346    
    SLICE_X1Y156         FDRE (Hold_fdre_C_D)         0.040     0.386    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.222ns  (logic 0.132ns (59.474%)  route 0.090ns (40.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns = ( 0.085 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.472ns = ( 0.123 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.604     0.123    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X5Y175         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDRE (Prop_fdre_C_Q)         0.100     0.223 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/Q
                         net (fo=3, routed)           0.090     0.313    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5[0]
    SLICE_X4Y175         LUT3 (Prop_lut3_I0_O)        0.032     0.345 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[6]_i_1/O
                         net (fo=1, routed)           0.000     0.345    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[6]_i_1_n_0
    SLICE_X4Y175         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.809     0.085    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y175         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/C
                         clock pessimism              0.050     0.134    
    SLICE_X4Y175         FDRE (Hold_fdre_C_D)         0.096     0.230    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.478ns  (logic 0.146ns (30.533%)  route 0.332ns (69.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns = ( 0.202 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.458ns = ( 0.137 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.618     0.137    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X6Y199         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y199         FDRE (Prop_fdre_C_Q)         0.118     0.255 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.332     0.587    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3[1]
    SLICE_X7Y200         LUT3 (Prop_lut3_I0_O)        0.028     0.615 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.615    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X7Y200         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.926     0.202    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X7Y200         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.236     0.437    
    SLICE_X7Y200         FDRE (Hold_fdre_C_D)         0.061     0.498    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.424ns = ( 0.171 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.407ns = ( 0.188 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.669     0.188    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X13Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y202        FDRE (Prop_fdre_C_Q)         0.100     0.288 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[0]/Q
                         net (fo=3, routed)           0.088     0.376    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7[0]
    SLICE_X12Y202        LUT3 (Prop_lut3_I0_O)        0.028     0.404 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l[10]_i_1/O
                         net (fo=1, routed)           0.000     0.404    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/p_2_in[10]
    SLICE_X12Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.895     0.171    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X12Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]/C
                         clock pessimism              0.029     0.199    
    SLICE_X12Y202        FDRE (Hold_fdre_C_D)         0.087     0.286    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.286    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.316ns  (logic 0.130ns (41.085%)  route 0.186ns (58.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns = ( 0.104 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.376ns = ( 0.219 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.700     0.219    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X3Y200         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y200         FDRE (Prop_fdre_C_Q)         0.100     0.319 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d6_reg[1]/Q
                         net (fo=3, routed)           0.186     0.506    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d6[1]
    SLICE_X3Y199         LUT3 (Prop_lut3_I0_O)        0.030     0.536 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[9]_i_1/O
                         net (fo=1, routed)           0.000     0.536    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[9]_i_1_n_0
    SLICE_X3Y199         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.828     0.104    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X3Y199         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[9]/C
                         clock pessimism              0.236     0.339    
    SLICE_X3Y199         FDRE (Hold_fdre_C_D)         0.075     0.414    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.184%)  route 0.154ns (62.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns = ( 0.104 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.376ns = ( 0.219 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.700     0.219    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X3Y200         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y200         FDRE (Prop_fdre_C_Q)         0.091     0.310 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d7_reg[1]/Q
                         net (fo=3, routed)           0.154     0.464    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d7[1]
    SLICE_X2Y199         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.828     0.104    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X2Y199         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d8_reg[1]/C
                         clock pessimism              0.236     0.339    
    SLICE_X2Y199         FDRE (Hold_fdre_C_D)         0.002     0.341    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d8_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_3
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y18   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y172    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y130    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y142    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y128    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y216    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y240    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y238    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y228    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y195     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y195     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y195     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y195     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y182     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y182     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y182     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y182     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y182     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y182     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y182     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y182     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y182     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y182     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y195     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y195     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y195     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y195     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y182     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y182     design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_3
  To Clock:  clkfb_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_3
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y23   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p
  To Clock:  lvds_fco1_p

Setup :            0  Failing Endpoints,  Worst Slack       82.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.201ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.223ns (24.194%)  route 0.699ns (75.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 87.184 - 83.333 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.319     4.218    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y144        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y144        FDRE (Prop_fdre_C_Q)         0.223     4.441 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.699     5.139    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[5]
    SLICE_X21Y158        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.166    87.184    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y158        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
                         clock pessimism              0.213    87.398    
                         clock uncertainty           -0.035    87.362    
    SLICE_X21Y158        FDRE (Setup_fdre_C_D)       -0.022    87.340    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.340    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                 82.201    

Slack (MET) :             82.297ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.223ns (26.463%)  route 0.620ns (73.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 87.189 - 83.333 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.321     4.220    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y143         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.223     4.443 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.620     5.062    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[13]
    SLICE_X9Y151         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.171    87.189    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y151         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.213    87.403    
                         clock uncertainty           -0.035    87.367    
    SLICE_X9Y151         FDRE (Setup_fdre_C_D)       -0.008    87.359    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.359    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                 82.297    

Slack (MET) :             82.307ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.259ns (32.055%)  route 0.549ns (67.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 87.184 - 83.333 ) 
    Source Clock Delay      (SCD):    4.217ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.318     4.217    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X22Y146        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y146        FDRE (Prop_fdre_C_Q)         0.259     4.476 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.549     5.025    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[7]
    SLICE_X23Y157        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.166    87.184    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X23Y157        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
                         clock pessimism              0.213    87.398    
                         clock uncertainty           -0.035    87.362    
    SLICE_X23Y157        FDRE (Setup_fdre_C_D)       -0.031    87.331    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.331    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                 82.307    

Slack (MET) :             82.320ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.259ns (31.321%)  route 0.568ns (68.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 87.189 - 83.333 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.320     4.219    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X12Y141        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.259     4.478 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.568     5.046    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[11]
    SLICE_X12Y153        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.171    87.189    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X12Y153        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/C
                         clock pessimism              0.213    87.403    
                         clock uncertainty           -0.035    87.367    
    SLICE_X12Y153        FDRE (Setup_fdre_C_D)       -0.002    87.365    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.365    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                 82.320    

Slack (MET) :             82.323ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.259ns (31.461%)  route 0.564ns (68.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 87.185 - 83.333 ) 
    Source Clock Delay      (SCD):    4.217ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.318     4.217    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X22Y148        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDRE (Prop_fdre_C_Q)         0.259     4.476 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.564     5.040    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[13]
    SLICE_X22Y150        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.167    87.185    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X22Y150        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.213    87.399    
                         clock uncertainty           -0.035    87.363    
    SLICE_X22Y150        FDRE (Setup_fdre_C_D)        0.000    87.363    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.363    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                 82.323    

Slack (MET) :             82.324ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.236ns (32.280%)  route 0.495ns (67.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 87.189 - 83.333 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.322     4.221    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X14Y145        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y145        FDRE (Prop_fdre_C_Q)         0.236     4.457 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.495     4.952    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[13]
    SLICE_X13Y154        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.171    87.189    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X13Y154        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.213    87.403    
                         clock uncertainty           -0.035    87.367    
    SLICE_X13Y154        FDRE (Setup_fdre_C_D)       -0.092    87.275    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.275    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 82.324    

Slack (MET) :             82.329ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.204ns (28.633%)  route 0.508ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 87.186 - 83.333 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.319     4.218    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y144        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y144        FDRE (Prop_fdre_C_Q)         0.204     4.422 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.508     4.930    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[13]
    SLICE_X21Y151        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.168    87.186    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y151        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.213    87.400    
                         clock uncertainty           -0.035    87.364    
    SLICE_X21Y151        FDRE (Setup_fdre_C_D)       -0.105    87.259    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.259    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                 82.329    

Slack (MET) :             82.329ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.223ns (28.362%)  route 0.563ns (71.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 87.182 - 83.333 ) 
    Source Clock Delay      (SCD):    4.214ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.315     4.214    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y146        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y146        FDRE (Prop_fdre_C_Q)         0.223     4.437 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.563     5.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[11]
    SLICE_X24Y150        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.164    87.182    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y150        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
                         clock pessimism              0.213    87.396    
                         clock uncertainty           -0.035    87.360    
    SLICE_X24Y150        FDRE (Setup_fdre_C_D)       -0.031    87.329    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.329    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                 82.329    

Slack (MET) :             82.336ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.223ns (28.684%)  route 0.554ns (71.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 87.184 - 83.333 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.319     4.218    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y149        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y149        FDRE (Prop_fdre_C_Q)         0.223     4.441 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.554     4.995    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[5]
    SLICE_X21Y158        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.166    87.184    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y158        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/C
                         clock pessimism              0.213    87.398    
                         clock uncertainty           -0.035    87.362    
    SLICE_X21Y158        FDRE (Setup_fdre_C_D)       -0.031    87.331    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.331    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                 82.336    

Slack (MET) :             82.340ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.223ns (28.441%)  route 0.561ns (71.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 87.187 - 83.333 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.321     4.220    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y147        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y147        FDRE (Prop_fdre_C_Q)         0.223     4.443 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.561     5.004    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[7]
    SLICE_X19Y151        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.169    87.187    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y151        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
                         clock pessimism              0.213    87.401    
                         clock uncertainty           -0.035    87.365    
    SLICE_X19Y151        FDRE (Setup_fdre_C_D)       -0.022    87.343    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.343    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                 82.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.783%)  route 0.203ns (63.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.603     1.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X20Y149        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y149        FDRE (Prop_fdre_C_Q)         0.118     2.094 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.203     2.297    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[9]
    SLICE_X20Y150        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.796     2.322    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X20Y150        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.152     2.169    
    SLICE_X20Y150        FDRE (Hold_fdre_C_D)         0.037     2.206    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.106%)  route 0.244ns (70.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.603     1.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y141        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDRE (Prop_fdre_C_Q)         0.100     2.076 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.244     2.320    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[10]
    SLICE_X13Y154        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.796     2.322    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y154        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.152     2.169    
    SLICE_X13Y154        FDRE (Hold_fdre_C_D)         0.047     2.216    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.102%)  route 0.232ns (69.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.602     1.975    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y144        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y144        FDRE (Prop_fdre_C_Q)         0.100     2.075 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.232     2.308    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[15]
    SLICE_X21Y150        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.796     2.322    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y150        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
                         clock pessimism             -0.152     2.169    
    SLICE_X21Y150        FDRE (Hold_fdre_C_D)         0.033     2.202    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.118ns (35.840%)  route 0.211ns (64.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.604     1.977    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X10Y145        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y145        FDRE (Prop_fdre_C_Q)         0.118     2.095 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.211     2.307    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[15]
    SLICE_X10Y153        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.796     2.322    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X10Y153        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]/C
                         clock pessimism             -0.152     2.169    
    SLICE_X10Y153        FDRE (Hold_fdre_C_D)         0.032     2.201    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.118ns (34.475%)  route 0.224ns (65.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.604     1.977    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X8Y143         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDRE (Prop_fdre_C_Q)         0.118     2.095 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.224     2.320    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[3]
    SLICE_X8Y153         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.796     2.322    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X8Y153         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/C
                         clock pessimism             -0.152     2.169    
    SLICE_X8Y153         FDRE (Hold_fdre_C_D)         0.042     2.211    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.899%)  route 0.234ns (70.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.602     1.975    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y145        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y145        FDRE (Prop_fdre_C_Q)         0.100     2.075 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.234     2.310    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[13]
    SLICE_X21Y150        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.796     2.322    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y150        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
                         clock pessimism             -0.152     2.169    
    SLICE_X21Y150        FDRE (Hold_fdre_C_D)         0.032     2.201    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.091ns (28.989%)  route 0.223ns (71.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.603     1.976    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y148        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDRE (Prop_fdre_C_Q)         0.091     2.067 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.223     2.290    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[15]
    SLICE_X21Y150        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.796     2.322    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y150        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/C
                         clock pessimism             -0.152     2.169    
    SLICE_X21Y150        FDRE (Hold_fdre_C_D)         0.011     2.180    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.107ns (35.713%)  route 0.193ns (64.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.602     1.975    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X22Y147        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y147        FDRE (Prop_fdre_C_Q)         0.107     2.082 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.193     2.275    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[12]
    SLICE_X22Y150        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.795     2.321    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X22Y150        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
                         clock pessimism             -0.152     2.168    
    SLICE_X22Y150        FDRE (Hold_fdre_C_D)        -0.004     2.164    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.118ns (33.971%)  route 0.229ns (66.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.604     1.977    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X18Y147        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y147        FDRE (Prop_fdre_C_Q)         0.118     2.095 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.229     2.325    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[2]
    SLICE_X18Y151        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.797     2.323    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X18Y151        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
                         clock pessimism             -0.152     2.170    
    SLICE_X18Y151        FDRE (Hold_fdre_C_D)         0.040     2.210    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.091ns (29.240%)  route 0.220ns (70.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.604     1.977    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y146         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDRE (Prop_fdre_C_Q)         0.091     2.068 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.220     2.289    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[8]
    SLICE_X10Y153        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.796     2.322    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X10Y153        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
                         clock pessimism             -0.152     2.169    
    SLICE_X10Y153        FDRE (Hold_fdre_C_D)         0.004     2.173    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y3  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y144  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y144  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y144  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y150  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X22Y147  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X22Y147  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y148  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y146  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y148  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y150  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y148  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y148  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y148  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y148  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y150  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y150  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y150  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X20Y151  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X20Y149  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y158  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y158  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y157  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y157  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X24Y150  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X24Y150  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y144  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y145  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y144  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y144  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p1
  To Clock:  lvds_fco1_p1

Setup :            0  Failing Endpoints,  Worst Slack       82.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.552ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.259ns (34.754%)  route 0.486ns (65.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 87.118 - 83.333 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.363     4.155    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X2Y187         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y187         FDRE (Prop_fdre_C_Q)         0.259     4.414 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/Q
                         net (fo=1, routed)           0.486     4.901    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[6]
    SLICE_X2Y187         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.220    87.118    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X2Y187         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/C
                         clock pessimism              0.370    87.488    
                         clock uncertainty           -0.035    87.453    
    SLICE_X2Y187         FDRE (Setup_fdre_C_D)        0.000    87.453    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         87.453    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                 82.552    

Slack (MET) :             82.553ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.259ns (35.263%)  route 0.475ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 87.108 - 83.333 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.350     4.142    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y178         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.259     4.401 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.475     4.877    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[10]
    SLICE_X6Y178         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.210    87.108    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y178         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/C
                         clock pessimism              0.367    87.475    
                         clock uncertainty           -0.035    87.440    
    SLICE_X6Y178         FDRE (Setup_fdre_C_D)       -0.010    87.430    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         87.430    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                 82.553    

Slack (MET) :             82.566ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.259ns (34.894%)  route 0.483ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 87.122 - 83.333 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.367     4.159    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X2Y194         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDRE (Prop_fdre_C_Q)         0.259     4.418 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.483     4.902    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[5]
    SLICE_X2Y194         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.224    87.122    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X2Y194         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                         clock pessimism              0.370    87.492    
                         clock uncertainty           -0.035    87.457    
    SLICE_X2Y194         FDRE (Setup_fdre_C_D)        0.011    87.468    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.468    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                 82.566    

Slack (MET) :             82.580ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.259ns (35.907%)  route 0.462ns (64.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 87.107 - 83.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.349     4.141    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y172         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y172         FDRE (Prop_fdre_C_Q)         0.259     4.400 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/Q
                         net (fo=1, routed)           0.462     4.863    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[6]
    SLICE_X6Y172         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.209    87.107    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y172         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
                         clock pessimism              0.367    87.474    
                         clock uncertainty           -0.035    87.439    
    SLICE_X6Y172         FDRE (Setup_fdre_C_D)        0.004    87.443    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         87.443    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                 82.580    

Slack (MET) :             82.590ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.385%)  route 0.466ns (67.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 87.107 - 83.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.349     4.141    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y177         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.223     4.364 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.466     4.830    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[9]
    SLICE_X7Y177         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.209    87.107    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y177         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
                         clock pessimism              0.367    87.474    
                         clock uncertainty           -0.035    87.439    
    SLICE_X7Y177         FDRE (Setup_fdre_C_D)       -0.019    87.420    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.420    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                 82.590    

Slack (MET) :             82.600ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.223ns (32.321%)  route 0.467ns (67.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 87.108 - 83.333 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.350     4.142    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y178         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.223     4.365 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.467     4.832    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[9]
    SLICE_X5Y178         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.210    87.108    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y178         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.367    87.475    
                         clock uncertainty           -0.035    87.440    
    SLICE_X5Y178         FDRE (Setup_fdre_C_D)       -0.008    87.432    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.432    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 82.600    

Slack (MET) :             82.609ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.236ns (37.943%)  route 0.386ns (62.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 87.108 - 83.333 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.350     4.142    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y178         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y178         FDRE (Prop_fdre_C_Q)         0.236     4.378 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.386     4.764    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[6]
    SLICE_X4Y178         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.210    87.108    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y178         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                         clock pessimism              0.367    87.475    
                         clock uncertainty           -0.035    87.440    
    SLICE_X4Y178         FDRE (Setup_fdre_C_D)       -0.067    87.373    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         87.373    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                 82.609    

Slack (MET) :             82.614ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.259ns (37.157%)  route 0.438ns (62.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 87.108 - 83.333 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.350     4.142    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y178         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y178         FDRE (Prop_fdre_C_Q)         0.259     4.401 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.438     4.840    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[5]
    SLICE_X4Y178         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.210    87.108    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y178         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
                         clock pessimism              0.367    87.475    
                         clock uncertainty           -0.035    87.440    
    SLICE_X4Y178         FDRE (Setup_fdre_C_D)        0.013    87.453    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.453    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 82.614    

Slack (MET) :             82.617ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.259ns (37.816%)  route 0.426ns (62.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 87.121 - 83.333 ) 
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.366     4.158    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X0Y192         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y192         FDRE (Prop_fdre_C_Q)         0.259     4.417 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.426     4.843    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[12]
    SLICE_X0Y192         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.223    87.121    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X0Y192         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[12]/C
                         clock pessimism              0.370    87.491    
                         clock uncertainty           -0.035    87.456    
    SLICE_X0Y192         FDRE (Setup_fdre_C_D)        0.004    87.460    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.460    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                 82.617    

Slack (MET) :             82.623ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.236ns (38.862%)  route 0.371ns (61.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 87.111 - 83.333 ) 
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.353     4.145    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y180         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_fdre_C_Q)         0.236     4.381 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.371     4.753    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[13]
    SLICE_X4Y180         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.213    87.111    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y180         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.367    87.478    
                         clock uncertainty           -0.035    87.443    
    SLICE_X4Y180         FDRE (Setup_fdre_C_D)       -0.067    87.376    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.376    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                 82.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.615     1.994    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y185         FDRE (Prop_fdre_C_Q)         0.100     2.094 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.055     2.149    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[15]
    SLICE_X1Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.822     2.354    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
                         clock pessimism             -0.360     1.994    
    SLICE_X1Y185         FDRE (Hold_fdre_C_D)         0.049     2.043    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.619     1.998    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y194         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDRE (Prop_fdre_C_Q)         0.100     2.098 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     2.153    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[8]
    SLICE_X1Y194         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.827     2.359    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y194         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/C
                         clock pessimism             -0.361     1.998    
    SLICE_X1Y194         FDRE (Hold_fdre_C_D)         0.049     2.047    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.586     1.965    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X19Y190        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y190        FDRE (Prop_fdre_C_Q)         0.100     2.065 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.120    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[9]
    SLICE_X19Y190        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.793     2.325    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X19Y190        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.360     1.965    
    SLICE_X19Y190        FDRE (Hold_fdre_C_D)         0.049     2.014    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.589     1.968    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y197        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197        FDRE (Prop_fdre_C_Q)         0.100     2.068 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     2.123    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[8]
    SLICE_X11Y197        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.795     2.327    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y197        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
                         clock pessimism             -0.359     1.968    
    SLICE_X11Y197        FDRE (Hold_fdre_C_D)         0.049     2.017    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.588     1.967    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y194        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y194        FDRE (Prop_fdre_C_Q)         0.100     2.067 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.122    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[9]
    SLICE_X11Y194        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.794     2.326    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y194        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.359     1.967    
    SLICE_X11Y194        FDRE (Hold_fdre_C_D)         0.049     2.016    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.576     1.955    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y173        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDRE (Prop_fdre_C_Q)         0.100     2.055 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.110    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[9]
    SLICE_X11Y173        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.779     2.311    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y173        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.356     1.955    
    SLICE_X11Y173        FDRE (Hold_fdre_C_D)         0.049     2.004    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.615     1.994    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y185         FDRE (Prop_fdre_C_Q)         0.100     2.094 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.055     2.149    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[11]
    SLICE_X1Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.822     2.354    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/C
                         clock pessimism             -0.360     1.994    
    SLICE_X1Y185         FDRE (Hold_fdre_C_D)         0.047     2.041    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.615     1.994    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y185         FDRE (Prop_fdre_C_Q)         0.100     2.094 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.149    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[13]
    SLICE_X1Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.822     2.354    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/C
                         clock pessimism             -0.360     1.994    
    SLICE_X1Y185         FDRE (Hold_fdre_C_D)         0.047     2.041    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.619     1.998    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y194         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDRE (Prop_fdre_C_Q)         0.100     2.098 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.055     2.153    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[3]
    SLICE_X1Y194         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.827     2.359    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y194         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[3]/C
                         clock pessimism             -0.361     1.998    
    SLICE_X1Y194         FDRE (Hold_fdre_C_D)         0.047     2.045    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.619     1.998    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y194         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDRE (Prop_fdre_C_Q)         0.100     2.098 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.055     2.153    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[7]
    SLICE_X1Y194         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.827     2.359    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y194         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/C
                         clock pessimism             -0.361     1.998    
    SLICE_X1Y194         FDRE (Hold_fdre_C_D)         0.047     2.045    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y20  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X8Y178    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X8Y178    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y178    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X8Y178    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y178    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y177    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X8Y178    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y177    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X4Y180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X6Y180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X0Y192    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X0Y192    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X12Y189   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X12Y189   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X12Y189   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X12Y189   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X8Y178    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y178    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X8Y178    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y178    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y178    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X8Y178    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y178    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p2
  To Clock:  lvds_fco1_p2

Setup :            0  Failing Endpoints,  Worst Slack       82.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.529ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.204ns (30.102%)  route 0.474ns (69.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 87.820 - 83.333 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.466     5.217    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X24Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y204        FDRE (Prop_fdre_C_Q)         0.204     5.421 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.474     5.895    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[4]
    SLICE_X24Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.294    87.820    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X24Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.730    88.550    
                         clock uncertainty           -0.035    88.515    
    SLICE_X24Y204        FDRE (Setup_fdre_C_D)       -0.091    88.424    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         88.424    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                 82.529    

Slack (MET) :             82.565ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.204ns (31.808%)  route 0.437ns (68.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 87.825 - 83.333 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.472     5.223    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y204        FDRE (Prop_fdre_C_Q)         0.204     5.427 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.437     5.864    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[2]
    SLICE_X17Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.299    87.825    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
                         clock pessimism              0.731    88.556    
                         clock uncertainty           -0.035    88.521    
    SLICE_X17Y204        FDRE (Setup_fdre_C_D)       -0.091    88.430    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         88.430    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                 82.565    

Slack (MET) :             82.586ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.223ns (32.184%)  route 0.470ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 87.820 - 83.333 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.466     5.217    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X25Y201        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y201        FDRE (Prop_fdre_C_Q)         0.223     5.440 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.470     5.910    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[10]
    SLICE_X25Y201        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.294    87.820    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X25Y201        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
                         clock pessimism              0.730    88.550    
                         clock uncertainty           -0.035    88.515    
    SLICE_X25Y201        FDRE (Setup_fdre_C_D)       -0.019    88.496    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         88.496    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 82.586    

Slack (MET) :             82.597ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.223ns (32.716%)  route 0.459ns (67.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 87.820 - 83.333 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.466     5.217    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X25Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y202        FDRE (Prop_fdre_C_Q)         0.223     5.440 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.459     5.899    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[12]
    SLICE_X25Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.294    87.820    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X25Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
                         clock pessimism              0.730    88.550    
                         clock uncertainty           -0.035    88.515    
    SLICE_X25Y202        FDRE (Setup_fdre_C_D)       -0.019    88.496    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         88.496    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                 82.597    

Slack (MET) :             82.597ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.259ns (38.402%)  route 0.415ns (61.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 87.825 - 83.333 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.471     5.222    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y206        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y206        FDRE (Prop_fdre_C_Q)         0.259     5.481 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.415     5.896    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[3]
    SLICE_X16Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.299    87.825    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
                         clock pessimism              0.706    88.531    
                         clock uncertainty           -0.035    88.496    
    SLICE_X16Y202        FDRE (Setup_fdre_C_D)       -0.002    88.494    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         88.494    
                         arrival time                          -5.896    
  -------------------------------------------------------------------
                         slack                                 82.597    

Slack (MET) :             82.615ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.204ns (34.507%)  route 0.387ns (65.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 87.824 - 83.333 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.470     5.221    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y204        FDRE (Prop_fdre_C_Q)         0.204     5.425 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.387     5.812    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[14]
    SLICE_X21Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.298    87.824    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/C
                         clock pessimism              0.730    88.554    
                         clock uncertainty           -0.035    88.519    
    SLICE_X21Y204        FDRE (Setup_fdre_C_D)       -0.091    88.428    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         88.428    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                 82.615    

Slack (MET) :             82.619ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.236ns (38.802%)  route 0.372ns (61.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 87.824 - 83.333 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.471     5.222    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y206        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y206        FDRE (Prop_fdre_C_Q)         0.236     5.458 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.372     5.830    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[7]
    SLICE_X16Y206        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.298    87.824    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y206        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/C
                         clock pessimism              0.731    88.555    
                         clock uncertainty           -0.035    88.520    
    SLICE_X16Y206        FDRE (Setup_fdre_C_D)       -0.070    88.450    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         88.450    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                 82.619    

Slack (MET) :             82.623ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.236ns (38.862%)  route 0.371ns (61.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 87.824 - 83.333 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.470     5.221    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X20Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y204        FDRE (Prop_fdre_C_Q)         0.236     5.457 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.371     5.828    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[10]
    SLICE_X20Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.298    87.824    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X20Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/C
                         clock pessimism              0.730    88.554    
                         clock uncertainty           -0.035    88.519    
    SLICE_X20Y204        FDRE (Setup_fdre_C_D)       -0.067    88.452    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         88.452    
                         arrival time                          -5.828    
  -------------------------------------------------------------------
                         slack                                 82.623    

Slack (MET) :             82.623ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.236ns (39.059%)  route 0.368ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 87.824 - 83.333 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.470     5.221    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X20Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y204        FDRE (Prop_fdre_C_Q)         0.236     5.457 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.368     5.825    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[11]
    SLICE_X20Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.298    87.824    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X20Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/C
                         clock pessimism              0.730    88.554    
                         clock uncertainty           -0.035    88.519    
    SLICE_X20Y204        FDRE (Setup_fdre_C_D)       -0.070    88.449    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         88.449    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                 82.623    

Slack (MET) :             82.626ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.041%)  route 0.362ns (63.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 87.825 - 83.333 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.472     5.223    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y203        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y203        FDRE (Prop_fdre_C_Q)         0.204     5.427 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.362     5.789    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[3]
    SLICE_X18Y203        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.299    87.825    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X18Y203        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/C
                         clock pessimism              0.706    88.531    
                         clock uncertainty           -0.035    88.496    
    SLICE_X18Y203        FDRE (Setup_fdre_C_D)       -0.081    88.415    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         88.415    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 82.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.664     2.597    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X27Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y204        FDRE (Prop_fdre_C_Q)         0.100     2.697 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     2.752    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[6]
    SLICE_X27Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.891     3.194    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X27Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/C
                         clock pessimism             -0.597     2.597    
    SLICE_X27Y204        FDRE (Hold_fdre_C_D)         0.049     2.646    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.664     2.597    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X27Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y204        FDRE (Prop_fdre_C_Q)         0.100     2.697 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     2.752    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[10]
    SLICE_X27Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.891     3.194    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X27Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.597     2.597    
    SLICE_X27Y204        FDRE (Hold_fdre_C_D)         0.047     2.644    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.664     2.597    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X27Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y204        FDRE (Prop_fdre_C_Q)         0.100     2.697 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.055     2.752    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[5]
    SLICE_X27Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.891     3.194    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X27Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
                         clock pessimism             -0.597     2.597    
    SLICE_X27Y204        FDRE (Hold_fdre_C_D)         0.047     2.644    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.664     2.597    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X27Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y204        FDRE (Prop_fdre_C_Q)         0.100     2.697 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.055     2.752    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[3]
    SLICE_X27Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.891     3.194    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X27Y204        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/C
                         clock pessimism             -0.597     2.597    
    SLICE_X27Y204        FDRE (Hold_fdre_C_D)         0.044     2.641    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.205%)  route 0.103ns (50.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.199ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.670     2.603    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X15Y206        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y206        FDRE (Prop_fdre_C_Q)         0.100     2.703 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.103     2.806    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[2]
    SLICE_X16Y206        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.896     3.199    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X16Y206        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/C
                         clock pessimism             -0.563     2.636    
    SLICE_X16Y206        FDRE (Hold_fdre_C_D)         0.059     2.695    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.665     2.598    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X26Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y202        FDRE (Prop_fdre_C_Q)         0.118     2.716 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.055     2.771    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[15]
    SLICE_X26Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.892     3.195    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X26Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
                         clock pessimism             -0.597     2.598    
    SLICE_X26Y202        FDRE (Hold_fdre_C_D)         0.045     2.643    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.665     2.598    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X26Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y202        FDRE (Prop_fdre_C_Q)         0.118     2.716 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     2.771    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[8]
    SLICE_X26Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.892     3.195    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X26Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/C
                         clock pessimism             -0.597     2.598    
    SLICE_X26Y202        FDRE (Hold_fdre_C_D)         0.045     2.643    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.668     2.601    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X22Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y202        FDRE (Prop_fdre_C_Q)         0.118     2.719 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     2.774    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[8]
    SLICE_X22Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.895     3.198    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X22Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/C
                         clock pessimism             -0.597     2.601    
    SLICE_X22Y202        FDRE (Hold_fdre_C_D)         0.045     2.646    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.668     2.601    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X22Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y202        FDRE (Prop_fdre_C_Q)         0.118     2.719 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.774    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[9]
    SLICE_X22Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.895     3.198    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X22Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.597     2.601    
    SLICE_X22Y202        FDRE (Hold_fdre_C_D)         0.045     2.646    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.665     2.598    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X26Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y202        FDRE (Prop_fdre_C_Q)         0.118     2.716 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.771    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[13]
    SLICE_X26Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.892     3.195    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X26Y202        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/C
                         clock pessimism             -0.597     2.598    
    SLICE_X26Y202        FDRE (Hold_fdre_C_D)         0.042     2.640    design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p2
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y5  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y203  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y203  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X11Y206  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X11Y206  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X16Y201  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X16Y201  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X16Y201  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y202  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y202  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X11Y206  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X11Y206  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X16Y201  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X16Y201  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X16Y201  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y202  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y202  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X16Y201  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y203  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y203  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X17Y203  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X17Y204  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X17Y203  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X17Y203  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X17Y203  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X17Y203  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X16Y201  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X17Y203  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X17Y204  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X16Y203  design_1_i/DerserializersAndFilter/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p
  To Clock:  lvds_fco2_p

Setup :            0  Failing Endpoints,  Worst Slack       82.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.543ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.236ns (35.750%)  route 0.424ns (64.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 87.234 - 83.333 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.365     4.260    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X4Y158         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.236     4.496 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.424     4.920    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[14]
    SLICE_X4Y164         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.219    87.234    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X4Y164         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/C
                         clock pessimism              0.331    87.565    
                         clock uncertainty           -0.035    87.530    
    SLICE_X4Y164         FDRE (Setup_fdre_C_D)       -0.067    87.463    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.463    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                 82.543    

Slack (MET) :             82.550ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.204ns (31.059%)  route 0.453ns (68.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 87.186 - 83.333 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.313     4.208    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.204     4.412 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.453     4.865    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[14]
    SLICE_X15Y155        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.171    87.186    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/C
                         clock pessimism              0.355    87.541    
                         clock uncertainty           -0.035    87.506    
    SLICE_X15Y155        FDRE (Setup_fdre_C_D)       -0.091    87.415    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.415    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                 82.550    

Slack (MET) :             82.576ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.259ns (37.826%)  route 0.426ns (62.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 87.175 - 83.333 ) 
    Source Clock Delay      (SCD):    4.196ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.301     4.196    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X10Y169        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y169        FDRE (Prop_fdre_C_Q)         0.259     4.455 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.426     4.881    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[5]
    SLICE_X18Y169        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.160    87.175    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X18Y169        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/C
                         clock pessimism              0.306    87.481    
                         clock uncertainty           -0.035    87.446    
    SLICE_X18Y169        FDRE (Setup_fdre_C_D)        0.011    87.457    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.457    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                 82.576    

Slack (MET) :             82.583ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.259ns (38.283%)  route 0.418ns (61.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 87.183 - 83.333 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.313     4.208    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X14Y155        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.259     4.467 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.418     4.885    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[14]
    SLICE_X14Y160        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.168    87.183    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/C
                         clock pessimism              0.330    87.513    
                         clock uncertainty           -0.035    87.478    
    SLICE_X14Y160        FDRE (Setup_fdre_C_D)       -0.010    87.468    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.468    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 82.583    

Slack (MET) :             82.588ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.223ns (32.306%)  route 0.467ns (67.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 87.120 - 83.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.246     4.141    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X33Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y161        FDRE (Prop_fdre_C_Q)         0.223     4.364 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.467     4.831    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[8]
    SLICE_X33Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.105    87.120    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X33Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
                         clock pessimism              0.354    87.474    
                         clock uncertainty           -0.035    87.439    
    SLICE_X33Y161        FDRE (Setup_fdre_C_D)       -0.019    87.420    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.420    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                 82.588    

Slack (MET) :             82.597ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.259ns (38.460%)  route 0.414ns (61.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 87.183 - 83.333 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.312     4.207    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X14Y156        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.259     4.466 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.414     4.880    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[9]
    SLICE_X14Y160        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.168    87.183    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.330    87.513    
                         clock uncertainty           -0.035    87.478    
    SLICE_X14Y160        FDRE (Setup_fdre_C_D)        0.000    87.478    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.478    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                 82.597    

Slack (MET) :             82.605ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.236ns (37.887%)  route 0.387ns (62.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 87.185 - 83.333 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.312     4.207    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y156        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.236     4.443 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.387     4.830    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[13]
    SLICE_X14Y156        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.170    87.185    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y156        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.355    87.540    
                         clock uncertainty           -0.035    87.505    
    SLICE_X14Y156        FDRE (Setup_fdre_C_D)       -0.070    87.435    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.435    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                 82.605    

Slack (MET) :             82.614ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.236ns (38.246%)  route 0.381ns (61.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 87.185 - 83.333 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.312     4.207    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y156        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.236     4.443 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.381     4.824    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[12]
    SLICE_X14Y156        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.170    87.185    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y156        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
                         clock pessimism              0.355    87.540    
                         clock uncertainty           -0.035    87.505    
    SLICE_X14Y156        FDRE (Setup_fdre_C_D)       -0.067    87.438    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.438    
                         arrival time                          -4.824    
  -------------------------------------------------------------------
                         slack                                 82.614    

Slack (MET) :             82.619ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.236ns (38.802%)  route 0.372ns (61.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 87.175 - 83.333 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.302     4.197    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X30Y160        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y160        FDRE (Prop_fdre_C_Q)         0.236     4.433 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.372     4.805    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[14]
    SLICE_X30Y160        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.160    87.175    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X30Y160        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
                         clock pessimism              0.355    87.530    
                         clock uncertainty           -0.035    87.495    
    SLICE_X30Y160        FDRE (Setup_fdre_C_D)       -0.070    87.425    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.425    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                 82.619    

Slack (MET) :             82.619ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.236ns (38.802%)  route 0.372ns (61.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 87.238 - 83.333 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.366     4.261    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.236     4.497 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.372     4.869    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[8]
    SLICE_X6Y156         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.223    87.238    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
                         clock pessimism              0.356    87.594    
                         clock uncertainty           -0.035    87.559    
    SLICE_X6Y156         FDRE (Setup_fdre_C_D)       -0.070    87.489    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.489    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                 82.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.582     1.952    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X27Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y161        FDRE (Prop_fdre_C_Q)         0.100     2.052 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     2.107    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[8]
    SLICE_X27Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X27Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                         clock pessimism             -0.359     1.952    
    SLICE_X27Y161        FDRE (Hold_fdre_C_D)         0.049     2.001    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.591     1.961    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y152        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y152        FDRE (Prop_fdre_C_Q)         0.100     2.061 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.055     2.116    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[5]
    SLICE_X15Y152        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.797     2.319    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y152        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                         clock pessimism             -0.358     1.961    
    SLICE_X15Y152        FDRE (Hold_fdre_C_D)         0.049     2.010    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.581     1.951    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y169        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y169        FDRE (Prop_fdre_C_Q)         0.100     2.051 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.055     2.106    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[7]
    SLICE_X19Y169        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.786     2.308    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y169        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
                         clock pessimism             -0.357     1.951    
    SLICE_X19Y169        FDRE (Hold_fdre_C_D)         0.049     2.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.590     1.960    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y152        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y152        FDRE (Prop_fdre_C_Q)         0.100     2.060 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.055     2.115    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[5]
    SLICE_X19Y152        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.797     2.319    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y152        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
                         clock pessimism             -0.359     1.960    
    SLICE_X19Y152        FDRE (Hold_fdre_C_D)         0.049     2.009    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.585     1.955    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X27Y152        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y152        FDRE (Prop_fdre_C_Q)         0.100     2.055 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.110    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[9]
    SLICE_X27Y152        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.792     2.314    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X27Y152        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.359     1.955    
    SLICE_X27Y152        FDRE (Hold_fdre_C_D)         0.049     2.004    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.621     1.991    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y155         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y155         FDRE (Prop_fdre_C_Q)         0.100     2.091 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.146    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[9]
    SLICE_X3Y155         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.829     2.351    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y155         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.360     1.991    
    SLICE_X3Y155         FDRE (Hold_fdre_C_D)         0.049     2.040    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.582     1.952    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X27Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y161        FDRE (Prop_fdre_C_Q)         0.100     2.052 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.107    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[4]
    SLICE_X27Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X27Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
                         clock pessimism             -0.359     1.952    
    SLICE_X27Y161        FDRE (Hold_fdre_C_D)         0.047     1.999    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.582     1.952    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X27Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y161        FDRE (Prop_fdre_C_Q)         0.100     2.052 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     2.107    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[6]
    SLICE_X27Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X27Y161        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
                         clock pessimism             -0.359     1.952    
    SLICE_X27Y161        FDRE (Hold_fdre_C_D)         0.047     1.999    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.585     1.955    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X9Y166         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_fdre_C_Q)         0.100     2.055 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.055     2.110    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[14]
    SLICE_X9Y166         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X9Y166         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.356     1.955    
    SLICE_X9Y166         FDRE (Hold_fdre_C_D)         0.047     2.002    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.591     1.961    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y152        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y152        FDRE (Prop_fdre_C_Q)         0.100     2.061 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.055     2.116    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[2]
    SLICE_X15Y152        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.797     2.319    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y152        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/C
                         clock pessimism             -0.358     1.961    
    SLICE_X15Y152        FDRE (Hold_fdre_C_D)         0.047     2.008    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco2_p
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco2_p_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y4  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X33Y161  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X32Y162  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X32Y162  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X33Y161  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X30Y160  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X27Y161  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X27Y161  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X27Y161  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X27Y161  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y152  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y152  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X30Y160  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X30Y160  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X34Y163  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X32Y164  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p1
  To Clock:  lvds_fco2_p1

Setup :            0  Failing Endpoints,  Worst Slack       82.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.517ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.204ns (29.567%)  route 0.486ns (70.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 87.006 - 83.333 ) 
    Source Clock Delay      (SCD):    4.050ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.471     4.050    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y200        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y200        FDRE (Prop_fdre_C_Q)         0.204     4.254 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.486     4.740    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[14]
    SLICE_X11Y200        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.299    87.006    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y200        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/C
                         clock pessimism              0.378    87.383    
                         clock uncertainty           -0.035    87.348    
    SLICE_X11Y200        FDRE (Setup_fdre_C_D)       -0.091    87.257    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.257    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                 82.517    

Slack (MET) :             82.525ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.236ns (33.576%)  route 0.467ns (66.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 87.006 - 83.333 ) 
    Source Clock Delay      (SCD):    4.050ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.471     4.050    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X8Y200         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.236     4.286 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.467     4.753    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[3]
    SLICE_X8Y200         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.299    87.006    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X8Y200         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[3]/C
                         clock pessimism              0.378    87.383    
                         clock uncertainty           -0.035    87.348    
    SLICE_X8Y200         FDRE (Setup_fdre_C_D)       -0.070    87.278    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         87.278    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                 82.525    

Slack (MET) :             82.574ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.223ns (31.665%)  route 0.481ns (68.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 86.931 - 83.333 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.367     3.946    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y197         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.223     4.169 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.481     4.650    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[15]
    SLICE_X3Y197         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.224    86.931    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y197         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.349    87.279    
                         clock uncertainty           -0.035    87.244    
    SLICE_X3Y197         FDRE (Setup_fdre_C_D)       -0.019    87.225    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.225    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                 82.574    

Slack (MET) :             82.574ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.223ns (31.665%)  route 0.481ns (68.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 86.931 - 83.333 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.367     3.946    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y198         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.223     4.169 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.481     4.650    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[9]
    SLICE_X3Y198         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.224    86.931    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y198         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
                         clock pessimism              0.349    87.279    
                         clock uncertainty           -0.035    87.244    
    SLICE_X3Y198         FDRE (Setup_fdre_C_D)       -0.019    87.225    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.225    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                 82.574    

Slack (MET) :             82.580ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.259ns (35.563%)  route 0.469ns (64.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 86.863 - 83.333 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.295     3.874    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y177         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.259     4.133 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.469     4.602    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[13]
    SLICE_X8Y177         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.156    86.863    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y177         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.345    87.207    
                         clock uncertainty           -0.035    87.172    
    SLICE_X8Y177         FDRE (Setup_fdre_C_D)        0.011    87.183    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.183    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                 82.580    

Slack (MET) :             82.594ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.223ns (32.557%)  route 0.462ns (67.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.583ns = ( 86.916 - 83.333 ) 
    Source Clock Delay      (SCD):    3.928ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.349     3.928    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y177         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.223     4.151 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.462     4.613    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[9]
    SLICE_X5Y177         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.209    86.916    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y177         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.346    87.261    
                         clock uncertainty           -0.035    87.226    
    SLICE_X5Y177         FDRE (Setup_fdre_C_D)       -0.019    87.207    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.207    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                 82.594    

Slack (MET) :             82.635ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.778%)  route 0.367ns (62.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 86.928 - 83.333 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.367     3.946    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y195         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDRE (Prop_fdre_C_Q)         0.223     4.169 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.367     4.536    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[7]
    SLICE_X5Y193         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.221    86.928    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y193         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/C
                         clock pessimism              0.299    87.226    
                         clock uncertainty           -0.035    87.191    
    SLICE_X5Y193         FDRE (Setup_fdre_C_D)       -0.019    87.172    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.172    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 82.635    

Slack (MET) :             82.644ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.259ns (40.258%)  route 0.384ns (59.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 86.915 - 83.333 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.347     3.926    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y173         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.259     4.185 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.384     4.570    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[4]
    SLICE_X4Y173         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.208    86.915    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y173         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
                         clock pessimism              0.345    87.259    
                         clock uncertainty           -0.035    87.224    
    SLICE_X4Y173         FDRE (Setup_fdre_C_D)       -0.010    87.214    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         87.214    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                 82.644    

Slack (MET) :             82.646ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.259ns (40.337%)  route 0.383ns (59.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 86.929 - 83.333 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.365     3.944    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y197         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y197         FDRE (Prop_fdre_C_Q)         0.259     4.203 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.383     4.586    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[9]
    SLICE_X4Y197         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.222    86.929    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y197         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.349    87.277    
                         clock uncertainty           -0.035    87.242    
    SLICE_X4Y197         FDRE (Setup_fdre_C_D)       -0.010    87.232    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.232    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                 82.646    

Slack (MET) :             82.646ns  (required time - arrival time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.259ns (39.751%)  route 0.393ns (60.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns = ( 86.876 - 83.333 ) 
    Source Clock Delay      (SCD):    3.890ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.311     3.890    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X12Y198        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y198        FDRE (Prop_fdre_C_Q)         0.259     4.149 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.393     4.542    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[5]
    SLICE_X12Y198        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.169    86.876    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X12Y198        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[5]/C
                         clock pessimism              0.348    87.223    
                         clock uncertainty           -0.035    87.188    
    SLICE_X12Y198        FDRE (Setup_fdre_C_D)        0.000    87.188    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.188    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                 82.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.569     1.775    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y175        FDRE (Prop_fdre_C_Q)         0.100     1.875 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.055     1.930    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[15]
    SLICE_X25Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.773     2.129    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y175        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
                         clock pessimism             -0.355     1.775    
    SLICE_X25Y175        FDRE (Hold_fdre_C_D)         0.049     1.824    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.609     1.815    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y180         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y180         FDRE (Prop_fdre_C_Q)         0.100     1.915 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     1.970    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[9]
    SLICE_X5Y180         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.815     2.171    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y180         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.357     1.815    
    SLICE_X5Y180         FDRE (Hold_fdre_C_D)         0.049     1.864    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.668     1.874    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y203         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y203         FDRE (Prop_fdre_C_Q)         0.100     1.974 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     2.029    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[6]
    SLICE_X9Y203         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.894     2.250    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y203         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/C
                         clock pessimism             -0.377     1.874    
    SLICE_X9Y203         FDRE (Hold_fdre_C_D)         0.049     1.923    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.669     1.875    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y201        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y201        FDRE (Prop_fdre_C_Q)         0.100     1.975 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.030    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[9]
    SLICE_X11Y201        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.895     2.251    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y201        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.377     1.875    
    SLICE_X11Y201        FDRE (Hold_fdre_C_D)         0.049     1.924    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.575     1.781    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y174        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y174        FDRE (Prop_fdre_C_Q)         0.100     1.881 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.055     1.936    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[5]
    SLICE_X13Y174        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.778     2.134    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y174        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
                         clock pessimism             -0.354     1.781    
    SLICE_X13Y174        FDRE (Hold_fdre_C_D)         0.049     1.830    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.604     1.810    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y175         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y175         FDRE (Prop_fdre_C_Q)         0.100     1.910 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     1.965    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[8]
    SLICE_X7Y175         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.809     2.165    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y175         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                         clock pessimism             -0.356     1.810    
    SLICE_X7Y175         FDRE (Hold_fdre_C_D)         0.049     1.859    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.613     1.819    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y185         FDRE (Prop_fdre_C_Q)         0.100     1.919 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.055     1.974    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[2]
    SLICE_X5Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.820     2.176    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
                         clock pessimism             -0.358     1.819    
    SLICE_X5Y185         FDRE (Hold_fdre_C_D)         0.049     1.868    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.615     1.821    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y185         FDRE (Prop_fdre_C_Q)         0.100     1.921 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     1.976    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[9]
    SLICE_X3Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.822     2.178    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y185         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.358     1.821    
    SLICE_X3Y185         FDRE (Hold_fdre_C_D)         0.049     1.870    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.669     1.875    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y201        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y201        FDRE (Prop_fdre_C_Q)         0.100     1.975 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     2.030    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[10]
    SLICE_X11Y201        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.895     2.251    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y201        FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/C
                         clock pessimism             -0.377     1.875    
    SLICE_X11Y201        FDRE (Hold_fdre_C_D)         0.047     1.922    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.668     1.874    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y203         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y203         FDRE (Prop_fdre_C_Q)         0.100     1.974 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.055     2.029    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[3]
    SLICE_X9Y203         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.894     2.250    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y203         FDRE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/C
                         clock pessimism             -0.377     1.874    
    SLICE_X9Y203         FDRE (Hold_fdre_C_D)         0.047     1.921    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco2_p1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco2_p_1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y21  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X25Y175   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X24Y173   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X25Y175   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X24Y173   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X25Y175   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X25Y175   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y174   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y174   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y174   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y177    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y177    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y177    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y177    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y180    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y174   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y174   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y175   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y175   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y175   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y175   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y175   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y175   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y175   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y175   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y173   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y173   design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       32.382ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.561ns  (logic 0.204ns (36.361%)  route 0.357ns (63.639%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y173                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X71Y173        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X70Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y173        FDCE (Setup_fdce_C_D)       -0.057    32.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.943    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                 32.382    

Slack (MET) :             32.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.500%)  route 0.276ns (57.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X72Y178        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.276     0.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X76Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X76Y179        FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                 32.428    

Slack (MET) :             32.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.399%)  route 0.301ns (59.601%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y179                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X72Y179        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.301     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X74Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y179        FDCE (Setup_fdce_C_D)       -0.060    32.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.940    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                 32.435    

Slack (MET) :             32.436ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y173                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X71Y173        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.299     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X70Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y173        FDCE (Setup_fdce_C_D)       -0.061    32.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.939    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 32.436    

Slack (MET) :             32.476ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.515ns  (logic 0.223ns (43.329%)  route 0.292ns (56.671%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y179                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X73Y179        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.292     0.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X76Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X76Y179        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                 32.476    

Slack (MET) :             32.489ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.532ns  (logic 0.223ns (41.929%)  route 0.309ns (58.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y173                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X71Y173        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.309     0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X70Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y174        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                 32.489    

Slack (MET) :             32.489ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.501ns  (logic 0.223ns (44.549%)  route 0.278ns (55.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y179                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X72Y179        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.278     0.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X76Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X76Y179        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                 32.489    

Slack (MET) :             32.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.644%)  route 0.300ns (57.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y173                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X71Y173        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.300     0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X70Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y173        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 32.498    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.335ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.335ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.658ns  (logic 0.223ns (33.896%)  route 0.435ns (66.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y174                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X72Y174        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.435     0.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X73Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y173        FDCE (Setup_fdce_C_D)       -0.007     9.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  9.335    

Slack (MET) :             9.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.527ns  (logic 0.236ns (44.747%)  route 0.291ns (55.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.291     0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X72Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X72Y179        FDCE (Setup_fdce_C_D)       -0.091     9.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  9.382    

Slack (MET) :             9.401ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.506ns  (logic 0.236ns (46.639%)  route 0.270ns (53.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.270     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X73Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y179        FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  9.401    

Slack (MET) :             9.403ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.385%)  route 0.301ns (59.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y174                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X72Y174        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.301     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X72Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X72Y172        FDCE (Setup_fdce_C_D)       -0.092     9.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  9.403    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.549ns  (logic 0.259ns (47.190%)  route 0.290ns (52.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.290     0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X73Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y179        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.535ns  (logic 0.259ns (48.376%)  route 0.276ns (51.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.276     0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X72Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X72Y179        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  9.456    

Slack (MET) :             9.458ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.532ns  (logic 0.259ns (48.670%)  route 0.273ns (51.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y173                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X70Y173        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.273     0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X72Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X72Y172        FDCE (Setup_fdce_C_D)       -0.010     9.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  9.458    

Slack (MET) :             9.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.490ns  (logic 0.223ns (45.494%)  route 0.267ns (54.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y174                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X72Y174        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.267     0.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X72Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X72Y172        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  9.501    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 0.266ns (3.265%)  route 7.881ns (96.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 f  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.588    11.143    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X9Y53          FDCE                                         f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.359    12.683    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X9Y53          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[11]/C
                         clock pessimism              0.108    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X9Y53          FDCE (Recov_fdce_C_CLR)     -0.212    12.425    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -11.143    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 0.266ns (3.265%)  route 7.881ns (96.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 f  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.588    11.143    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X9Y53          FDCE                                         f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.359    12.683    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X9Y53          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[13]/C
                         clock pessimism              0.108    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X9Y53          FDCE (Recov_fdce_C_CLR)     -0.212    12.425    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -11.143    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 0.266ns (3.265%)  route 7.881ns (96.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 f  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.588    11.143    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X9Y53          FDCE                                         f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.359    12.683    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X9Y53          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[11]/C
                         clock pessimism              0.108    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X9Y53          FDCE (Recov_fdce_C_CLR)     -0.212    12.425    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -11.143    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 0.266ns (3.265%)  route 7.881ns (96.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 f  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.588    11.143    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X9Y53          FDCE                                         f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.359    12.683    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X9Y53          FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[13]/C
                         clock pessimism              0.108    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X9Y53          FDCE (Recov_fdce_C_CLR)     -0.212    12.425    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -11.143    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 0.266ns (3.337%)  route 7.705ns (96.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 f  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.412    10.967    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_n
    SLICE_X9Y103         FDCE                                         f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.189    12.513    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/clkin
    SLICE_X9Y103         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_reg/C
                         clock pessimism              0.108    12.621    
                         clock uncertainty           -0.154    12.467    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.212    12.255    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_reg
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 0.266ns (3.337%)  route 7.705ns (96.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 f  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.412    10.967    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_n
    SLICE_X9Y103         FDCE                                         f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.189    12.513    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/clkin
    SLICE_X9Y103         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[0]/C
                         clock pessimism              0.108    12.621    
                         clock uncertainty           -0.154    12.467    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.212    12.255    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 0.266ns (3.337%)  route 7.705ns (96.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 f  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.412    10.967    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_n
    SLICE_X9Y103         FDCE                                         f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.189    12.513    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/clkin
    SLICE_X9Y103         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[1]/C
                         clock pessimism              0.108    12.621    
                         clock uncertainty           -0.154    12.467    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.212    12.255    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 0.266ns (3.337%)  route 7.705ns (96.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 f  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.412    10.967    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_n
    SLICE_X9Y103         FDCE                                         f  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.189    12.513    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/clkin
    SLICE_X9Y103         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[2]/C
                         clock pessimism              0.108    12.621    
                         clock uncertainty           -0.154    12.467    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.212    12.255    design_1_i/DerserializersAndFilter/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 0.266ns (3.272%)  route 7.863ns (96.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 f  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.570    11.125    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X11Y52         FDCE                                         f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.359    12.683    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X11Y52         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg_reg[0]/C
                         clock pessimism              0.108    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X11Y52         FDCE (Recov_fdce_C_CLR)     -0.212    12.425    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 0.266ns (3.272%)  route 7.863ns (96.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.564     2.996    design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y289        FDSE                                         r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDSE (Prop_fdse_C_Q)         0.223     3.219 r  design_1_i/MMCMandReset/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.293     3.512    design_1_i/MMCMandReset/AND_GATE_0/B
    SLICE_X43Y291        LUT2 (Prop_lut2_I1_O)        0.043     3.555 f  design_1_i/MMCMandReset/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.570    11.125    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X11Y52         FDCE                                         f  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       1.359    12.683    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X11Y52         FDCE                                         r  design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg_reg[1]/C
                         clock pessimism              0.108    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X11Y52         FDCE (Recov_fdce_C_CLR)     -0.212    12.425    design_1_i/DerserializersAndFilter/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                  1.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.063%)  route 0.112ns (52.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.522     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y175        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y175        FDPE (Prop_fdpe_C_Q)         0.100     1.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.112     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X72Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.725     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X72Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.221     1.303    
    SLICE_X72Y174        FDCE (Remov_fdce_C_CLR)     -0.069     1.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.063%)  route 0.112ns (52.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.522     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y175        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y175        FDPE (Prop_fdpe_C_Q)         0.100     1.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.112     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X72Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.725     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X72Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.221     1.303    
    SLICE_X72Y174        FDCE (Remov_fdce_C_CLR)     -0.069     1.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.063%)  route 0.112ns (52.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.522     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y175        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y175        FDPE (Prop_fdpe_C_Q)         0.100     1.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.112     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X72Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.725     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X72Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.221     1.303    
    SLICE_X72Y174        FDCE (Remov_fdce_C_CLR)     -0.069     1.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.175%)  route 0.155ns (60.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.522     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y179        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y179        FDPE (Prop_fdpe_C_Q)         0.100     1.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.155     1.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X74Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.730     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X74Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.221     1.308    
    SLICE_X74Y179        FDCE (Remov_fdce_C_CLR)     -0.050     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.175%)  route 0.155ns (60.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.522     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y179        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y179        FDPE (Prop_fdpe_C_Q)         0.100     1.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.155     1.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X74Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.730     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X74Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.221     1.308    
    SLICE_X74Y179        FDCE (Remov_fdce_C_CLR)     -0.050     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.175%)  route 0.155ns (60.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.522     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y179        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y179        FDPE (Prop_fdpe_C_Q)         0.100     1.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.155     1.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X74Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.730     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X74Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.221     1.308    
    SLICE_X74Y179        FDCE (Remov_fdce_C_CLR)     -0.050     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.175%)  route 0.155ns (60.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.522     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y179        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y179        FDPE (Prop_fdpe_C_Q)         0.100     1.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.155     1.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X74Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.730     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X74Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.221     1.308    
    SLICE_X74Y179        FDCE (Remov_fdce_C_CLR)     -0.050     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.175%)  route 0.155ns (60.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.522     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y179        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y179        FDPE (Prop_fdpe_C_Q)         0.100     1.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.155     1.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X74Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.730     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X74Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.221     1.308    
    SLICE_X74Y179        FDCE (Remov_fdce_C_CLR)     -0.050     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.175%)  route 0.155ns (60.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.522     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y179        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y179        FDPE (Prop_fdpe_C_Q)         0.100     1.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.155     1.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X74Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.730     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X74Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.221     1.308    
    SLICE_X74Y179        FDCE (Remov_fdce_C_CLR)     -0.050     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.156%)  route 0.100ns (45.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.530     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y183        FDCE (Prop_fdce_C_Q)         0.118     1.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.100     1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X73Y183        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PSandAXI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/PSandAXI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/PSandAXI/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13124, routed)       0.734     1.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X73Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.240     1.293    
    SLICE_X73Y183        FDCE (Remov_fdce_C_CLR)     -0.069     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.275    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.451ns (15.712%)  route 2.419ns (84.288%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.424     6.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y231        LUT4 (Prop_lut4_I3_O)        0.049     6.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.135     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y197        LUT1 (Prop_lut1_I0_O)        0.136     8.006 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     8.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X64Y197        FDCE (Recov_fdce_C_CLR)     -0.212    38.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 29.600    

Slack (MET) :             29.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.451ns (15.712%)  route 2.419ns (84.288%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.424     6.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y231        LUT4 (Prop_lut4_I3_O)        0.049     6.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.135     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y197        LUT1 (Prop_lut1_I0_O)        0.136     8.006 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     8.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X64Y197        FDCE (Recov_fdce_C_CLR)     -0.212    38.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 29.600    

Slack (MET) :             29.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.451ns (15.712%)  route 2.419ns (84.288%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.424     6.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y231        LUT4 (Prop_lut4_I3_O)        0.049     6.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.135     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y197        LUT1 (Prop_lut1_I0_O)        0.136     8.006 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     8.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X64Y197        FDCE (Recov_fdce_C_CLR)     -0.212    38.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 29.600    

Slack (MET) :             29.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.451ns (15.712%)  route 2.419ns (84.288%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.424     6.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y231        LUT4 (Prop_lut4_I3_O)        0.049     6.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.135     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y197        LUT1 (Prop_lut1_I0_O)        0.136     8.006 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     8.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X64Y197        FDCE (Recov_fdce_C_CLR)     -0.212    38.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 29.600    

Slack (MET) :             29.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.451ns (15.712%)  route 2.419ns (84.288%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.424     6.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y231        LUT4 (Prop_lut4_I3_O)        0.049     6.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.135     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y197        LUT1 (Prop_lut1_I0_O)        0.136     8.006 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     8.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X64Y197        FDCE (Recov_fdce_C_CLR)     -0.212    38.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 29.600    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.451ns (15.723%)  route 2.417ns (84.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.424     6.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y231        LUT4 (Prop_lut4_I3_O)        0.049     6.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.135     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y197        LUT1 (Prop_lut1_I0_O)        0.136     8.006 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.392     8.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X65Y197        FDCE (Recov_fdce_C_CLR)     -0.212    38.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 29.602    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.451ns (15.723%)  route 2.417ns (84.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.424     6.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y231        LUT4 (Prop_lut4_I3_O)        0.049     6.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.135     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y197        LUT1 (Prop_lut1_I0_O)        0.136     8.006 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.392     8.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X65Y197        FDCE (Recov_fdce_C_CLR)     -0.212    38.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 29.602    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.451ns (15.723%)  route 2.417ns (84.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.424     6.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y231        LUT4 (Prop_lut4_I3_O)        0.049     6.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.135     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y197        LUT1 (Prop_lut1_I0_O)        0.136     8.006 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.392     8.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X65Y197        FDCE (Recov_fdce_C_CLR)     -0.212    38.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 29.602    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.451ns (15.723%)  route 2.417ns (84.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.424     6.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y231        LUT4 (Prop_lut4_I3_O)        0.049     6.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.135     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y197        LUT1 (Prop_lut1_I0_O)        0.136     8.006 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.392     8.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X65Y197        FDCE (Recov_fdce_C_CLR)     -0.212    38.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 29.602    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.451ns (15.723%)  route 2.417ns (84.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 37.605 - 33.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.392     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y232        FDRE (Prop_fdre_C_Q)         0.223     5.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y232        LUT6 (Prop_lut6_I3_O)        0.043     6.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.424     6.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y231        LUT4 (Prop_lut4_I3_O)        0.049     6.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.135     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y197        LUT1 (Prop_lut1_I0_O)        0.136     8.006 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.392     8.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.643    38.248    
                         clock uncertainty           -0.035    38.213    
    SLICE_X65Y197        FDCE (Recov_fdce_C_CLR)     -0.212    38.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 29.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.201%)  route 0.100ns (45.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.527     2.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y178        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178        FDPE (Prop_fdpe_C_Q)         0.118     2.882 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X72Y178        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.731     3.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X72Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.574     2.776    
    SLICE_X72Y178        FDCE (Remov_fdce_C_CLR)     -0.069     2.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.201%)  route 0.100ns (45.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.527     2.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y178        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178        FDPE (Prop_fdpe_C_Q)         0.118     2.882 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X72Y178        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.731     3.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X72Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.574     2.776    
    SLICE_X72Y178        FDCE (Remov_fdce_C_CLR)     -0.069     2.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.201%)  route 0.100ns (45.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.527     2.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y178        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178        FDPE (Prop_fdpe_C_Q)         0.118     2.882 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X72Y178        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.731     3.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X72Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.574     2.776    
    SLICE_X72Y178        FDCE (Remov_fdce_C_CLR)     -0.069     2.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.201%)  route 0.100ns (45.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.525     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y173        FDPE (Prop_fdpe_C_Q)         0.118     2.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.728     3.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.574     2.773    
    SLICE_X72Y173        FDCE (Remov_fdce_C_CLR)     -0.069     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.201%)  route 0.100ns (45.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.525     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y173        FDPE (Prop_fdpe_C_Q)         0.118     2.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.728     3.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.574     2.773    
    SLICE_X72Y173        FDCE (Remov_fdce_C_CLR)     -0.069     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.201%)  route 0.100ns (45.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.525     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y173        FDPE (Prop_fdpe_C_Q)         0.118     2.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.728     3.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.574     2.773    
    SLICE_X72Y173        FDCE (Remov_fdce_C_CLR)     -0.069     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.201%)  route 0.100ns (45.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.525     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y173        FDPE (Prop_fdpe_C_Q)         0.118     2.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.728     3.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.574     2.773    
    SLICE_X72Y173        FDCE (Remov_fdce_C_CLR)     -0.069     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.201%)  route 0.100ns (45.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.525     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y173        FDPE (Prop_fdpe_C_Q)         0.118     2.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.728     3.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.574     2.773    
    SLICE_X72Y173        FDCE (Remov_fdce_C_CLR)     -0.069     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.201%)  route 0.100ns (45.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.525     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y173        FDPE (Prop_fdpe_C_Q)         0.118     2.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.728     3.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.574     2.773    
    SLICE_X72Y173        FDCE (Remov_fdce_C_CLR)     -0.069     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.201%)  route 0.100ns (45.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.525     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y173        FDPE (Prop_fdpe_C_Q)         0.118     2.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.728     3.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.574     2.773    
    SLICE_X72Y173        FDCE (Remov_fdce_C_CLR)     -0.069     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.276    





