@W: MT530 :"/home/jessica/Desktop/new_libero/mat/hdl/matmul.v":14:2:14:7|Found inferred clock mat|clk which controls 64 sequential elements including matmul_0.temp7[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
