GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\MiniStar\HdmiDemo\FPGA\src\dvi_tx\dvi_tx.v'
Analyzing Verilog file 'D:\MiniStar\HdmiDemo\FPGA\src\gowin_empu\gowin_empu.v'
Analyzing Verilog file 'D:\MiniStar\HdmiDemo\FPGA\src\top.v'
Analyzing Verilog file 'D:\MiniStar\HdmiDemo\SpinalHDL\DispEngine.v'
Analyzing Verilog file 'D:\MiniStar\HdmiDemo\FPGA\src\hyperram_memory_interface\hyperram_memory_interface.v'
Compiling module 'top'("D:\MiniStar\HdmiDemo\FPGA\src\top.v":1)
Compiling module 'Gowin_EMPU_Top'("D:\MiniStar\HdmiDemo\FPGA\src\gowin_empu\gowin_empu.v":993)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\gowin_empu\gowin_empu.v":0)
Compiling module 'DispEngine'("D:\MiniStar\HdmiDemo\SpinalHDL\DispEngine.v":6)
Compiling module 'BufferCC'("D:\MiniStar\HdmiDemo\SpinalHDL\DispEngine.v":779)
Compiling module 'BufferCC_1'("D:\MiniStar\HdmiDemo\SpinalHDL\DispEngine.v":756)
Compiling module 'VgaCtrl'("D:\MiniStar\HdmiDemo\SpinalHDL\DispEngine.v":633)
Compiling module 'BufferCC_2'("D:\MiniStar\HdmiDemo\SpinalHDL\DispEngine.v":552)
Compiling module 'BufferCC_3'("D:\MiniStar\HdmiDemo\SpinalHDL\DispEngine.v":534)
Compiling module 'BufferCC_4'("D:\MiniStar\HdmiDemo\SpinalHDL\DispEngine.v":511)
Compiling module 'HyperRAM_Memory_Interface_Top'("D:\MiniStar\HdmiDemo\FPGA\src\hyperram_memory_interface\hyperram_memory_interface.v":3146)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\hyperram_memory_interface\hyperram_memory_interface.v":0)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\hyperram_memory_interface\hyperram_memory_interface.v":0)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\hyperram_memory_interface\hyperram_memory_interface.v":0)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\hyperram_memory_interface\hyperram_memory_interface.v":0)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\hyperram_memory_interface\hyperram_memory_interface.v":0)
Compiling module 'DVI_TX_Top'("D:\MiniStar\HdmiDemo\FPGA\src\dvi_tx\dvi_tx.v":1048)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("D:\MiniStar\HdmiDemo\FPGA\src\dvi_tx\dvi_tx.v":0)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "BufferCC" instantiated to "vgaArea_asyncArea_toggledOnFrameStart_buffercc" is swept in optimizing("D:\MiniStar\HdmiDemo\SpinalHDL\DispEngine.v":273)
[95%] Generate netlist file "D:\MiniStar\HdmiDemo\FPGA\impl\gwsynthesis\FPGA.vg" completed
[100%] Generate report file "D:\MiniStar\HdmiDemo\FPGA\impl\gwsynthesis\FPGA_syn.rpt.html" completed
GowinSynthesis finish
