;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -207, @-120
	SUB 700, 12
	SUB 970, <601
	SUB -10, <-0
	SUB -10, <-0
	ADD 0, 0
	SPL 0, <402
	DJN 3, #120
	SUB -10, <-0
	SUB -10, <-0
	SUB @-10, <-60
	SUB 700, 12
	ADD #0, -0
	SUB @126, @150
	SUB 700, 12
	DJN 3, #120
	DJN 3, #120
	SUB #0, 0
	DJN 3, #120
	SUB 6, 3
	ADD #0, -0
	SPL 0, <400
	SPL 0, <400
	SUB #0, -0
	SUB 0, 4
	SUB @-13, 5
	SUB #-16, <-20
	SUB @-13, 5
	SUB 120, @100
	SPL <-13, 5
	SUB 120, @100
	CMP 80, @-0
	SUB 60, -36
	SUB #-16, <-20
	SUB 60, -36
	SUB 970, <601
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-126
	SUB 60, -36
	CMP -207, <-126
	SUB 60, -36
	SPL 0, <402
	MOV -7, <-20
	CMP -207, <-126
	SPL 0, <402
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
