TEST: Store buffer fowarding
TEST: Store buffer full operation
TEST: Div operation + ALU operations
TEST: Vectored interrupt, possible solution (delay the interrupt of 1 cycle)