Altera. 2011a. Altera quartus ii framework. http://www.altera.com.
Altera. 2011b. Stratix v device handbook. http://www.altera.com/literature/hb/stratix-v/stratix5handbook.pdf.
Algirdas Avizienis , Jean-Claude Laprie , Brian Randell , Carl Landwehr, Basic Concepts and Taxonomy of Dependable and Secure Computing, IEEE Transactions on Dependable and Secure Computing, v.1 n.1, p.11-33, January 2004[doi>10.1109/TDSC.2004.2]
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
Debayan Bhaduri , Sandeep K. Shukla, NANOPRISM: a tool for evaluating granularity vs. reliability trade-offs in nano architectures, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA[doi>10.1145/988952.988980]
James R. Black. 1969. Electromigration -- A brief survey and some recent results. IEEE Trans. Electron. Devices 16, 4, 338--347.
Nicola Campregher , Peter Y. K. Cheung , George A. Constantinides , Milan Vasilko, Analysis of yield loss due to random photolithographic defects in the interconnect structure of FPGAs, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046211]
Carl Carmichael. 2006. Triple module redundancy design techniques for virtex FPGAs. http://www.xilinx.com/support/documentation/application_notes/xapp197.pdf.
Jason A. Cheatham , John M. Emmert , Stan Baumgart, A survey of fault tolerant methodologies for FPGAs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.2, p.501-533, April 2006[doi>10.1145/1142155.1142167]
Abderrahim Doumar , Satoshi Kaneko , Hideo Ito, Defect and Fault Tolerance FPGAs by Shifting the Configuration Data, Proceedings of the 14th International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.377-385, November 01-03, 1999
G. Gielen , P. De Wit , E. Maricau , J. Loeckx , J. Martín-Martínez , B. Kaczer , G. Groeseneken , R. Rodríguez , M. Nafría, Emerging yield and reliability challenges in nanometer CMOS technologies, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403694]
R. Gupta , B. Tutuianu , L. T. Pileggi, The Elmore delay as a bound for RC trees with generalized input signals, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.1, p.95-104, November 2006[doi>10.1109/43.559334]
Lin Huang , Qiang Xu, AgeSim: a simulation framework for evaluating the lifetime reliability of processor-based SoCs, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
M. Hubner , P. Figuli , R. Girardey , D. Soudris , K. Siozios , J. Becker, A Heterogeneous Multicore System on Chip with Run-Time Reconfigurable Virtual FPGA Architecture, Proceedings of the 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and PhD Forum, p.143-149, May 16-20, 2011[doi>10.1109/IPDPS.2011.135]
ITRS. 2012. International technology roadmap for semiconductors 2011 edition. http://www.itrs.net/Links/2011ITRS/Home2011.htm.
Rahul Jain , Anindita Mukherjee , Kolin Paul, Defect-Aware Design Paradigm for Reconfigurable Architectures, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.91, March 02-03, 2006[doi>10.1109/ISVLSI.2006.32]
Jonathan M. Johnson , Michael J. Wirthlin, Voter insertion algorithms for FPGA designs using triple modular redundancy, Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays, February 21-23, 2010, Monterey, California, USA[doi>10.1145/1723112.1723154]
Fernanda Lima Kastensmidt , Luigi Carro , Ricardo Reis, Fault-Tolerance Techniques for SRAM-Based FPGAs (Frontiers in Electronic Testing), Springer-Verlag New York, Inc., Secaucus, NJ, 2006
Joonho Kong , Sung Woo Chung , Kevin Skadron, Recent thermal management techniques for microprocessors, ACM Computing Surveys (CSUR), v.44 n.3, p.1-42, June 2012[doi>10.1145/2187671.2187675]
Israel Koren , C. Mani Krishna, Fault-Tolerant Systems, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
S. Mahapatra , M. A. Alam , P. Bharath Kumar , T. R. Dalei , D. Varghese , D. Saha, Negative bias temperature instability in CMOS devices, Microelectronic Engineering, v.80 n.1, p.114-121, June 2005[doi>10.1016/j.mee.2005.04.053]
Prasanth Mangalagiri , Sungmin Bae , Ramakrishnan Krishnan , Yuan Xie , Vijaykrishnan Narayanan, Thermal-aware reliability analysis for platform FPGAs, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
John F. Nash. 1950. Equilibrium points in n-person games. Proc. Nat. Acad. Sci. United States Amer. 36, 1, 48--49.
John Neumann and Oskar Morgenstern. 2004. Theory of Games and Economic Behavior. Commemorative Edition, Princeton Classic Editions. Princeton University Press.
Konstantin Nikolic, Akram Sadek, and Michael Forshaw. 2002. Fault-tolerant techniques for nanocomputers. Nanotechnol. 13, 357--362.
Takumi Okamoto , Jason Cong, Buffered Steiner tree construction with wire sizing for interconnect layout optimization, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.44-49, November 10-14, 1996, San Jose, California, USA
Martin J. Osborne and Ariel Rubinstein. 1994. A Course in Game Theory. The MIT Press. http://www.amazon.com/exec/obidos/redirect&quest;tag=citeulike07-20&path;=ASIN/0262650401.
Kara K. W. Poon , Steven J. E. Wilton , Andy Yan, A detailed power model for field-programmable gate arrays, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.279-302, April 2005[doi>10.1145/1059876.1059881]
Brian Pratt, Michael Caffrey, Paul Graham, Keith Morgan, and Michael Wirthlin. 2006. Improving FPGA design robustness with partial TMR. In Proceedings of the 44<sup>th</sup> Annual IEEE International Reliability Physics Symposium. 226--232.
Diego Puschini, Fabien Clermidy, Pascal Benoit, Gilles Sassatelli, and Lionel Torres. 2008. A game-theoretic approach for runtime distributed optimization on mp-soc. Int. J. Reconfigur. Comput. 2008.
Raphael Rubin , André DeHon, Choose-your-own-adventure routing: lightweight load-time defect avoidance, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA[doi>10.1145/1508128.1508133]
Kostas Siozios , Dimitrios Rodopoulos , Dimitrios Soudris, On Supporting Rapid Thermal Analysis, IEEE Computer Architecture Letters, v.10 n.2, p.53-56, July 2011[doi>10.1109/L-CA.2011.19]
K. Siozios , D. Soudris, A Methodology for Alleviating the Performance Degradation of TMR Solutions, IEEE Embedded Systems Letters, v.2 n.4, p.111-114, December 2010[doi>10.1109/LES.2010.2083632]
Satish Sivaswamy , Kia Bazargan, Statistical Analysis and Process Variation-Aware Routing and Skew Assignment for FPGAs, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.1 n.1, p.1-35, March 2008[doi>10.1145/1331897.1331900]
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Case for Lifetime Reliability-Aware Microprocessors, ACM SIGARCH Computer Architecture News, v.32 n.2, p.276, March 2004[doi>10.1145/1028176.1006725]
Priya Sundararajan , Aman Gayasen , N. Vijaykrishnan , T. Tuan, Thermal characterization and optimization in platform FPGAs, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233589]
Wenping Wang , Zile Wei , Shengqi Yang , Yu Cao, An efficient method to identify critical gates under circuit aging, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
XILINX. 2011a. Defense-grade Virtex-6q FPGA family. http://www.xilinx.com/products/silicon-devices/fpga/virtex-6q/index.htm.
XILINX. 2011b. Space-grade Virtex-5qv FPGA. http://www.xilinx.com/products/silicon-devices/fpga/virtex-5qv/index.htm.
XILINX. 2011c. VIRTEX-6 family overview. Tech. rep. DS150. http://www.xilinx.com/support/documentation/data_sheets/ds150.pdf.
XILINX. 2011d. Xilinx TMR tool. http://www.xilinx.com/ise/optional_prod/tmrtool.htm.
Saeyang Yang. 1991. Logic synthesis and optimization benchmarks, user guide. http://jupiter3.csc.ncsu.edu/∼brglez/Cite-BibFiles-Reprints-home/Cite-BibFiles-Reprints-Central/BibValidateCentralDB/Cite-ForWebPosting/1991-IWLSUG-Saeyang/1991-IWLSUG-Saeyang_guide.pdf.
Anthony J. Yu and Guy G. Lemieux. 2005. Defect-tolerant fpga switch block and connection block with fine-grain redundancy for yield enhancement. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'05). 255--262.
