
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000057                       # Number of seconds simulated
sim_ticks                                    56916000                       # Number of ticks simulated
final_tick                                   56916000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  32729                       # Simulator instruction rate (inst/s)
host_op_rate                                    62863                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               23921677                       # Simulator tick rate (ticks/s)
host_mem_usage                                4886524                       # Number of bytes of host memory used
host_seconds                                     2.38                       # Real time elapsed on the host
sim_insts                                       77868                       # Number of instructions simulated
sim_ops                                        149567                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           18304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher        29504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.icache.prefetcher       153664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::mma_test_fft_datapath.cache.prefetcher          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             208000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        18304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher          461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.icache.prefetcher         2401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::mma_test_fft_datapath.cache.prefetcher           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 16                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          321596739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          101201771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher    518377961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.icache.prefetcher   2699838358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::mma_test_fft_datapath.cache.prefetcher     13493569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3654508398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     321596739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        321596739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        17991426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17991426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        17991426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         321596739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         101201771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher    518377961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.icache.prefetcher   2699838358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::mma_test_fft_datapath.cache.prefetcher     13493569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3672499824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3258                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         16                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3258                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 207744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  208512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      56911505                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3258                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   16                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    477.995360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   330.901190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.078994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           56     12.99%     12.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           95     22.04%     35.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           49     11.37%     46.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           35      8.12%     54.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           46     10.67%     65.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      8.35%     73.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      4.18%     77.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      4.87%     82.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           75     17.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          431                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    130052737                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               190915237                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     40016.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4993.85                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58743.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      3650.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3663.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       6.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2808                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      17382.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2020620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1058805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14144340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             11470110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               130080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        13918830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          345600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               47390865                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            832.645741                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             31417357                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        62750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN       899750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      23615893                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     30517607                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1106700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   576840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9003540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              7428810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               205920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        17591910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          579840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               40796040                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            716.776302                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             40053708                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       328000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      1510014                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      14668542                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     38589444                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   34723                       # Number of BP lookups
system.cpu.branchPred.condPredicted             34723                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3025                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                30917                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2144                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                392                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           30917                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11702                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19215                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2161                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       25062                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       12030                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           426                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            39                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       16717                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           138                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        56916000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           113833                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              27994                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         150348                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       34723                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              13846                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         51898                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6188                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           388                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     16638                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   867                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              83455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.468121                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.553286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    38108     45.66%     45.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1838      2.20%     47.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1772      2.12%     49.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1860      2.23%     52.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3368      4.04%     56.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     7299      8.75%     65.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1824      2.19%     67.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1529      1.83%     69.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    25857     30.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                83455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.305035                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.320777                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    24413                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 15274                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     38246                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2428                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3094                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 270411                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3094                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    26499                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   11032                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2984                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     38336                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1510                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 256145                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    39                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    315                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                    933                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              286498                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                646657                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           364160                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             19445                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                168575                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   117923                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                152                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            154                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      4043                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                29836                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               15461                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               783                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              611                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     227693                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 315                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    200884                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1277                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           78440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       113133                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            258                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         83455                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.407094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.636813                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               37223     44.60%     44.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5387      6.45%     51.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                5357      6.42%     57.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5513      6.61%     64.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5156      6.18%     70.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               11262     13.49%     83.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                6424      7.70%     91.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4298      5.15%     96.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2835      3.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           83455                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2764     86.89%     86.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    31      0.97%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    190      5.97%     93.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   124      3.90%     97.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                12      0.38%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               60      1.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1521      0.76%      0.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                154837     77.08%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   97      0.05%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   374      0.19%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4581      2.28%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                25339     12.61%     92.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               12542      6.24%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1161      0.58%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            432      0.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 200884                       # Type of FU issued
system.cpu.iq.rate                           1.764726                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        3181                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015835                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             473508                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            293785                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       182434                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               16173                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              12700                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7599                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 194450                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    8094                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2175                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        10150                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5752                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3094                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    9489                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   704                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              228008                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               171                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 29836                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                15461                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                160                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   692                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            742                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         3261                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 4003                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                193037                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 25004                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7847                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        37004                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    22111                       # Number of branches executed
system.cpu.iew.exec_stores                      12000                       # Number of stores executed
system.cpu.iew.exec_rate                     1.695791                       # Inst execution rate
system.cpu.iew.wb_sent                         191531                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        190033                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    135879                       # num instructions producing a value
system.cpu.iew.wb_consumers                    211251                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.669402                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.643211                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           78381                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              57                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3063                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        71279                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.098332                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.699702                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        34606     48.55%     48.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7468     10.48%     59.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         4422      6.20%     65.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5985      8.40%     73.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2878      4.04%     77.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         6753      9.47%     87.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1228      1.72%     88.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          857      1.20%     90.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         7082      9.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        71279                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                77868                       # Number of instructions committed
system.cpu.commit.committedOps                 149567                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          29395                       # Number of memory references committed
system.cpu.commit.loads                         19686                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      19049                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       6288                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    144284                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1019                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          457      0.31%      0.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           115270     77.07%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              94      0.06%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              357      0.24%     77.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3994      2.67%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           18944     12.67%     93.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9479      6.34%     99.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          742      0.50%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          230      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            149567                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  7082                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       292132                       # The number of ROB reads
system.cpu.rob.rob_writes                      468351                       # The number of ROB writes
system.cpu.timesIdled                             242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           30378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       77868                       # Number of Instructions Simulated
system.cpu.committedOps                        149567                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.461871                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.461871                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.684055                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.684055                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   259898                       # number of integer regfile reads
system.cpu.int_regfile_writes                  149761                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     14293                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6749                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    110304                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    57309                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   84945                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued       189621                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified       255519                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit        64797                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull           20                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          1753                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                47                       # number of replacements
system.cpu.dcache.tags.tagsinuse           405.877734                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               31990                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               551                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.058076                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    67.265409                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   338.612325                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.065689                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.330676                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.396365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          421                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          408                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.411133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.081055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             64872                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            64872                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        22307                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           22307                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         9679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9679                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         31986                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            31986                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        31986                       # number of overall hits
system.cpu.dcache.overall_hits::total           31986                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           131                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          173                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            173                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          173                       # number of overall misses
system.cpu.dcache.overall_misses::total           173                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     10239000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10239000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      3698000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3698000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     13937000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13937000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     13937000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13937000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        22438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        22438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         9721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        32159                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        32159                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        32159                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        32159                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005838                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004321                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005380                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005380                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005380                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005380                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 78160.305344                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78160.305344                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88047.619048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88047.619048                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 80560.693642                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80560.693642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 80560.693642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80560.693642                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                28                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu.dcache.writebacks::total                16                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           75                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           77                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           77                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           56                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           40                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher          462                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          462                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           96                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           96                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           96                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher          462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          558                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      4992000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4992000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      3642500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3642500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher     42298489                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     42298489                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      8634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      8634500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher     42298489                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50932989                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002985                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002985                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002985                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017351                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 89142.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89142.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 91062.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91062.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 91555.170996                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 91555.170996                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89942.708333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89942.708333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89942.708333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 91555.170996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91277.758065                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.prefetcher.num_hwpf_issued       110609                       # number of hwpf issued
system.cpu.icache.prefetcher.pfIdentified       113607                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfBufferHit         2581                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull           87                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         19497                       # number of prefetches not generated due to page crossing
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2172                       # number of replacements
system.cpu.icache.tags.tagsinuse           463.848532                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16115                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2681                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.010817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    42.168547                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.icache.prefetcher   421.679985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.082360                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.icache.prefetcher     0.823594                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.905954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          455                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1          336                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.888672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35957                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35957                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        16115                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16115                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         16115                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16115                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        16115                       # number of overall hits
system.cpu.icache.overall_hits::total           16115                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          523                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           523                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          523                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            523                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          523                       # number of overall misses
system.cpu.icache.overall_misses::total           523                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     34916000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34916000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     34916000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34916000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     34916000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34916000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        16638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        16638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        16638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16638                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.031434                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031434                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.031434                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031434                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.031434                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031434                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66760.994264                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66760.994264                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66760.994264                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66760.994264                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66760.994264                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66760.994264                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              1374                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          237                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          237                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          237                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          237                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          237                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          237                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          286                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          286                       # number of ReadReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::cpu.icache.prefetcher         2409                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         2409                       # number of HardPFReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          286                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          286                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.icache.prefetcher         2409                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2695                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     25845500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25845500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::cpu.icache.prefetcher    215865523                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    215865523                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     25845500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25845500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     25845500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.icache.prefetcher    215865523                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    241711023                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017190                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017190                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017190                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.161979                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 90368.881119                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90368.881119                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::cpu.icache.prefetcher 89607.938149                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 89607.938149                       # average HardPFReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 90368.881119                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90368.881119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 90368.881119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.icache.prefetcher 89607.938149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89688.691280                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests          5498                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3223                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           16                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2203                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq                37                       # Transaction distribution
system.membus.trans_dist::ReadExResp               37                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3236                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         7549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.mma_test_fft_datapath.cache.mem_side::system.mem_ctrls.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.mma_test_fft_datapath.cache.mem_side::total           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       171648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       171648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        36288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        36288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.mma_test_fft_datapath.cache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.mma_test_fft_datapath.cache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  208704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               18                       # Total snoops (count)
system.membus.snoopTraffic                        960                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3279                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.020433                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.141498                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3212     97.96%     97.96% # Request fanout histogram
system.membus.snoop_fanout::1                      67      2.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3279                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6401005                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13776477                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2844853                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             123250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.2                       # Layer utilization (%)
system.mma_test_fft_datapath.clk_domain.clock        10000                       # Clock period in ticks
system.mma_test_fft_datapath.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.mma_test_fft_datapath.cache_queue_reads            0                       # Number of reads to the mma_test_fft_datapath.cache_queue
system.mma_test_fft_datapath.cache_queue_writes            0                       # Number of writes to the mma_test_fft_datapath.cache_queue
system.mma_test_fft_datapath.total_dcache_loads           10                       # Total number of dcache loads
system.mma_test_fft_datapath.total_dcache_stores           10                       # Total number of dcache stores.
system.mma_test_fft_datapath.dcache_latency::samples           20                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::mean 22501.600000                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::gmean 18504.474856                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::stdev 13717.142738                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::0-2047            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::2048-4095            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::4096-6143            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::6144-8191            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::8192-10239           10     50.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::10240-12287            0      0.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::12288-14335            0      0.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::14336-16383            0      0.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::16384-18431            0      0.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::18432-20479            1      5.00%     55.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::20480-22527            0      0.00%     55.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::22528-24575            0      0.00%     55.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::24576-26623            0      0.00%     55.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::26624-28671            0      0.00%     55.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::28672-30719            3     15.00%     70.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::30720-32767            0      0.00%     70.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::32768-34815            0      0.00%     70.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::34816-36863            0      0.00%     70.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::36864-38911            0      0.00%     70.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::38912-40959            6     30.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::40960-43007            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::43008-45055            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::45056-47103            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::47104-49151            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::49152-51199            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::51200-53247            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::53248-55295            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::55296-57343            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::57344-59391            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::59392-61439            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::total           20                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_queue_time::samples           20                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::mean        76500                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::gmean 30066.684870                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::stdev 224623.076098                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::0-65535           19     95.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::65536-131071            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::131072-196607            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::196608-262143            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::262144-327679            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::327680-393215            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::393216-458751            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::458752-524287            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::524288-589823            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::589824-655359            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::655360-720895            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::720896-786431            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::786432-851967            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::851968-917503            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::917504-983039            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::983040-1.04858e+06            1      5.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.31072e+06-1.37626e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.37626e+06-1.44179e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.44179e+06-1.50733e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.50733e+06-1.57286e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.57286e+06-1.6384e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.6384e+06-1.70394e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.70394e+06-1.76947e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.76947e+06-1.83501e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.83501e+06-1.90054e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.90054e+06-1.96608e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::total           20                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.total_acp_loads            0                       # Total number of ACP loads
system.mma_test_fft_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.mma_test_fft_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::0            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::1            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::2            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::3            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::4            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::5            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::6            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::7            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::8            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::9            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.mma_test_fft_datapath.sim_cycles           250                       # Total accelerator cycles
system.mma_test_fft_datapath.tlb.hits              20                       # TLB hits
system.mma_test_fft_datapath.tlb.misses             1                       # TLB misses
system.mma_test_fft_datapath.tlb.reads             21                       # TLB reads
system.mma_test_fft_datapath.tlb.updates            1                       # TLB updates
system.mma_test_fft_datapath.tlb.hitRate     0.952381                       # TLB hit rate
system.mma_test_fft_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.mma_test_fft_datapath.cache.prefetcher.num_hwpf_issued           81                       # number of hwpf issued
system.mma_test_fft_datapath.cache.prefetcher.pfIdentified          168                       # number of prefetch candidates identified
system.mma_test_fft_datapath.cache.prefetcher.pfBufferHit           86                       # number of redundant prefetches already in prefetch queue
system.mma_test_fft_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.mma_test_fft_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.mma_test_fft_datapath.cache.prefetcher.pfSpanPage            0                       # number of prefetches not generated due to page crossing
system.mma_test_fft_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.mma_test_fft_datapath.cache.tags.replacements            0                       # number of replacements
system.mma_test_fft_datapath.cache.tags.tagsinuse    12.413329                       # Cycle average of tags in use
system.mma_test_fft_datapath.cache.tags.total_refs           19                       # Total number of references to valid blocks.
system.mma_test_fft_datapath.cache.tags.sampled_refs           20                       # Sample count of references to valid blocks.
system.mma_test_fft_datapath.cache.tags.avg_refs     0.950000                       # Average number of references to valid blocks.
system.mma_test_fft_datapath.cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.mma_test_fft_datapath.cache.tags.occ_blocks::mma_test_fft_datapath.cache     0.601597                       # Average occupied blocks per requestor
system.mma_test_fft_datapath.cache.tags.occ_blocks::mma_test_fft_datapath.cache.prefetcher    11.811731                       # Average occupied blocks per requestor
system.mma_test_fft_datapath.cache.tags.occ_percent::mma_test_fft_datapath.cache     0.001175                       # Average percentage of cache occupancy
system.mma_test_fft_datapath.cache.tags.occ_percent::mma_test_fft_datapath.cache.prefetcher     0.023070                       # Average percentage of cache occupancy
system.mma_test_fft_datapath.cache.tags.occ_percent::total     0.024245                       # Average percentage of cache occupancy
system.mma_test_fft_datapath.cache.tags.occ_task_id_blocks::1022           19                       # Occupied blocks per task id
system.mma_test_fft_datapath.cache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.mma_test_fft_datapath.cache.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.mma_test_fft_datapath.cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mma_test_fft_datapath.cache.tags.occ_task_id_percent::1022     0.037109                       # Percentage of cache occupancy per task id
system.mma_test_fft_datapath.cache.tags.occ_task_id_percent::1024     0.001953                       # Percentage of cache occupancy per task id
system.mma_test_fft_datapath.cache.tags.tag_accesses          108                       # Number of tag accesses
system.mma_test_fft_datapath.cache.tags.data_accesses          108                       # Number of data accesses
system.mma_test_fft_datapath.cache.pwrStateResidencyTicks::UNDEFINED     56916000                       # Cumulative time (in ticks) in various power states
system.mma_test_fft_datapath.cache.ReadReq_hits::mma_test_fft_datapath.cache            9                       # number of ReadReq hits
system.mma_test_fft_datapath.cache.ReadReq_hits::total            9                       # number of ReadReq hits
system.mma_test_fft_datapath.cache.WriteReq_hits::mma_test_fft_datapath.cache            1                       # number of WriteReq hits
system.mma_test_fft_datapath.cache.WriteReq_hits::total            1                       # number of WriteReq hits
system.mma_test_fft_datapath.cache.demand_hits::mma_test_fft_datapath.cache           10                       # number of demand (read+write) hits
system.mma_test_fft_datapath.cache.demand_hits::total           10                       # number of demand (read+write) hits
system.mma_test_fft_datapath.cache.overall_hits::mma_test_fft_datapath.cache           10                       # number of overall hits
system.mma_test_fft_datapath.cache.overall_hits::total           10                       # number of overall hits
system.mma_test_fft_datapath.cache.ReadReq_misses::mma_test_fft_datapath.cache            1                       # number of ReadReq misses
system.mma_test_fft_datapath.cache.ReadReq_misses::total            1                       # number of ReadReq misses
system.mma_test_fft_datapath.cache.WriteReq_misses::mma_test_fft_datapath.cache           10                       # number of WriteReq misses
system.mma_test_fft_datapath.cache.WriteReq_misses::total           10                       # number of WriteReq misses
system.mma_test_fft_datapath.cache.demand_misses::mma_test_fft_datapath.cache           11                       # number of demand (read+write) misses
system.mma_test_fft_datapath.cache.demand_misses::total           11                       # number of demand (read+write) misses
system.mma_test_fft_datapath.cache.overall_misses::mma_test_fft_datapath.cache           11                       # number of overall misses
system.mma_test_fft_datapath.cache.overall_misses::total           11                       # number of overall misses
system.mma_test_fft_datapath.cache.ReadReq_miss_latency::mma_test_fft_datapath.cache        40000                       # number of ReadReq miss cycles
system.mma_test_fft_datapath.cache.ReadReq_miss_latency::total        40000                       # number of ReadReq miss cycles
system.mma_test_fft_datapath.cache.WriteReq_miss_latency::mma_test_fft_datapath.cache       350000                       # number of WriteReq miss cycles
system.mma_test_fft_datapath.cache.WriteReq_miss_latency::total       350000                       # number of WriteReq miss cycles
system.mma_test_fft_datapath.cache.demand_miss_latency::mma_test_fft_datapath.cache       390000                       # number of demand (read+write) miss cycles
system.mma_test_fft_datapath.cache.demand_miss_latency::total       390000                       # number of demand (read+write) miss cycles
system.mma_test_fft_datapath.cache.overall_miss_latency::mma_test_fft_datapath.cache       390000                       # number of overall miss cycles
system.mma_test_fft_datapath.cache.overall_miss_latency::total       390000                       # number of overall miss cycles
system.mma_test_fft_datapath.cache.ReadReq_accesses::mma_test_fft_datapath.cache           10                       # number of ReadReq accesses(hits+misses)
system.mma_test_fft_datapath.cache.ReadReq_accesses::total           10                       # number of ReadReq accesses(hits+misses)
system.mma_test_fft_datapath.cache.WriteReq_accesses::mma_test_fft_datapath.cache           11                       # number of WriteReq accesses(hits+misses)
system.mma_test_fft_datapath.cache.WriteReq_accesses::total           11                       # number of WriteReq accesses(hits+misses)
system.mma_test_fft_datapath.cache.demand_accesses::mma_test_fft_datapath.cache           21                       # number of demand (read+write) accesses
system.mma_test_fft_datapath.cache.demand_accesses::total           21                       # number of demand (read+write) accesses
system.mma_test_fft_datapath.cache.overall_accesses::mma_test_fft_datapath.cache           21                       # number of overall (read+write) accesses
system.mma_test_fft_datapath.cache.overall_accesses::total           21                       # number of overall (read+write) accesses
system.mma_test_fft_datapath.cache.ReadReq_miss_rate::mma_test_fft_datapath.cache     0.100000                       # miss rate for ReadReq accesses
system.mma_test_fft_datapath.cache.ReadReq_miss_rate::total     0.100000                       # miss rate for ReadReq accesses
system.mma_test_fft_datapath.cache.WriteReq_miss_rate::mma_test_fft_datapath.cache     0.909091                       # miss rate for WriteReq accesses
system.mma_test_fft_datapath.cache.WriteReq_miss_rate::total     0.909091                       # miss rate for WriteReq accesses
system.mma_test_fft_datapath.cache.demand_miss_rate::mma_test_fft_datapath.cache     0.523810                       # miss rate for demand accesses
system.mma_test_fft_datapath.cache.demand_miss_rate::total     0.523810                       # miss rate for demand accesses
system.mma_test_fft_datapath.cache.overall_miss_rate::mma_test_fft_datapath.cache     0.523810                       # miss rate for overall accesses
system.mma_test_fft_datapath.cache.overall_miss_rate::total     0.523810                       # miss rate for overall accesses
system.mma_test_fft_datapath.cache.ReadReq_avg_miss_latency::mma_test_fft_datapath.cache        40000                       # average ReadReq miss latency
system.mma_test_fft_datapath.cache.ReadReq_avg_miss_latency::total        40000                       # average ReadReq miss latency
system.mma_test_fft_datapath.cache.WriteReq_avg_miss_latency::mma_test_fft_datapath.cache        35000                       # average WriteReq miss latency
system.mma_test_fft_datapath.cache.WriteReq_avg_miss_latency::total        35000                       # average WriteReq miss latency
system.mma_test_fft_datapath.cache.demand_avg_miss_latency::mma_test_fft_datapath.cache 35454.545455                       # average overall miss latency
system.mma_test_fft_datapath.cache.demand_avg_miss_latency::total 35454.545455                       # average overall miss latency
system.mma_test_fft_datapath.cache.overall_avg_miss_latency::mma_test_fft_datapath.cache 35454.545455                       # average overall miss latency
system.mma_test_fft_datapath.cache.overall_avg_miss_latency::total 35454.545455                       # average overall miss latency
system.mma_test_fft_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mma_test_fft_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mma_test_fft_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.mma_test_fft_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.mma_test_fft_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mma_test_fft_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mma_test_fft_datapath.cache.WriteReq_mshr_hits::mma_test_fft_datapath.cache            7                       # number of WriteReq MSHR hits
system.mma_test_fft_datapath.cache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.mma_test_fft_datapath.cache.demand_mshr_hits::mma_test_fft_datapath.cache            7                       # number of demand (read+write) MSHR hits
system.mma_test_fft_datapath.cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.mma_test_fft_datapath.cache.overall_mshr_hits::mma_test_fft_datapath.cache            7                       # number of overall MSHR hits
system.mma_test_fft_datapath.cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.mma_test_fft_datapath.cache.ReadReq_mshr_misses::mma_test_fft_datapath.cache            1                       # number of ReadReq MSHR misses
system.mma_test_fft_datapath.cache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.mma_test_fft_datapath.cache.WriteReq_mshr_misses::mma_test_fft_datapath.cache            3                       # number of WriteReq MSHR misses
system.mma_test_fft_datapath.cache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.mma_test_fft_datapath.cache.HardPFReq_mshr_misses::mma_test_fft_datapath.cache.prefetcher           22                       # number of HardPFReq MSHR misses
system.mma_test_fft_datapath.cache.HardPFReq_mshr_misses::total           22                       # number of HardPFReq MSHR misses
system.mma_test_fft_datapath.cache.demand_mshr_misses::mma_test_fft_datapath.cache            4                       # number of demand (read+write) MSHR misses
system.mma_test_fft_datapath.cache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.mma_test_fft_datapath.cache.overall_mshr_misses::mma_test_fft_datapath.cache            4                       # number of overall MSHR misses
system.mma_test_fft_datapath.cache.overall_mshr_misses::mma_test_fft_datapath.cache.prefetcher           22                       # number of overall MSHR misses
system.mma_test_fft_datapath.cache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.mma_test_fft_datapath.cache.ReadReq_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # number of ReadReq MSHR miss cycles
system.mma_test_fft_datapath.cache.ReadReq_mshr_miss_latency::total        21000                       # number of ReadReq MSHR miss cycles
system.mma_test_fft_datapath.cache.WriteReq_mshr_miss_latency::mma_test_fft_datapath.cache        63000                       # number of WriteReq MSHR miss cycles
system.mma_test_fft_datapath.cache.WriteReq_mshr_miss_latency::total        63000                       # number of WriteReq MSHR miss cycles
system.mma_test_fft_datapath.cache.HardPFReq_mshr_miss_latency::mma_test_fft_datapath.cache.prefetcher      1010960                       # number of HardPFReq MSHR miss cycles
system.mma_test_fft_datapath.cache.HardPFReq_mshr_miss_latency::total      1010960                       # number of HardPFReq MSHR miss cycles
system.mma_test_fft_datapath.cache.demand_mshr_miss_latency::mma_test_fft_datapath.cache        84000                       # number of demand (read+write) MSHR miss cycles
system.mma_test_fft_datapath.cache.demand_mshr_miss_latency::total        84000                       # number of demand (read+write) MSHR miss cycles
system.mma_test_fft_datapath.cache.overall_mshr_miss_latency::mma_test_fft_datapath.cache        84000                       # number of overall MSHR miss cycles
system.mma_test_fft_datapath.cache.overall_mshr_miss_latency::mma_test_fft_datapath.cache.prefetcher      1010960                       # number of overall MSHR miss cycles
system.mma_test_fft_datapath.cache.overall_mshr_miss_latency::total      1094960                       # number of overall MSHR miss cycles
system.mma_test_fft_datapath.cache.ReadReq_mshr_miss_rate::mma_test_fft_datapath.cache     0.100000                       # mshr miss rate for ReadReq accesses
system.mma_test_fft_datapath.cache.ReadReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for ReadReq accesses
system.mma_test_fft_datapath.cache.WriteReq_mshr_miss_rate::mma_test_fft_datapath.cache     0.272727                       # mshr miss rate for WriteReq accesses
system.mma_test_fft_datapath.cache.WriteReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for WriteReq accesses
system.mma_test_fft_datapath.cache.HardPFReq_mshr_miss_rate::mma_test_fft_datapath.cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.mma_test_fft_datapath.cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.mma_test_fft_datapath.cache.demand_mshr_miss_rate::mma_test_fft_datapath.cache     0.190476                       # mshr miss rate for demand accesses
system.mma_test_fft_datapath.cache.demand_mshr_miss_rate::total     0.190476                       # mshr miss rate for demand accesses
system.mma_test_fft_datapath.cache.overall_mshr_miss_rate::mma_test_fft_datapath.cache     0.190476                       # mshr miss rate for overall accesses
system.mma_test_fft_datapath.cache.overall_mshr_miss_rate::mma_test_fft_datapath.cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.mma_test_fft_datapath.cache.overall_mshr_miss_rate::total     1.238095                       # mshr miss rate for overall accesses
system.mma_test_fft_datapath.cache.ReadReq_avg_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # average ReadReq mshr miss latency
system.mma_test_fft_datapath.cache.ReadReq_avg_mshr_miss_latency::total        21000                       # average ReadReq mshr miss latency
system.mma_test_fft_datapath.cache.WriteReq_avg_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # average WriteReq mshr miss latency
system.mma_test_fft_datapath.cache.WriteReq_avg_mshr_miss_latency::total        21000                       # average WriteReq mshr miss latency
system.mma_test_fft_datapath.cache.HardPFReq_avg_mshr_miss_latency::mma_test_fft_datapath.cache.prefetcher 45952.727273                       # average HardPFReq mshr miss latency
system.mma_test_fft_datapath.cache.HardPFReq_avg_mshr_miss_latency::total 45952.727273                       # average HardPFReq mshr miss latency
system.mma_test_fft_datapath.cache.demand_avg_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # average overall mshr miss latency
system.mma_test_fft_datapath.cache.demand_avg_mshr_miss_latency::total        21000                       # average overall mshr miss latency
system.mma_test_fft_datapath.cache.overall_avg_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # average overall mshr miss latency
system.mma_test_fft_datapath.cache.overall_avg_mshr_miss_latency::mma_test_fft_datapath.cache.prefetcher 45952.727273                       # average overall mshr miss latency
system.mma_test_fft_datapath.cache.overall_avg_mshr_miss_latency::total 42113.846154                       # average overall mshr miss latency

---------- End Simulation Statistics   ----------
