

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">lm3s_ssi.h</div>  </div>
</div>
<div class="contents">
<a href="lm3s__ssi_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef LM3S_SSI_H</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define LM3S_SSI_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="comment">/*\{*/</span>
<a name="l00043"></a><a class="code" href="lm3s__ssi_8h.html#af5caf77b05fba513a8efed0d5cb2ad86">00043</a> <span class="preprocessor">#define SSI_O_CR0               0x00000000  //&lt; SSI Control 0</span>
<a name="l00044"></a><a class="code" href="lm3s__ssi_8h.html#aec1fe28f5cd05494ac48c76861a6a455">00044</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_CR1               0x00000004  //&lt; SSI Control 1</span>
<a name="l00045"></a><a class="code" href="lm3s__ssi_8h.html#aeee45da597a7055c2b8468367cd8e920">00045</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_DR                0x00000008  //&lt; SSI Data</span>
<a name="l00046"></a><a class="code" href="lm3s__ssi_8h.html#a55f7cbb2343be8bcf82ec043a3df7ee6">00046</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_SR                0x0000000C  //&lt; SSI Status</span>
<a name="l00047"></a><a class="code" href="lm3s__ssi_8h.html#adb98ea55a965206ca63052dfaacdd5e8">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_CPSR              0x00000010  //&lt; SSI Clock Prescale</span>
<a name="l00048"></a><a class="code" href="lm3s__ssi_8h.html#a0c839fa56316268d9d3c1a6338d5b9a8">00048</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_IM                0x00000014  //&lt; SSI Interrupt Mask</span>
<a name="l00049"></a><a class="code" href="lm3s__ssi_8h.html#ab5b9af4f6f0164617f176ab7a65f760c">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_RIS               0x00000018  //&lt; SSI Raw Interrupt Status</span>
<a name="l00050"></a><a class="code" href="lm3s__ssi_8h.html#adb7055b4042d647c5810778257911c2f">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_MIS               0x0000001C  //&lt; SSI Masked Interrupt Status</span>
<a name="l00051"></a><a class="code" href="lm3s__ssi_8h.html#aaf63879f2c29b6fd6d9903153dd4271a">00051</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_ICR               0x00000020  //&lt; SSI Interrupt Clear</span>
<a name="l00052"></a><a class="code" href="lm3s__ssi_8h.html#af758d677fe6a37624e0f32c5e03c77f7">00052</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_DMACTL            0x00000024  //&lt; SSI DMA Control</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00054"></a>00054 
<a name="l00058"></a>00058 <span class="comment">/*\{*/</span>
<a name="l00059"></a><a class="code" href="lm3s__ssi_8h.html#afc33c4b7b043f13d035f7d3d89f9a13d">00059</a> <span class="preprocessor">#define SSI_CR0_SCR_M           0x0000FF00  //&lt; SSI Serial Clock Rate</span>
<a name="l00060"></a><a class="code" href="lm3s__ssi_8h.html#ad448b8bdd1611b78b945036b2c85c362">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_SPH             0x00000080  //&lt; SSI Serial Clock Phase</span>
<a name="l00061"></a><a class="code" href="lm3s__ssi_8h.html#af7cdb2c4a4068dd6fb50b6bae0aa2f6d">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_SPO             0x00000040  //&lt; SSI Serial Clock Polarity</span>
<a name="l00062"></a><a class="code" href="lm3s__ssi_8h.html#af6e4bbc661f3cc7a137f24d58a7cc5ca">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_FRF_M           0x00000030  //&lt; SSI Frame Format Select</span>
<a name="l00063"></a><a class="code" href="lm3s__ssi_8h.html#ad61aa990a415319ec805d9c4f9585c3a">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_FRF_MOTO        0x00000000  //&lt; Freescale SPI Frame Format</span>
<a name="l00064"></a><a class="code" href="lm3s__ssi_8h.html#a091d7d03efbe28af12064e586701a700">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_FRF_TI          0x00000010  //&lt; Texas Instruments Synchronous</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>                                            <span class="comment">//&lt; Serial Frame Format</span>
<a name="l00066"></a><a class="code" href="lm3s__ssi_8h.html#a052be4efc05ce89a2c2837f50c3529f2">00066</a> <span class="preprocessor">#define SSI_CR0_FRF_NMW         0x00000020  //&lt; MICROWIRE Frame Format</span>
<a name="l00067"></a><a class="code" href="lm3s__ssi_8h.html#ad68778d4ef8eef95119c7977a9fec1f6">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_M           0x0000000F  //&lt; SSI Data Size Select</span>
<a name="l00068"></a><a class="code" href="lm3s__ssi_8h.html#a5ce8e80906f1116426e8dedd13160c96">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_4           0x00000003  //&lt; 4-bit data</span>
<a name="l00069"></a><a class="code" href="lm3s__ssi_8h.html#a0769dbe842e03d4ec3adc326c8593d8b">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_5           0x00000004  //&lt; 5-bit data</span>
<a name="l00070"></a><a class="code" href="lm3s__ssi_8h.html#abe085d02bd760bfeec712d7cd1cc546e">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_6           0x00000005  //&lt; 6-bit data</span>
<a name="l00071"></a><a class="code" href="lm3s__ssi_8h.html#ae3de269898287c5d1e549857ac9f56d2">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_7           0x00000006  //&lt; 7-bit data</span>
<a name="l00072"></a><a class="code" href="lm3s__ssi_8h.html#aca6d8eec01dc35cfc20f89075b0de30b">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_8           0x00000007  //&lt; 8-bit data</span>
<a name="l00073"></a><a class="code" href="lm3s__ssi_8h.html#ab5ab3648a5a3fe3518cbae1a7e25d439">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_9           0x00000008  //&lt; 9-bit data</span>
<a name="l00074"></a><a class="code" href="lm3s__ssi_8h.html#a4dbebab23a0608236477c19d21af13db">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_10          0x00000009  //&lt; 10-bit data</span>
<a name="l00075"></a><a class="code" href="lm3s__ssi_8h.html#aa88bf75f82912b131722b5493ab74823">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_11          0x0000000A  //&lt; 11-bit data</span>
<a name="l00076"></a><a class="code" href="lm3s__ssi_8h.html#a79bdef755ffd7300a8f3b3c1954ba4ff">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_12          0x0000000B  //&lt; 12-bit data</span>
<a name="l00077"></a><a class="code" href="lm3s__ssi_8h.html#afe9499318c857d377b65c3e66d064995">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_13          0x0000000C  //&lt; 13-bit data</span>
<a name="l00078"></a><a class="code" href="lm3s__ssi_8h.html#a84d41dc0742f68ef9dc43da741a3f0d7">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_14          0x0000000D  //&lt; 14-bit data</span>
<a name="l00079"></a><a class="code" href="lm3s__ssi_8h.html#a4e74ff45bb07cfc16bb42d971e2c436a">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_15          0x0000000E  //&lt; 15-bit data</span>
<a name="l00080"></a><a class="code" href="lm3s__ssi_8h.html#a2d27eaaa5043e93158f8c9c9f86f13d0">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_16          0x0000000F  //&lt; 16-bit data</span>
<a name="l00081"></a><a class="code" href="lm3s__ssi_8h.html#abd0cd7047845f6a52ed9cb60b0796000">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_SCR_S           8</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00083"></a>00083 
<a name="l00087"></a>00087 <span class="comment">/*\{*/</span>
<a name="l00088"></a><a class="code" href="lm3s__ssi_8h.html#acb5e643b2ef5146c259fa512331bf88a">00088</a> <span class="preprocessor">#define SSI_CR1_EOT             0x00000010  //&lt; End of Transmission</span>
<a name="l00089"></a><a class="code" href="lm3s__ssi_8h.html#aaf7015c8244a4d18bf28dd1f6d7d1e71">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_SOD             0x00000008  //&lt; SSI Slave Mode Output Disable</span>
<a name="l00090"></a><a class="code" href="lm3s__ssi_8h.html#a736cd39b92a6cbdbefe5cba845f0a23c">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_MS              0x00000004  //&lt; SSI Master/Slave Select</span>
<a name="l00091"></a><a class="code" href="lm3s__ssi_8h.html#afbe2b458f072bd35828e4cb1b5c3ceb1">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_SSE             0x00000002  //&lt; SSI Synchronous Serial Port</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>                                            <span class="comment">//&lt; Enable</span>
<a name="l00093"></a><a class="code" href="lm3s__ssi_8h.html#aa4f8c02fe160be0f57fe89043e75f441">00093</a> <span class="preprocessor">#define SSI_CR1_LBM             0x00000001  //&lt; SSI Loopback Mode</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00095"></a>00095 
<a name="l00099"></a>00099 <span class="comment">/*\{*/</span>
<a name="l00100"></a><a class="code" href="lm3s__ssi_8h.html#a5ddafae7777be33d5eecb99da1b8a05a">00100</a> <span class="preprocessor">#define SSI_DR_DATA_M           0x0000FFFF  //&lt; SSI Receive/Transmit Data</span>
<a name="l00101"></a><a class="code" href="lm3s__ssi_8h.html#a9b1a44baadd6213589ee861721ac0a0c">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_DR_DATA_S           0</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00103"></a>00103 
<a name="l00107"></a>00107 <span class="comment">/*\{*/</span>
<a name="l00108"></a><a class="code" href="lm3s__ssi_8h.html#a2001ab9e16bea9e0368913d175166305">00108</a> <span class="preprocessor">#define SSI_SR_BSY              0x00000010  //&lt; SSI Busy Bit</span>
<a name="l00109"></a><a class="code" href="lm3s__ssi_8h.html#a92a38ea113ddadfe34512396ca7c9a46">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_SR_RFF              0x00000008  //&lt; SSI Receive FIFO Full</span>
<a name="l00110"></a><a class="code" href="lm3s__ssi_8h.html#ae0653371c86992b7f364d3909b10fd7b">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_SR_RNE              0x00000004  //&lt; SSI Receive FIFO Not Empty</span>
<a name="l00111"></a><a class="code" href="lm3s__ssi_8h.html#a5d9ec4b4633a33b42c8c1b56e8ca7d0e">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_SR_TNF              0x00000002  //&lt; SSI Transmit FIFO Not Full</span>
<a name="l00112"></a><a class="code" href="lm3s__ssi_8h.html#a2b3277b0a04d62e7674155c89881b86c">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_SR_TFE              0x00000001  //&lt; SSI Transmit FIFO Empty</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00114"></a>00114 
<a name="l00118"></a>00118 <span class="comment">/*\{*/</span>
<a name="l00119"></a><a class="code" href="lm3s__ssi_8h.html#a1ccb03d587b0533504201b1224cb6710">00119</a> <span class="preprocessor">#define SSI_CPSR_CPSDVSR_M      0x000000FF  //&lt; SSI Clock Prescale Divisor</span>
<a name="l00120"></a><a class="code" href="lm3s__ssi_8h.html#ab24c55bea4eb7168928b903681f0ceed">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CPSR_CPSDVSR_S      0</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00122"></a>00122 
<a name="l00126"></a>00126 <span class="comment">/*\{*/</span>
<a name="l00127"></a><a class="code" href="lm3s__ssi_8h.html#a22cc1ee908ec15a4ae5cec1f77195b53">00127</a> <span class="preprocessor">#define SSI_IM_TXIM             0x00000008  //&lt; SSI Transmit FIFO Interrupt Mask</span>
<a name="l00128"></a><a class="code" href="lm3s__ssi_8h.html#a991109b454b7f2a294ce9dd2b523f378">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_IM_RXIM             0x00000004  //&lt; SSI Receive FIFO Interrupt Mask</span>
<a name="l00129"></a><a class="code" href="lm3s__ssi_8h.html#afd3ac990370ed4a0100b719fc1c7da7f">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_IM_RTIM             0x00000002  //&lt; SSI Receive Time-Out Interrupt</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>                                            <span class="comment">//&lt; Mask</span>
<a name="l00131"></a><a class="code" href="lm3s__ssi_8h.html#a0ac5d6787a248fe1b2c0d4d70f72128b">00131</a> <span class="preprocessor">#define SSI_IM_RORIM            0x00000001  //&lt; SSI Receive Overrun Interrupt</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>                                            <span class="comment">//&lt; Mask</span>
<a name="l00133"></a>00133 <span class="comment">/*\}*/</span>
<a name="l00134"></a>00134 
<a name="l00138"></a>00138 <span class="comment">/*\{*/</span>
<a name="l00139"></a><a class="code" href="lm3s__ssi_8h.html#a2eadd9397b3638d5da48ccdbaea3185d">00139</a> <span class="preprocessor">#define SSI_RIS_TXRIS           0x00000008  //&lt; SSI Transmit FIFO Raw Interrupt</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>                                            <span class="comment">//&lt; Status</span>
<a name="l00141"></a><a class="code" href="lm3s__ssi_8h.html#a8b1c5d9972afeda4f50dda2690835731">00141</a> <span class="preprocessor">#define SSI_RIS_RXRIS           0x00000004  //&lt; SSI Receive FIFO Raw Interrupt</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>                                            <span class="comment">//&lt; Status</span>
<a name="l00143"></a><a class="code" href="lm3s__ssi_8h.html#aa886afa014f07c99a181ab319dc28080">00143</a> <span class="preprocessor">#define SSI_RIS_RTRIS           0x00000002  //&lt; SSI Receive Time-Out Raw</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span>                                            <span class="comment">//&lt; Interrupt Status</span>
<a name="l00145"></a><a class="code" href="lm3s__ssi_8h.html#a5608f1fe7bd658c0d9fd1e2b744abff5">00145</a> <span class="preprocessor">#define SSI_RIS_RORRIS          0x00000001  //&lt; SSI Receive Overrun Raw</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>                                            <span class="comment">//&lt; Interrupt Status</span>
<a name="l00147"></a>00147 <span class="comment">/*\}*/</span>
<a name="l00148"></a>00148 
<a name="l00152"></a>00152 <span class="comment">/*\{*/</span>
<a name="l00153"></a><a class="code" href="lm3s__ssi_8h.html#a7a5ce5ccfadeba575da88fe9ac2f9841">00153</a> <span class="preprocessor">#define SSI_MIS_TXMIS           0x00000008  //&lt; SSI Transmit FIFO Masked</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>                                            <span class="comment">//&lt; Interrupt Status</span>
<a name="l00155"></a><a class="code" href="lm3s__ssi_8h.html#ab28ba2d50a2c09a9cfcf89993a9386f9">00155</a> <span class="preprocessor">#define SSI_MIS_RXMIS           0x00000004  //&lt; SSI Receive FIFO Masked</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span>                                            <span class="comment">//&lt; Interrupt Status</span>
<a name="l00157"></a><a class="code" href="lm3s__ssi_8h.html#a3cc503e0fe07bef97ba821a1770c7682">00157</a> <span class="preprocessor">#define SSI_MIS_RTMIS           0x00000002  //&lt; SSI Receive Time-Out Masked</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>                                            <span class="comment">//&lt; Interrupt Status</span>
<a name="l00159"></a><a class="code" href="lm3s__ssi_8h.html#a169d9731c6f86b5eeb4cfadc9cdc6ad8">00159</a> <span class="preprocessor">#define SSI_MIS_RORMIS          0x00000001  //&lt; SSI Receive Overrun Masked</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span>                                            <span class="comment">//&lt; Interrupt Status</span>
<a name="l00161"></a>00161 <span class="comment">/*\}*/</span>
<a name="l00162"></a>00162 
<a name="l00166"></a>00166 <span class="comment">/*\{*/</span>
<a name="l00167"></a><a class="code" href="lm3s__ssi_8h.html#ab08a821d41f3c5491b33d81e51389db2">00167</a> <span class="preprocessor">#define SSI_ICR_RTIC            0x00000002  //&lt; SSI Receive Time-Out Interrupt</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span>                                            <span class="comment">//&lt; Clear</span>
<a name="l00169"></a><a class="code" href="lm3s__ssi_8h.html#ac3e8a8e0bb173b6d757377c4c94379ad">00169</a> <span class="preprocessor">#define SSI_ICR_RORIC           0x00000001  //&lt; SSI Receive Overrun Interrupt</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span>                                            <span class="comment">//&lt; Clear</span>
<a name="l00171"></a>00171 <span class="comment">/*\}*/</span>
<a name="l00172"></a>00172 
<a name="l00176"></a>00176 <span class="comment">/*\{*/</span>
<a name="l00177"></a><a class="code" href="lm3s__ssi_8h.html#ab8b200e1fd3933a38e600075b6016fac">00177</a> <span class="preprocessor">#define SSI_DMACTL_TXDMAE       0x00000002  //&lt; Transmit DMA Enable</span>
<a name="l00178"></a><a class="code" href="lm3s__ssi_8h.html#a8220a9b5a0cddf55cf93a685989b1161">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_DMACTL_RXDMAE       0x00000001  //&lt; Receive DMA Enable</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00180"></a>00180 
<a name="l00184"></a>00184 <span class="comment">/*\{*/</span>
<a name="l00185"></a>00185 <span class="preprocessor">#ifndef DEPRECATED</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00187"></a>00187 
<a name="l00192"></a>00192 <span class="comment">/*\{*/</span>
<a name="l00193"></a><a class="code" href="lm3s__ssi_8h.html#a838e6782dafa1bf89eecb2222f56895f">00193</a> <span class="preprocessor">#define SSI_CR0_SCR             0x0000FF00  //&lt; Serial clock rate</span>
<a name="l00194"></a><a class="code" href="lm3s__ssi_8h.html#a1db71d64d68426d7698adf22ee6a3ab1">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_FRF_MASK        0x00000030  //&lt; Frame format mask</span>
<a name="l00195"></a><a class="code" href="lm3s__ssi_8h.html#a30ae41b4134af5e14aa5db452ca6a2d3">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS             0x0000000F  //&lt; Data size select</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00197"></a>00197 
<a name="l00202"></a>00202 <span class="comment">/*\{*/</span>
<a name="l00203"></a><a class="code" href="lm3s__ssi_8h.html#ac22ac55599a36a8a178fc2893ac5956e">00203</a> <span class="preprocessor">#define SSI_CPSR_CPSDVSR_MASK   0x000000FF  //&lt; Clock prescale</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00205"></a>00205 
<a name="l00209"></a>00209 <span class="comment">/*\{*/</span>
<a name="l00210"></a><a class="code" href="lm3s__ssi_8h.html#a88540454f43c07e91701dd077089dcfe">00210</a> <span class="preprocessor">#define TX_FIFO_SIZE            (8)         //&lt; Number of entries in the TX FIFO</span>
<a name="l00211"></a><a class="code" href="lm3s__ssi_8h.html#a2ed3de709f08b7f5a44048c990cdaaa8">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_FIFO_SIZE            (8)         //&lt; Number of entries in the RX FIFO</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00213"></a>00213 
<a name="l00219"></a>00219 <span class="comment">/*\{*/</span>
<a name="l00220"></a><a class="code" href="lm3s__ssi_8h.html#abf4ec2dc0fb9f68adce8d18bb9c5523f">00220</a> <span class="preprocessor">#define SSI_INT_TXFF            0x00000008  //&lt; TX FIFO interrupt</span>
<a name="l00221"></a><a class="code" href="lm3s__ssi_8h.html#aed8a485ac6c12c45e29aa59331346b90">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_INT_RXFF            0x00000004  //&lt; RX FIFO interrupt</span>
<a name="l00222"></a><a class="code" href="lm3s__ssi_8h.html#a5fda1b7081d98d7b8ee0240993e5e538">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_INT_RXTO            0x00000002  //&lt; RX timeout interrupt</span>
<a name="l00223"></a><a class="code" href="lm3s__ssi_8h.html#ab7f21f4f4419404103cbcec2c991bc52">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_INT_RXOR            0x00000001  //&lt; RX overrun interrupt</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00225"></a>00225 
<a name="l00226"></a>00226 <span class="preprocessor">#endif </span><span class="comment">/* DEPRECATED */</span>
<a name="l00227"></a>00227 
<a name="l00228"></a>00228 <span class="preprocessor">#endif </span><span class="comment">/* LM3S_SSI_H */</span>
</pre></div></div>
</div>


