* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Sep 14 2025 12:26:07

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U409_TRANSFER_ACK.TACK_EN8
T_15_15_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g1_1
T_15_16_input_2_0
T_15_16_wire_logic_cluster/lc_0/in_2

End 

Net : U409_TRANSFER_ACK.TACK_STARTZ0
T_17_15_wire_logic_cluster/lc_5/out
T_16_15_sp4_h_l_2
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_5/out
T_16_15_sp4_h_l_2
T_15_15_lc_trk_g0_2
T_15_15_input_2_6
T_15_15_wire_logic_cluster/lc_6/in_2

T_17_15_wire_logic_cluster/lc_5/out
T_16_15_sp4_h_l_2
T_15_15_sp4_v_t_45
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g0_5
T_17_15_input_2_5
T_17_15_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.TACK_STATE_ns_1_0
T_15_15_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g0_6
T_15_16_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER21_4
T_16_14_wire_logic_cluster/lc_7/out
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_4/in_3

T_16_14_wire_logic_cluster/lc_7/out
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_1
T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_7/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_0/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g3_2
T_15_14_wire_logic_cluster/lc_4/in_3

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_2/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER22
T_16_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g2_4
T_15_14_input_2_6
T_15_14_wire_logic_cluster/lc_6/in_2

T_16_14_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER23_0
T_15_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g1_6
T_15_14_wire_logic_cluster/lc_2/in_1

T_15_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g2_6
T_15_14_input_2_0
T_15_14_wire_logic_cluster/lc_0/in_2

T_15_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_3/in_3

T_15_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g1_6
T_16_14_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_2
T_16_14_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_7/in_3

T_16_14_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g3_1
T_16_14_input_2_0
T_16_14_wire_logic_cluster/lc_0/in_2

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g2_1
T_15_14_wire_logic_cluster/lc_4/in_1

T_16_14_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_1/in_1

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER21
T_16_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_6/in_3

T_16_14_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_1/in_1

T_16_14_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_3/in_3

End 

Net : U409_AUTOCONFIG.un1_PR_OUT_9_sqmuxa_0_i
T_12_16_wire_logic_cluster/lc_4/out
T_12_15_sp4_v_t_40
T_13_15_sp4_h_l_5
T_12_11_sp4_v_t_47
T_12_15_sp4_v_t_47
T_11_17_lc_trk_g2_2
T_11_17_wire_logic_cluster/lc_0/cen

T_12_16_wire_logic_cluster/lc_4/out
T_12_15_sp4_v_t_40
T_13_15_sp4_h_l_5
T_12_11_sp4_v_t_47
T_12_15_sp4_v_t_47
T_11_17_lc_trk_g2_2
T_11_17_wire_logic_cluster/lc_0/cen

T_12_16_wire_logic_cluster/lc_4/out
T_12_15_sp4_v_t_40
T_13_15_sp4_h_l_5
T_12_15_sp4_v_t_46
T_12_17_lc_trk_g3_3
T_12_17_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_4/out
T_12_15_sp4_v_t_40
T_13_15_sp4_h_l_5
T_12_15_sp4_v_t_46
T_12_17_lc_trk_g3_3
T_12_17_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_4/out
T_12_15_sp4_v_t_40
T_13_15_sp4_h_l_5
T_12_11_sp4_v_t_47
T_11_15_lc_trk_g2_2
T_11_15_wire_logic_cluster/lc_0/cen

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_15_16_sp4_h_l_0
T_14_16_sp4_v_t_43
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_2/cen

T_12_16_wire_logic_cluster/lc_4/out
T_13_16_sp12_h_l_0
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_5/cen

T_12_16_wire_logic_cluster/lc_4/out
T_13_16_sp12_h_l_0
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_5/cen

T_12_16_wire_logic_cluster/lc_4/out
T_13_16_sp12_h_l_0
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_5/cen

T_12_16_wire_logic_cluster/lc_4/out
T_13_16_sp12_h_l_0
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_5/cen

T_12_16_wire_logic_cluster/lc_4/out
T_13_16_sp12_h_l_0
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_5/cen

T_12_16_wire_logic_cluster/lc_4/out
T_13_16_sp12_h_l_0
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_5/cen

End 

Net : U409_AUTOCONFIG.AC_STARTZ0
T_13_15_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g3_2
T_12_15_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_0
T_16_15_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_46
T_16_14_lc_trk_g3_3
T_16_14_wire_logic_cluster/lc_6/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_0/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_4/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_3/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER22_1_0_cascade_
T_16_14_wire_logic_cluster/lc_3/ltout
T_16_14_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_3
T_15_14_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g1_5
T_16_14_wire_logic_cluster/lc_3/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g1_5
T_16_14_wire_logic_cluster/lc_5/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g3_5
T_15_14_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_6
T_15_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g1_2
T_16_14_input_2_3
T_16_14_wire_logic_cluster/lc_3/in_2

T_15_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g1_2
T_16_14_wire_logic_cluster/lc_6/in_1

T_15_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g1_2
T_15_14_wire_logic_cluster/lc_3/in_0

T_15_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g1_2
T_15_14_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER21_3_cascade_
T_16_14_wire_logic_cluster/lc_5/ltout
T_16_14_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_4
T_15_14_wire_logic_cluster/lc_7/out
T_16_14_lc_trk_g0_7
T_16_14_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_7/out
T_16_14_lc_trk_g1_7
T_16_14_wire_logic_cluster/lc_4/in_0

T_15_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g1_7
T_15_14_wire_logic_cluster/lc_1/in_3

T_15_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g1_7
T_15_14_wire_logic_cluster/lc_0/in_0

T_15_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g1_7
T_15_14_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_5
T_15_14_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g1_0
T_16_14_input_2_5
T_16_14_wire_logic_cluster/lc_5/in_2

T_15_14_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g1_0
T_16_14_wire_logic_cluster/lc_4/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g0_0
T_15_14_wire_logic_cluster/lc_1/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g1_0
T_15_14_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_7
T_15_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER23_0_cascade_
T_15_14_wire_logic_cluster/lc_6/ltout
T_15_14_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_c6
T_15_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g0_1
T_15_14_input_2_3
T_15_14_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_c4
T_16_14_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g3_0
T_15_14_wire_logic_cluster/lc_1/in_0

T_16_14_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g3_0
T_15_14_wire_logic_cluster/lc_7/in_0

T_16_14_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g3_0
T_15_14_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TRANSFER_ACK.TACK_START_2_1
T_17_14_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g0_6
T_17_15_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TRANSFER_ACK.CIA_TACK_ENZ0
T_17_13_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_6/in_1

T_17_13_wire_logic_cluster/lc_4/out
T_17_13_lc_trk_g1_4
T_17_13_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_ENZ0
T_16_15_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_6/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_1/in_0

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_c6_cascade_
T_15_14_wire_logic_cluster/lc_1/ltout
T_15_14_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TRANSFER_ACK.LASTCLKZ0Z_1
T_18_14_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g1_0
T_18_13_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g1_0
T_18_13_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.LASTCLKZ0Z_0
T_19_14_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_2/in_1

T_19_14_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_0/in_1

T_19_14_wire_logic_cluster/lc_4/out
T_18_14_lc_trk_g3_4
T_18_14_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.N_3_0_cascade_
T_18_13_wire_logic_cluster/lc_2/ltout
T_18_13_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TRANSFER_ACK.CIA_STATE_RNO_1Z0Z_0
T_18_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TRANSFER_ACK.CIA_STATE_RNO_0Z0Z_0
T_18_13_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.N_17_mux_cascade_
T_18_13_wire_logic_cluster/lc_0/ltout
T_18_13_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TRANSFER_ACK.CIA_ENABLEDZ0Z_0
T_17_13_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g3_5
T_16_13_wire_logic_cluster/lc_7/in_3

T_17_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g1_5
T_18_13_wire_logic_cluster/lc_3/in_3

T_17_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g1_5
T_18_13_wire_logic_cluster/lc_1/in_3

T_17_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g2_5
T_17_13_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK.CIA_STATEZ0Z_1
T_17_12_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_1/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g0_6
T_17_13_wire_logic_cluster/lc_4/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g2_6
T_17_12_wire_logic_cluster/lc_6/in_0

End 

Net : U409_TRANSFER_ACK.N_17_mux
T_18_13_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TRANSFER_ACK.N_5_0
T_16_13_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TRANSFER_ACK.CIA_ENABLEDZ0Z_1
T_17_13_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_7/in_1

T_17_13_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g0_6
T_18_13_wire_logic_cluster/lc_3/in_1

T_17_13_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g0_6
T_18_13_wire_logic_cluster/lc_1/in_1

End 

Net : U409_ADDRESS_DECODE.ATA_SPACEZ0_cascade_
T_11_14_wire_logic_cluster/lc_6/ltout
T_11_14_wire_logic_cluster/lc_7/in_2

End 

Net : U409_ADDRESS_DECODE.ATA_SPACEZ0Z_3
T_11_13_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_6/in_0

End 

Net : LIDE_BASE_4
T_10_13_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g0_5
T_11_13_wire_logic_cluster/lc_0/in_1

T_10_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_42
T_10_13_lc_trk_g3_2
T_10_13_input_2_5
T_10_13_wire_logic_cluster/lc_5/in_2

End 

Net : U409_ADDRESS_DECODE.ATA_SPACEZ0Z_4
T_12_14_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g2_7
T_11_14_wire_logic_cluster/lc_6/in_1

End 

Net : LIDE_BASE_7
T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_7/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_1/in_3

End 

Net : LIDE_BASE_6
T_10_13_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_0/in_0

T_10_13_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g1_4
T_10_13_wire_logic_cluster/lc_4/in_3

End 

Net : U409_ADDRESS_DECODE.ATA_SPACEZ0Z_2
T_10_14_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g1_0
T_11_14_wire_logic_cluster/lc_6/in_3

End 

Net : LIDE_BASE_3
T_10_13_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g1_0
T_11_13_wire_logic_cluster/lc_0/in_3

T_10_13_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g1_0
T_10_13_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.N_3_0
T_18_13_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g3_2
T_17_12_wire_logic_cluster/lc_6/in_3

End 

Net : CONFIGURED
T_13_13_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_7/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_38
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_2/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_3/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_2/in_0

T_13_13_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g1_3
T_13_14_input_2_0
T_13_14_wire_logic_cluster/lc_0/in_2

T_13_13_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_1/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g3_3
T_12_12_wire_logic_cluster/lc_7/in_3

End 

Net : LIDE_BASE_5
T_10_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_0/in_3

T_10_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_4/in_3

End 

Net : U409_AUTOCONFIG.STATEZ0Z_1
T_12_15_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_3/in_0

T_12_15_wire_logic_cluster/lc_4/out
T_11_15_sp4_h_l_0
T_10_15_lc_trk_g0_0
T_10_15_wire_logic_cluster/lc_7/in_1

T_12_15_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_45
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_2/in_1

T_12_15_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_0/in_3

T_12_15_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_2/in_0

T_12_15_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g1_4
T_12_15_wire_logic_cluster/lc_4/in_1

End 

Net : U409_AUTOCONFIG.un1_PR_OUT_9_sqmuxa_0_a3_1_cascade_
T_12_16_wire_logic_cluster/lc_3/ltout
T_12_16_wire_logic_cluster/lc_4/in_2

End 

Net : U409_AUTOCONFIG.STATEZ0Z_0
T_12_15_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g0_2
T_12_16_wire_logic_cluster/lc_3/in_3

T_12_15_wire_logic_cluster/lc_2/out
T_10_15_sp4_h_l_1
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_7/in_3

T_12_15_wire_logic_cluster/lc_2/out
T_12_12_sp4_v_t_44
T_12_13_lc_trk_g3_4
T_12_13_wire_logic_cluster/lc_2/in_3

T_12_15_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g0_2
T_12_16_wire_logic_cluster/lc_0/in_0

T_12_15_wire_logic_cluster/lc_2/out
T_12_12_sp4_v_t_44
T_13_16_sp4_h_l_9
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_0/in_3

T_12_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_2/in_1

T_12_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_4/in_3

End 

Net : U409_AUTOCONFIG.N_49
T_12_13_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g3_6
T_11_12_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g3_6
T_12_13_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_11_13_sp12_h_l_0
T_10_13_lc_trk_g0_0
T_10_13_wire_logic_cluster/lc_0/in_0

T_12_13_wire_logic_cluster/lc_6/out
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_4/in_0

T_12_13_wire_logic_cluster/lc_6/out
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_6/in_0

End 

Net : U409_AUTOCONFIG.N_103
T_11_12_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_40
T_10_13_lc_trk_g0_5
T_10_13_wire_logic_cluster/lc_0/in_1

End 

Net : U409_AUTOCONFIG.LIDE_CONFZ0
T_12_15_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_37
T_12_13_lc_trk_g2_5
T_12_13_wire_logic_cluster/lc_6/in_1

T_12_15_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g1_6
T_12_14_wire_logic_cluster/lc_0/in_1

T_12_15_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_37
T_12_13_lc_trk_g2_5
T_12_13_wire_logic_cluster/lc_3/in_0

T_12_15_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_6/in_1

T_12_15_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_37
T_12_13_lc_trk_g2_5
T_12_13_input_2_5
T_12_13_wire_logic_cluster/lc_5/in_2

End 

Net : U409_AUTOCONFIG.N_48
T_12_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g1_0
T_12_13_wire_logic_cluster/lc_0/in_3

T_12_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_8
T_10_14_lc_trk_g1_0
T_10_14_wire_logic_cluster/lc_6/in_3

T_12_14_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_7/in_3

T_12_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_8
T_10_10_sp4_v_t_36
T_10_13_lc_trk_g0_4
T_10_13_wire_logic_cluster/lc_4/in_0

T_12_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_8
T_10_10_sp4_v_t_36
T_10_13_lc_trk_g0_4
T_10_13_wire_logic_cluster/lc_5/in_1

T_12_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_8
T_10_14_lc_trk_g0_0
T_10_14_wire_logic_cluster/lc_3/in_1

T_12_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_8
T_10_14_lc_trk_g1_0
T_10_14_wire_logic_cluster/lc_4/in_1

T_12_14_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_6/in_3

End 

Net : U409_AUTOCONFIG.N_97
T_12_13_wire_logic_cluster/lc_0/out
T_12_13_sp4_h_l_5
T_8_13_sp4_h_l_8
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_4/in_1

End 

Net : U409_AUTOCONFIG.BRIDGE_CONFZ0
T_12_14_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g3_6
T_12_14_wire_logic_cluster/lc_0/in_3

T_12_14_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g1_6
T_12_13_wire_logic_cluster/lc_6/in_3

T_12_14_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g0_6
T_12_13_wire_logic_cluster/lc_3/in_1

T_12_14_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g3_6
T_12_14_wire_logic_cluster/lc_6/in_3

T_12_14_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g0_6
T_12_13_wire_logic_cluster/lc_5/in_3

T_12_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_7/in_3

T_12_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_6/in_0

T_12_14_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_44
T_12_17_lc_trk_g0_1
T_12_17_wire_logic_cluster/lc_4/in_1

T_12_14_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_44
T_11_17_lc_trk_g2_1
T_11_17_wire_logic_cluster/lc_2/in_3

End 

Net : U409_AUTOCONFIG.N_101
T_10_14_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g1_6
T_10_13_wire_logic_cluster/lc_5/in_0

End 

Net : U409_AUTOCONFIG.N_105
T_12_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_c3_cascade_
T_15_14_wire_logic_cluster/lc_4/ltout
T_15_14_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.ROM_TACK_STATEZ0Z_0
T_18_16_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_39
T_15_14_sp4_h_l_2
T_17_14_lc_trk_g3_7
T_17_14_input_2_0
T_17_14_wire_logic_cluster/lc_0/in_2

T_18_16_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_39
T_15_14_sp4_h_l_2
T_17_14_lc_trk_g2_7
T_17_14_wire_logic_cluster/lc_0/in_3

T_18_16_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_39
T_15_14_sp4_h_l_2
T_17_14_lc_trk_g3_7
T_17_14_wire_logic_cluster/lc_7/in_1

T_18_16_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_39
T_15_14_sp4_h_l_2
T_17_14_lc_trk_g3_7
T_17_14_input_2_4
T_17_14_wire_logic_cluster/lc_4/in_2

T_18_16_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_39
T_15_14_sp4_h_l_2
T_17_14_lc_trk_g3_7
T_17_14_wire_logic_cluster/lc_5/in_3

T_18_16_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_5/in_3

T_18_16_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_6/in_3

T_18_16_wire_logic_cluster/lc_5/out
T_19_16_lc_trk_g0_5
T_19_16_wire_logic_cluster/lc_6/in_3

T_18_16_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g2_5
T_17_16_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TRANSFER_ACK.un1_ROM_TACK_COUNTER_1_cry_1
T_17_14_wire_logic_cluster/lc_1/cout
T_17_14_wire_logic_cluster/lc_2/in_3

Net : U409_TRANSFER_ACK.un1_ROM_TACK_COUNTER_1_cry_2
T_17_14_wire_logic_cluster/lc_2/cout
T_17_14_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO_0Z0Z_3
T_17_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO_0Z0Z_2
T_17_14_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g3_2
T_17_14_wire_logic_cluster/lc_4/in_1

End 

Net : LIDE_BASE_2
T_11_13_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_5/in_1

T_11_13_wire_logic_cluster/lc_6/out
T_11_13_lc_trk_g3_6
T_11_13_wire_logic_cluster/lc_6/in_3

End 

Net : U409_ADDRESS_DECODE.ATA_SPACEZ0Z_1_cascade_
T_11_14_wire_logic_cluster/lc_5/ltout
T_11_14_wire_logic_cluster/lc_6/in_2

End 

Net : U409_AUTOCONFIG.un1_STATE_6_0
T_10_15_wire_logic_cluster/lc_7/out
T_10_15_sp4_h_l_3
T_13_11_sp4_v_t_44
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_1/in_0

T_10_15_wire_logic_cluster/lc_7/out
T_10_15_sp4_h_l_3
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_6/in_0

T_10_15_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_38
T_10_13_lc_trk_g2_6
T_10_13_input_2_0
T_10_13_wire_logic_cluster/lc_0/in_2

T_10_15_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_38
T_10_13_lc_trk_g2_6
T_10_13_input_2_4
T_10_13_wire_logic_cluster/lc_4/in_2

T_10_15_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g3_7
T_11_13_input_2_4
T_11_13_wire_logic_cluster/lc_4/in_2

T_10_15_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g3_7
T_11_13_input_2_6
T_11_13_wire_logic_cluster/lc_6/in_2

T_10_15_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_38
T_10_13_lc_trk_g2_6
T_10_13_wire_logic_cluster/lc_5/in_3

T_10_15_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g1_7
T_10_14_wire_logic_cluster/lc_4/in_0

End 

Net : U409_TRANSFER_ACK.un1_ROM_TACK_COUNTER_1_cry_0
T_17_14_wire_logic_cluster/lc_0/cout
T_17_14_wire_logic_cluster/lc_1/in_3

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO_0Z0Z_1
T_17_14_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g3_1
T_17_14_wire_logic_cluster/lc_5/in_1

End 

Net : LIDE_BASE_1
T_11_13_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO_0Z0Z_0
T_17_14_wire_logic_cluster/lc_0/out
T_18_12_sp4_v_t_44
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_0
T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_14_lc_trk_g3_0
T_17_14_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_4/out
T_18_15_lc_trk_g2_4
T_18_15_wire_logic_cluster/lc_5/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_18_15_lc_trk_g2_4
T_18_15_wire_logic_cluster/lc_3/in_3

End 

Net : U409_AUTOCONFIG.N_95
T_11_13_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g3_7
T_12_14_wire_logic_cluster/lc_1/in_1

End 

Net : U409_TRANSFER_ACK.N_19_mux
T_18_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_1
T_17_14_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_5/in_1

T_17_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_1/in_1

T_17_14_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TRANSFER_ACK.N_11
T_18_15_wire_logic_cluster/lc_4/out
T_19_15_lc_trk_g1_4
T_19_15_wire_logic_cluster/lc_4/in_1

T_18_15_wire_logic_cluster/lc_4/out
T_19_15_lc_trk_g1_4
T_19_15_wire_logic_cluster/lc_6/in_1

T_18_15_wire_logic_cluster/lc_4/out
T_18_16_lc_trk_g0_4
T_18_16_wire_logic_cluster/lc_5/in_1

End 

Net : U409_AUTOCONFIG.STATE_d_2_cascade_
T_12_13_wire_logic_cluster/lc_2/ltout
T_12_13_wire_logic_cluster/lc_3/in_2

End 

Net : U409_AUTOCONFIG.CONFIGENn_1_sqmuxa
T_12_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_3/in_0

T_12_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_6/in_3

End 

Net : U409_AUTOCONFIG.STATE_ns_1_cascade_
T_12_16_wire_logic_cluster/lc_0/ltout
T_12_16_wire_logic_cluster/lc_1/in_2

End 

Net : U409_AUTOCONFIG.STATE_ns_0_0_1
T_12_16_wire_logic_cluster/lc_1/out
T_12_16_sp4_h_l_7
T_14_16_lc_trk_g2_2
T_14_16_wire_logic_cluster/lc_0/cen

End 

Net : U409_AUTOCONFIG.N_49_cascade_
T_12_13_wire_logic_cluster/lc_6/ltout
T_12_13_wire_logic_cluster/lc_7/in_2

End 

Net : U409_AUTOCONFIG.N_107
T_12_13_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g2_7
T_11_13_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TRANSFER_ACK.CIA_STATEZ0Z_0
T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g0_3
T_17_13_wire_logic_cluster/lc_3/in_0

T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g1_3
T_17_13_input_2_4
T_17_13_wire_logic_cluster/lc_4/in_2

T_17_13_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g1_3
T_17_12_input_2_6
T_17_12_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTERZ0
T_16_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_1/in_3

End 

Net : U409_AUTOCONFIG.N_99_cascade_
T_10_14_wire_logic_cluster/lc_3/ltout
T_10_14_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TRANSFER_ACK.ROM_TACK_ENZ0
T_19_15_wire_logic_cluster/lc_6/out
T_10_15_sp12_h_l_0
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_6/out
T_10_15_sp12_h_l_0
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_6/out
T_19_12_sp4_v_t_36
T_16_16_sp4_h_l_1
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_2/in_1

T_19_15_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g2_6
T_19_15_wire_logic_cluster/lc_6/in_0

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_ENZ0
T_16_16_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g2_4
T_17_15_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_4/in_3

End 

Net : U409_AUTOCONFIG.STATE_d_2
T_12_13_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g1_2
T_12_14_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TRANSFER_ACK.N_7_cascade_
T_18_15_wire_logic_cluster/lc_3/ltout
T_18_15_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_2
T_17_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g3_4
T_17_14_wire_logic_cluster/lc_2/in_1

T_17_14_wire_logic_cluster/lc_4/out
T_18_15_lc_trk_g3_4
T_18_15_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_3
T_17_14_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_4/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g1_7
T_17_14_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TRANSFER_ACK.TACK_STATEZ0Z_0
T_15_16_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_2/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_STATEZ0Z_1
T_19_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_0
T_17_15_sp4_v_t_43
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_0
T_17_11_sp4_v_t_37
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_5/in_0

T_19_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_0
T_17_11_sp4_v_t_37
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_7/in_0

T_19_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_0
T_17_11_sp4_v_t_37
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_4/in_3

T_19_15_wire_logic_cluster/lc_4/out
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_4/out
T_18_16_lc_trk_g1_4
T_18_16_wire_logic_cluster/lc_5/in_0

T_19_15_wire_logic_cluster/lc_4/out
T_19_16_lc_trk_g0_4
T_19_16_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_4/out
T_19_15_lc_trk_g0_4
T_19_15_input_2_6
T_19_15_wire_logic_cluster/lc_6/in_2

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_4
T_16_12_wire_logic_cluster/lc_3/cout
T_16_12_wire_logic_cluster/lc_4/in_3

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_4_THRU_CO
T_16_12_wire_logic_cluster/lc_4/out
T_15_12_lc_trk_g2_4
T_15_12_wire_logic_cluster/lc_7/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_1
T_16_13_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_0/in_1

T_16_13_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g2_1
T_15_12_wire_logic_cluster/lc_0/in_3

T_16_13_wire_logic_cluster/lc_1/out
T_16_13_sp4_h_l_7
T_19_9_sp4_v_t_42
T_18_12_lc_trk_g3_2
T_18_12_wire_logic_cluster/lc_0/in_3

T_16_13_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g2_1
T_16_13_wire_logic_cluster/lc_4/in_3

T_16_13_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g2_1
T_16_13_wire_logic_cluster/lc_1/in_0

T_16_13_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g2_1
T_16_13_wire_logic_cluster/lc_5/in_0

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_0
T_15_12_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g0_4
T_16_12_input_2_0
T_16_12_wire_logic_cluster/lc_0/in_2

T_15_12_wire_logic_cluster/lc_4/out
T_15_12_lc_trk_g1_4
T_15_12_wire_logic_cluster/lc_6/in_3

T_15_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_8
T_18_12_lc_trk_g2_5
T_18_12_wire_logic_cluster/lc_0/in_1

T_15_12_wire_logic_cluster/lc_4/out
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_3/in_3

T_15_12_wire_logic_cluster/lc_4/out
T_15_12_lc_trk_g1_4
T_15_12_wire_logic_cluster/lc_4/in_3

T_15_12_wire_logic_cluster/lc_4/out
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_1/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_2
T_16_12_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_1/in_1

T_16_12_wire_logic_cluster/lc_1/out
T_16_12_sp4_h_l_7
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_7/in_3

T_16_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g3_1
T_15_12_wire_logic_cluster/lc_6/in_0

T_16_12_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g1_1
T_16_13_wire_logic_cluster/lc_3/in_1

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_2
T_16_12_wire_logic_cluster/lc_1/cout
T_16_12_wire_logic_cluster/lc_2/in_3

Net : U409_CIA.CIA_CLK_COUNTZ0Z_3
T_16_12_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_2/in_1

T_16_12_wire_logic_cluster/lc_7/out
T_16_12_sp4_h_l_3
T_18_12_lc_trk_g2_6
T_18_12_wire_logic_cluster/lc_7/in_1

T_16_12_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g2_7
T_15_12_wire_logic_cluster/lc_6/in_1

T_16_12_wire_logic_cluster/lc_7/out
T_16_13_lc_trk_g0_7
T_16_13_wire_logic_cluster/lc_3/in_0

T_16_12_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_7/in_0

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_2_THRU_CO
T_16_12_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g0_2
T_16_12_wire_logic_cluster/lc_7/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_4
T_16_12_wire_logic_cluster/lc_3/out
T_16_12_sp4_h_l_11
T_18_12_lc_trk_g3_6
T_18_12_wire_logic_cluster/lc_7/in_0

T_16_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_3/in_1

T_16_12_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g3_3
T_15_12_input_2_0
T_15_12_wire_logic_cluster/lc_0/in_2

T_16_12_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_4/in_0

End 

Net : U409_CIA.CLK_CIA_r_1_0
T_18_12_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_1/in_1

End 

Net : U409_CIA.VMA_RNOZ0Z_0_cascade_
T_16_13_wire_logic_cluster/lc_4/ltout
T_16_13_wire_logic_cluster/lc_5/in_2

End 

Net : U409_CIA.CLK_CIA6_4
T_16_13_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g1_0
T_16_13_wire_logic_cluster/lc_4/in_1

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_6
T_16_12_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g0_5
T_16_13_wire_logic_cluster/lc_0/in_3

T_16_12_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g2_5
T_15_12_wire_logic_cluster/lc_0/in_1

T_16_12_wire_logic_cluster/lc_5/out
T_16_12_sp12_h_l_1
T_18_12_lc_trk_g0_6
T_18_12_wire_logic_cluster/lc_0/in_0

T_16_12_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g1_5
T_16_12_wire_logic_cluster/lc_5/in_1

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_7
T_16_12_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g1_6
T_16_13_wire_logic_cluster/lc_0/in_1

T_16_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g2_6
T_15_12_wire_logic_cluster/lc_0/in_0

T_16_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_1
T_18_12_lc_trk_g2_4
T_18_12_input_2_0
T_18_12_wire_logic_cluster/lc_0/in_2

T_16_12_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_6/in_1

End 

Net : U409_CIA.CIA_CLK_COUNT11_3
T_15_12_wire_logic_cluster/lc_0/out
T_15_12_lc_trk_g3_0
T_15_12_wire_logic_cluster/lc_7/in_0

T_15_12_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g1_0
T_16_12_input_2_7
T_16_12_wire_logic_cluster/lc_7/in_2

End 

Net : U409_CIA.CIA_CLK_COUNT11_2_0
T_15_12_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g0_6
T_16_12_wire_logic_cluster/lc_7/in_1

End 

Net : U409_AUTOCONFIG.N_48_cascade_
T_12_14_wire_logic_cluster/lc_0/ltout
T_12_14_wire_logic_cluster/lc_1/in_2

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_6
T_16_12_wire_logic_cluster/lc_5/cout
T_16_12_wire_logic_cluster/lc_6/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_5
T_15_12_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g1_7
T_15_12_input_2_6
T_15_12_wire_logic_cluster/lc_6/in_2

T_15_12_wire_logic_cluster/lc_7/out
T_16_13_lc_trk_g2_7
T_16_13_input_2_3
T_16_13_wire_logic_cluster/lc_3/in_2

T_15_12_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g0_7
T_16_12_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_7/out
T_13_12_sp12_h_l_1
T_18_12_lc_trk_g1_5
T_18_12_wire_logic_cluster/lc_1/in_3

T_15_12_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g1_7
T_15_12_wire_logic_cluster/lc_7/in_1

End 

Net : CLK_CIA_c
T_18_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g0_1
T_18_12_input_2_7
T_18_12_wire_logic_cluster/lc_7/in_2

T_18_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g0_1
T_18_12_wire_logic_cluster/lc_1/in_0

T_18_12_wire_logic_cluster/lc_1/out
T_19_10_sp4_v_t_46
T_19_14_lc_trk_g1_3
T_19_14_wire_logic_cluster/lc_4/in_0

T_18_12_wire_logic_cluster/lc_1/out
T_18_9_sp12_v_t_22
T_18_21_sp12_v_t_22
T_18_28_sp4_v_t_38
T_18_32_sp4_v_t_43
T_18_33_span4_horz_r_3
T_20_33_lc_trk_g0_3
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_CIA.CLK_CIA6_3_cascade_
T_18_12_wire_logic_cluster/lc_0/ltout
T_18_12_wire_logic_cluster/lc_1/in_2

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_5
T_16_12_wire_logic_cluster/lc_4/cout
T_16_12_wire_logic_cluster/lc_5/in_3

Net : U409_TRANSFER_ACK.TACK_STATEZ0Z_1
T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_1/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_input_2_2
T_15_16_wire_logic_cluster/lc_2/in_2

End 

Net : TACK_EN
T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g2_1
T_15_16_wire_logic_cluster/lc_1/in_0

T_15_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_7
T_18_16_sp4_v_t_37
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_1/in_0

T_15_16_wire_logic_cluster/lc_1/out
T_15_13_sp12_v_t_22
T_16_25_sp12_h_l_1
T_24_25_sp4_h_l_8
T_27_25_sp4_v_t_36
T_27_29_sp4_v_t_36
T_23_33_span4_horz_r_0
T_26_33_lc_trk_g0_4
T_26_33_wire_io_cluster/io_1/OUT_ENB

T_15_16_wire_logic_cluster/lc_1/out
T_15_13_sp12_v_t_22
T_16_25_sp12_h_l_1
T_27_25_sp12_v_t_22
T_27_33_lc_trk_g0_1
T_27_33_wire_io_cluster/io_0/OUT_ENB

T_15_16_wire_logic_cluster/lc_1/out
T_15_13_sp12_v_t_22
T_16_25_sp12_h_l_1
T_24_25_sp4_h_l_8
T_27_25_sp4_v_t_36
T_27_29_sp4_v_t_36
T_27_33_span4_horz_r_0
T_28_33_lc_trk_g0_4
T_28_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : U409_CIA.un1_CIA_CLK_COUNT_3_2_cascade_
T_16_13_wire_logic_cluster/lc_3/ltout
T_16_13_wire_logic_cluster/lc_4/in_2

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_3
T_16_12_wire_logic_cluster/lc_2/cout
T_16_12_wire_logic_cluster/lc_3/in_3

Net : CONFIGENn_c
T_13_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g3_6
T_13_13_wire_logic_cluster/lc_6/in_1

T_13_13_wire_logic_cluster/lc_6/out
T_12_13_sp12_h_l_0
T_11_1_sp12_v_t_23
T_12_1_sp12_h_l_0
T_21_1_sp4_h_l_11
T_24_0_span4_vert_11
T_24_0_lc_trk_g1_3
T_24_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : TACK_OUT
T_15_16_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g3_0
T_15_16_wire_logic_cluster/lc_0/in_1

T_15_16_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_45
T_15_18_lc_trk_g1_0
T_15_18_input_2_5
T_15_18_wire_logic_cluster/lc_5/in_2

T_15_16_wire_logic_cluster/lc_0/out
T_12_16_sp12_h_l_0
T_23_16_sp12_v_t_23
T_23_22_sp4_v_t_39
T_23_26_sp4_v_t_47
T_23_30_sp4_v_t_43
T_23_33_span4_horz_r_3
T_26_33_lc_trk_g0_7
T_26_33_wire_io_cluster/io_1/D_OUT_0

T_15_16_wire_logic_cluster/lc_0/out
T_15_12_sp12_v_t_23
T_16_24_sp12_h_l_0
T_27_24_sp12_v_t_23
T_27_33_lc_trk_g1_7
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ROMENn_c
T_19_16_wire_logic_cluster/lc_6/out
T_19_16_lc_trk_g3_6
T_19_16_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_45
T_20_19_sp4_v_t_41
T_20_23_sp4_v_t_42
T_20_27_sp4_v_t_42
T_20_31_sp4_v_t_42
T_20_33_lc_trk_g1_7
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : U409_ADDRESS_DECODE.ATA_ENZ0
T_11_14_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_7/in_3

T_11_14_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_2/in_0

T_11_14_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_4/in_0

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_1
T_16_12_wire_logic_cluster/lc_0/cout
T_16_12_wire_logic_cluster/lc_1/in_3

Net : U409_CIA.CIA_CLK_COUNT11_2_0_cascade_
T_15_12_wire_logic_cluster/lc_6/ltout
T_15_12_wire_logic_cluster/lc_7/in_2

End 

Net : U409_CIA.VMAZ0
T_16_13_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g1_5
T_16_13_wire_logic_cluster/lc_5/in_3

T_16_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g1_5
T_17_13_wire_logic_cluster/lc_5/in_3

T_16_13_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_46
T_17_10_lc_trk_g2_6
T_17_10_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_1
T_18_13_wire_logic_cluster/lc_5/out
T_19_12_lc_trk_g2_5
T_19_12_wire_logic_cluster/lc_0/in_1

T_18_13_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g0_5
T_18_12_wire_logic_cluster/lc_5/in_0

T_18_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g3_5
T_18_13_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_12
T_19_13_wire_logic_cluster/lc_3/cout
T_19_13_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.COUNTER50_RNO_0Z0Z_13
T_19_13_wire_logic_cluster/lc_4/out
T_20_13_sp4_h_l_8
T_21_13_lc_trk_g3_0
T_21_13_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_14
T_21_12_wire_logic_cluster/lc_5/cout
T_21_12_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.COUNTER60_RNO_0Z0Z_15
T_21_12_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g2_6
T_20_11_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_4
T_19_11_wire_logic_cluster/lc_6/out
T_18_11_sp12_h_l_0
T_21_11_lc_trk_g1_0
T_21_11_input_2_3
T_21_11_wire_logic_cluster/lc_3/in_2

T_19_11_wire_logic_cluster/lc_6/out
T_19_11_lc_trk_g3_6
T_19_11_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_0
T_20_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g3_3
T_19_12_input_2_0
T_19_12_wire_logic_cluster/lc_0/in_2

T_20_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g0_3
T_20_12_wire_logic_cluster/lc_0/in_3

T_20_12_wire_logic_cluster/lc_3/out
T_20_9_sp4_v_t_46
T_17_13_sp4_h_l_4
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_5/in_1

T_20_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g0_3
T_20_12_input_2_3
T_20_12_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_14
T_19_13_wire_logic_cluster/lc_5/cout
T_19_13_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.COUNTER60Z0Z_1
T_20_11_wire_logic_cluster/lc_5/out
T_21_11_lc_trk_g0_5
T_21_11_wire_logic_cluster/lc_0/in_1

T_20_11_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g1_5
T_20_11_input_2_2
T_20_11_wire_logic_cluster/lc_2/in_2

T_20_11_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g1_5
T_20_11_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_15
T_19_13_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g1_6
T_20_13_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_0
T_20_11_wire_logic_cluster/lc_0/out
T_21_11_lc_trk_g0_0
T_21_11_input_2_0
T_21_11_wire_logic_cluster/lc_0/in_2

T_20_11_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g3_0
T_19_11_wire_logic_cluster/lc_4/in_3

T_20_11_wire_logic_cluster/lc_0/out
T_20_11_lc_trk_g0_0
T_20_11_wire_logic_cluster/lc_5/in_1

T_20_11_wire_logic_cluster/lc_0/out
T_20_11_lc_trk_g0_0
T_20_11_input_2_0
T_20_11_wire_logic_cluster/lc_0/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_2
T_19_12_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g3_1
T_19_12_wire_logic_cluster/lc_1/in_1

T_19_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g3_1
T_18_12_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_14
T_21_12_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_13
T_21_12_wire_logic_cluster/lc_4/cout
T_21_12_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER50_RNO_0Z0Z_14
T_19_13_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g2_5
T_20_12_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_13
T_19_13_wire_logic_cluster/lc_4/cout
T_19_13_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER60Z0Z_2
T_21_11_wire_logic_cluster/lc_1/out
T_21_11_lc_trk_g3_1
T_21_11_wire_logic_cluster/lc_1/in_1

T_21_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g2_1
T_20_11_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_3
T_19_12_wire_logic_cluster/lc_2/out
T_19_12_lc_trk_g1_2
T_19_12_wire_logic_cluster/lc_2/in_1

T_19_12_wire_logic_cluster/lc_2/out
T_20_12_lc_trk_g1_2
T_20_12_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_16
T_19_13_wire_logic_cluster/lc_7/out
T_19_11_sp4_v_t_43
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_5/in_1

T_19_13_wire_logic_cluster/lc_7/out
T_19_13_lc_trk_g1_7
T_19_13_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.TICK503_14
T_20_12_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g1_1
T_20_12_wire_logic_cluster/lc_4/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g1_1
T_20_12_wire_logic_cluster/lc_6/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_19_11_lc_trk_g1_7
T_19_11_wire_logic_cluster/lc_7/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g2_1
T_19_11_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g0_1
T_20_13_wire_logic_cluster/lc_6/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g2_1
T_21_13_wire_logic_cluster/lc_6/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g0_1
T_20_12_input_2_7
T_20_12_wire_logic_cluster/lc_7/in_2

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g1_1
T_20_12_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TICK.TICK503_11
T_18_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_20_12_lc_trk_g1_6
T_20_12_wire_logic_cluster/lc_1/in_0

End 

Net : U409_TICK.COUNTER60Z0Z_3
T_21_11_wire_logic_cluster/lc_2/out
T_21_11_lc_trk_g1_2
T_21_11_wire_logic_cluster/lc_2/in_1

T_21_11_wire_logic_cluster/lc_2/out
T_19_11_sp4_h_l_1
T_19_11_lc_trk_g0_4
T_19_11_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_4
T_19_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_3/in_1

T_19_12_wire_logic_cluster/lc_3/out
T_20_13_lc_trk_g2_3
T_20_13_input_2_5
T_20_13_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_6
T_19_11_wire_logic_cluster/lc_2/out
T_19_11_sp4_h_l_9
T_21_11_lc_trk_g2_4
T_21_11_wire_logic_cluster/lc_5/in_1

T_19_11_wire_logic_cluster/lc_2/out
T_19_11_sp4_h_l_9
T_19_11_lc_trk_g1_4
T_19_11_input_2_1
T_19_11_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_5
T_20_12_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g2_7
T_19_12_wire_logic_cluster/lc_4/in_1

T_20_12_wire_logic_cluster/lc_7/out
T_20_12_lc_trk_g1_7
T_20_12_wire_logic_cluster/lc_0/in_0

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_11
T_19_13_wire_logic_cluster/lc_2/out
T_20_12_lc_trk_g3_2
T_20_12_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_10
T_19_13_wire_logic_cluster/lc_1/cout
T_19_13_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.COUNTER60Z0Z_5
T_21_11_wire_logic_cluster/lc_4/out
T_21_11_lc_trk_g3_4
T_21_11_wire_logic_cluster/lc_4/in_1

T_21_11_wire_logic_cluster/lc_4/out
T_20_11_sp4_h_l_0
T_19_11_lc_trk_g0_0
T_19_11_wire_logic_cluster/lc_4/in_0

End 

Net : U409_TICK.COUNTER50Z0Z_6
T_19_11_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g1_7
T_19_12_wire_logic_cluster/lc_5/in_1

T_19_11_wire_logic_cluster/lc_7/out
T_20_12_lc_trk_g2_7
T_20_12_input_2_5
T_20_12_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_8
T_19_12_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g2_7
T_18_12_input_2_5
T_18_12_wire_logic_cluster/lc_5/in_2

T_19_12_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g3_7
T_19_12_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_9
T_21_12_wire_logic_cluster/lc_0/out
T_20_11_lc_trk_g2_0
T_20_11_input_2_4
T_20_11_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_17_6_0_
T_21_12_wire_logic_cluster/carry_in_mux/cout
T_21_12_wire_logic_cluster/lc_0/in_3

Net : U409_TICK.COUNTER50Z0Z_7
T_19_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g1_6
T_19_12_wire_logic_cluster/lc_6/in_1

T_19_12_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g2_6
T_20_13_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_15
T_21_12_wire_logic_cluster/lc_6/cout
T_21_12_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_9
T_19_13_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g3_0
T_20_12_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_7
T_21_11_wire_logic_cluster/lc_6/out
T_21_11_lc_trk_g1_6
T_21_11_wire_logic_cluster/lc_6/in_1

T_21_11_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g3_6
T_20_11_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_15_7_0_
T_19_13_wire_logic_cluster/carry_in_mux/cout
T_19_13_wire_logic_cluster/lc_0/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_15
T_19_13_wire_logic_cluster/lc_6/cout
T_19_13_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_8
T_20_11_wire_logic_cluster/lc_3/out
T_21_11_lc_trk_g1_3
T_21_11_wire_logic_cluster/lc_7/in_1

T_20_11_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_1/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_5
T_21_11_wire_logic_cluster/lc_4/cout
T_21_11_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER60_RNO_0Z0Z_6
T_21_11_wire_logic_cluster/lc_5/out
T_20_11_sp4_h_l_2
T_19_11_lc_trk_g1_2
T_19_11_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TICK.TICK503_14_cascade_
T_20_12_wire_logic_cluster/lc_1/ltout
T_20_12_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_12
T_21_12_wire_logic_cluster/lc_3/out
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_2/in_0

T_21_12_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TICK.TICK603_11
T_20_11_wire_logic_cluster/lc_2/out
T_19_11_lc_trk_g3_2
T_19_11_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TICK.TICK603_14
T_19_11_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g0_5
T_20_11_wire_logic_cluster/lc_7/in_0

T_19_11_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g0_5
T_20_11_wire_logic_cluster/lc_1/in_0

T_19_11_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g0_5
T_20_11_wire_logic_cluster/lc_3/in_0

T_19_11_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g2_5
T_19_11_wire_logic_cluster/lc_2/in_1

T_19_11_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g0_5
T_20_11_wire_logic_cluster/lc_0/in_1

T_19_11_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g0_5
T_20_11_wire_logic_cluster/lc_4/in_1

T_19_11_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g2_5
T_19_11_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_8
T_21_11_wire_logic_cluster/lc_7/out
T_20_11_lc_trk_g3_7
T_20_11_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_7
T_21_11_wire_logic_cluster/lc_6/cout
T_21_11_wire_logic_cluster/lc_7/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_12
T_21_12_wire_logic_cluster/lc_3/cout
T_21_12_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.COUNTER50Z0Z_9
T_20_12_wire_logic_cluster/lc_2/out
T_19_13_lc_trk_g1_2
T_19_13_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_2/out
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_16
T_21_12_wire_logic_cluster/lc_7/out
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_2/in_3

T_21_12_wire_logic_cluster/lc_7/out
T_21_12_lc_trk_g1_7
T_21_12_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_11
T_21_12_wire_logic_cluster/lc_2/cout
T_21_12_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.COUNTER60Z0Z_9
T_20_11_wire_logic_cluster/lc_4/out
T_21_12_lc_trk_g3_4
T_21_12_wire_logic_cluster/lc_0/in_1

T_20_11_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_1/in_0

End 

Net : U409_TICK.COUNTER50Z0Z_13
T_21_13_wire_logic_cluster/lc_6/out
T_20_13_sp12_h_l_0
T_19_13_lc_trk_g1_0
T_19_13_wire_logic_cluster/lc_4/in_1

T_21_13_wire_logic_cluster/lc_6/out
T_20_12_lc_trk_g2_6
T_20_12_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_3
T_21_11_wire_logic_cluster/lc_2/cout
T_21_11_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.COUNTER50Z0Z_10
T_19_13_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g3_1
T_19_13_wire_logic_cluster/lc_1/in_1

T_19_13_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g3_1
T_20_12_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_4
T_21_11_wire_logic_cluster/lc_3/out
T_19_11_sp4_h_l_3
T_19_11_lc_trk_g1_6
T_19_11_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_6
T_19_12_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g0_5
T_19_11_input_2_7
T_19_11_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_5
T_19_12_wire_logic_cluster/lc_4/cout
T_19_12_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_11
T_19_13_wire_logic_cluster/lc_2/cout
T_19_13_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_10
T_21_12_wire_logic_cluster/lc_1/cout
T_21_12_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.COUNTER60Z0Z_10
T_21_12_wire_logic_cluster/lc_1/out
T_21_12_lc_trk_g3_1
T_21_12_wire_logic_cluster/lc_1/in_1

T_21_12_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g3_1
T_20_11_wire_logic_cluster/lc_6/in_0

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_5
T_19_12_wire_logic_cluster/lc_4/out
T_20_12_lc_trk_g0_4
T_20_12_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.un2_COUNTER50_1_cry_4
T_19_12_wire_logic_cluster/lc_3/cout
T_19_12_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.COUNTER50Z0Z_11
T_20_12_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g1_4
T_19_13_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_4/out
T_20_12_lc_trk_g1_4
T_20_12_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TICK.TICK603_8_cascade_
T_19_11_wire_logic_cluster/lc_4/ltout
T_19_11_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_15
T_20_13_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g3_6
T_20_13_wire_logic_cluster/lc_5/in_0

T_20_13_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g3_6
T_19_13_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TICK.TICK503_10
T_20_13_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_39
T_17_11_sp4_h_l_2
T_19_11_lc_trk_g2_7
T_19_11_wire_logic_cluster/lc_7/in_0

T_20_13_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_39
T_17_11_sp4_h_l_2
T_19_11_lc_trk_g2_7
T_19_11_input_2_3
T_19_11_wire_logic_cluster/lc_3/in_2

T_20_13_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g0_5
T_20_12_wire_logic_cluster/lc_3/in_0

T_20_13_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g0_5
T_20_12_wire_logic_cluster/lc_7/in_0

T_20_13_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g0_5
T_20_12_wire_logic_cluster/lc_4/in_1

T_20_13_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g0_5
T_20_12_wire_logic_cluster/lc_6/in_1

T_20_13_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g0_5
T_20_12_wire_logic_cluster/lc_2/in_1

T_20_13_wire_logic_cluster/lc_5/out
T_21_13_lc_trk_g1_5
T_21_13_input_2_6
T_21_13_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_11
T_21_12_wire_logic_cluster/lc_2/out
T_21_11_sp4_v_t_36
T_18_11_sp4_h_l_1
T_19_11_lc_trk_g3_1
T_19_11_wire_logic_cluster/lc_5/in_1

T_21_12_wire_logic_cluster/lc_2/out
T_21_12_lc_trk_g1_2
T_21_12_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_9
T_21_12_wire_logic_cluster/lc_0/cout
T_21_12_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.COUNTER50Z0Z_12
T_19_13_wire_logic_cluster/lc_3/out
T_19_13_lc_trk_g1_3
T_19_13_wire_logic_cluster/lc_3/in_1

T_19_13_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_1/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_14
T_20_12_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g0_6
T_20_13_wire_logic_cluster/lc_5/in_3

T_20_12_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g0_6
T_19_13_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TICK.un2_COUNTER50_1_cry_9
T_19_13_wire_logic_cluster/lc_0/cout
T_19_13_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.TICK503_8_cascade_
T_20_12_wire_logic_cluster/lc_0/ltout
T_20_12_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_13
T_21_12_wire_logic_cluster/lc_4/out
T_21_12_lc_trk_g1_4
T_21_12_wire_logic_cluster/lc_4/in_1

T_21_12_wire_logic_cluster/lc_4/out
T_20_11_lc_trk_g2_4
T_20_11_input_2_6
T_20_11_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.TICK603_9
T_19_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g1_1
T_20_11_wire_logic_cluster/lc_0/in_0

T_19_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g1_1
T_20_11_wire_logic_cluster/lc_4/in_0

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g0_1
T_19_11_wire_logic_cluster/lc_6/in_1

T_19_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g1_1
T_20_11_wire_logic_cluster/lc_7/in_1

T_19_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g1_1
T_20_11_wire_logic_cluster/lc_1/in_1

T_19_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g1_1
T_20_11_wire_logic_cluster/lc_3/in_1

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g1_1
T_19_11_input_2_0
T_19_11_wire_logic_cluster/lc_0/in_2

End 

Net : U409_TICK.TICK603_14_cascade_
T_19_11_wire_logic_cluster/lc_5/ltout
T_19_11_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_14
T_20_11_wire_logic_cluster/lc_7/out
T_21_12_lc_trk_g3_7
T_21_12_wire_logic_cluster/lc_5/in_1

T_20_11_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g3_7
T_19_11_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_7
T_19_12_wire_logic_cluster/lc_6/cout
T_19_12_wire_logic_cluster/lc_7/in_3

Net : U409_TICK.TICK503_9
T_20_12_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g1_5
T_20_12_wire_logic_cluster/lc_2/in_0

T_20_12_wire_logic_cluster/lc_5/out
T_20_13_lc_trk_g1_5
T_20_13_wire_logic_cluster/lc_6/in_0

T_20_12_wire_logic_cluster/lc_5/out
T_21_13_lc_trk_g3_5
T_21_13_wire_logic_cluster/lc_6/in_0

T_20_12_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g1_5
T_20_12_wire_logic_cluster/lc_3/in_1

T_20_12_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_7/in_1

T_20_12_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_3/in_1

T_20_12_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g1_5
T_20_12_input_2_4
T_20_12_wire_logic_cluster/lc_4/in_2

T_20_12_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g1_5
T_20_12_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.TICK603_10
T_20_11_wire_logic_cluster/lc_6/out
T_19_11_lc_trk_g2_6
T_19_11_wire_logic_cluster/lc_6/in_0

T_20_11_wire_logic_cluster/lc_6/out
T_19_11_lc_trk_g2_6
T_19_11_wire_logic_cluster/lc_2/in_0

T_20_11_wire_logic_cluster/lc_6/out
T_19_11_lc_trk_g2_6
T_19_11_wire_logic_cluster/lc_0/in_0

T_20_11_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g1_6
T_20_11_input_2_1
T_20_11_wire_logic_cluster/lc_1/in_2

T_20_11_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g1_6
T_20_11_input_2_3
T_20_11_wire_logic_cluster/lc_3/in_2

T_20_11_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g1_6
T_20_11_wire_logic_cluster/lc_0/in_3

T_20_11_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g1_6
T_20_11_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_6
T_21_11_wire_logic_cluster/lc_5/cout
T_21_11_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.COUNTER60Z0Z_15
T_20_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g0_1
T_20_11_wire_logic_cluster/lc_6/in_1

T_20_11_wire_logic_cluster/lc_1/out
T_21_12_lc_trk_g2_1
T_21_12_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TICK.un2_COUNTER50_1_cry_6
T_19_12_wire_logic_cluster/lc_5/cout
T_19_12_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_4
T_21_11_wire_logic_cluster/lc_3/cout
T_21_11_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_3
T_19_12_wire_logic_cluster/lc_2/cout
T_19_12_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.TICK603_9_cascade_
T_19_11_wire_logic_cluster/lc_1/ltout
T_19_11_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_2
T_19_12_wire_logic_cluster/lc_1/cout
T_19_12_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_2
T_21_11_wire_logic_cluster/lc_1/cout
T_21_11_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_1
T_19_12_wire_logic_cluster/lc_0/cout
T_19_12_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_1
T_21_11_wire_logic_cluster/lc_0/cout
T_21_11_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.TICK503_9_cascade_
T_20_12_wire_logic_cluster/lc_5/ltout
T_20_12_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.TICK503_10_cascade_
T_20_13_wire_logic_cluster/lc_5/ltout
T_20_13_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.TICK603_10_cascade_
T_20_11_wire_logic_cluster/lc_6/ltout
T_20_11_wire_logic_cluster/lc_7/in_2

End 

Net : TICK60_c
T_19_11_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g1_0
T_19_11_wire_logic_cluster/lc_0/in_1

T_19_11_wire_logic_cluster/lc_0/out
T_16_11_sp12_h_l_0
T_27_0_span12_vert_20
T_27_3_sp4_v_t_41
T_27_0_span4_vert_31
T_27_0_span4_horz_r_1
T_29_0_lc_trk_g1_1
T_29_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : TICK50_c
T_19_11_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g1_3
T_19_11_wire_logic_cluster/lc_3/in_3

T_19_11_wire_logic_cluster/lc_3/out
T_19_2_sp12_v_t_22
T_20_2_sp12_h_l_1
T_26_2_sp4_h_l_6
T_29_0_span4_vert_19
T_29_0_lc_trk_g0_3
T_29_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_AUTOCONFIG.N_123
T_10_18_wire_logic_cluster/lc_7/out
T_10_13_sp12_v_t_22
T_10_15_lc_trk_g2_5
T_10_15_input_2_7
T_10_15_wire_logic_cluster/lc_7/in_2

End 

Net : U409_AUTOCONFIG.N_126
T_12_18_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_5/in_3

T_12_18_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_39
T_13_16_lc_trk_g3_7
T_13_16_input_2_6
T_13_16_wire_logic_cluster/lc_6/in_2

T_12_18_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_39
T_13_16_lc_trk_g3_7
T_13_16_wire_logic_cluster/lc_1/in_1

End 

Net : U409_AUTOCONFIG.N_127
T_12_18_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g0_2
T_12_17_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g0_2
T_12_17_wire_logic_cluster/lc_1/in_3

End 

Net : U409_AUTOCONFIG.N_129
T_10_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_input_2_0
T_11_17_wire_logic_cluster/lc_0/in_2

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_sp4_h_l_1
T_13_17_sp4_v_t_36
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_2/in_0

End 

Net : U409_AUTOCONFIG.N_131
T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_13_16_lc_trk_g2_6
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_13_16_lc_trk_g2_6
T_13_16_wire_logic_cluster/lc_5/in_1

End 

Net : U409_AUTOCONFIG.N_133
T_12_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g0_1
T_13_18_wire_logic_cluster/lc_5/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_7/in_3

End 

Net : U409_AUTOCONFIG.N_133_cascade_
T_12_18_wire_logic_cluster/lc_1/ltout
T_12_18_wire_logic_cluster/lc_2/in_2

End 

Net : U409_AUTOCONFIG.N_227_3_cascade_
T_12_17_wire_logic_cluster/lc_0/ltout
T_12_17_wire_logic_cluster/lc_1/in_2

End 

Net : U409_AUTOCONFIG.N_78
T_10_17_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_5/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_sp4_h_l_11
T_13_13_sp4_v_t_40
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_7/in_0

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_sp4_h_l_11
T_13_13_sp4_v_t_40
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_5/in_0

End 

Net : U409_AUTOCONFIG.N_82
T_12_16_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_1/in_3

End 

Net : U409_AUTOCONFIG.N_84
T_10_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g1_0
T_11_17_wire_logic_cluster/lc_0/in_3

T_10_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g1_0
T_11_17_wire_logic_cluster/lc_1/in_0

End 

Net : U409_AUTOCONFIG.N_92
T_9_16_wire_logic_cluster/lc_2/out
T_4_16_sp12_h_l_0
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_0/in_0

T_9_16_wire_logic_cluster/lc_2/out
T_4_16_sp12_h_l_0
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_7/in_1

End 

Net : U409_AUTOCONFIG.N_93
T_12_16_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_5/in_3

End 

Net : U409_AUTOCONFIG.PR_OUTZ0Z_0
T_13_16_wire_logic_cluster/lc_7/out
T_13_13_sp4_v_t_38
T_13_14_lc_trk_g3_6
T_13_14_wire_logic_cluster/lc_0/in_3

End 

Net : U409_AUTOCONFIG.PR_OUTZ0Z_1
T_13_16_wire_logic_cluster/lc_5/out
T_13_9_sp12_v_t_22
T_13_12_lc_trk_g3_2
T_13_12_input_2_1
T_13_12_wire_logic_cluster/lc_1/in_2

End 

Net : U409_AUTOCONFIG.PR_OUTZ0Z_2
T_11_15_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_42
T_12_12_lc_trk_g3_2
T_12_12_input_2_7
T_12_12_wire_logic_cluster/lc_7/in_2

End 

Net : U409_AUTOCONFIG.PR_OUTZ0Z_3
T_13_16_wire_logic_cluster/lc_2/out
T_13_6_sp12_v_t_23
T_13_12_lc_trk_g3_4
T_13_12_wire_logic_cluster/lc_2/in_3

End 

Net : U409_AUTOCONFIG.PR_OUT_cnst_i_i_0_0_2
T_10_16_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g3_5
T_11_15_wire_logic_cluster/lc_3/in_3

End 

Net : U409_AUTOCONFIG.PR_OUT_cnst_i_i_a3_0Z0Z_3
T_10_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_8
T_13_16_lc_trk_g3_5
T_13_16_input_2_2
T_13_16_wire_logic_cluster/lc_2/in_2

End 

Net : U409_AUTOCONFIG.PR_OUT_cnst_i_i_a3_0Z0Z_3_cascade_
T_10_16_wire_logic_cluster/lc_4/ltout
T_10_16_wire_logic_cluster/lc_5/in_2

End 

Net : U409_AUTOCONFIG.un1_A_13
T_10_17_wire_logic_cluster/lc_4/out
T_9_17_sp4_h_l_0
T_12_13_sp4_v_t_43
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_6/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_9_17_sp4_h_l_0
T_12_13_sp4_v_t_43
T_13_13_sp4_h_l_11
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_3/in_3

End 

Net : AC_TACK
T_14_16_wire_logic_cluster/lc_0/out
T_14_16_sp4_h_l_5
T_17_12_sp4_v_t_40
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_5/in_0

End 

Net : AGNUS_CLK_c
T_28_20_wire_logic_cluster/lc_2/out
T_29_17_sp4_v_t_45
T_30_21_sp4_h_l_2
T_33_21_lc_trk_g1_7
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : AUTOBOOT_c
T_31_33_wire_io_cluster/io_1/D_IN_0
T_31_31_sp12_v_t_23
T_31_19_sp12_v_t_23
T_20_19_sp12_h_l_0
T_19_19_sp4_h_l_1
T_15_19_sp4_h_l_9
T_14_15_sp4_v_t_39
T_13_18_lc_trk_g2_7
T_13_18_input_2_5
T_13_18_wire_logic_cluster/lc_5/in_2

End 

Net : AUTOCONFIG_SPACE
T_10_16_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_6/in_3

T_10_16_wire_logic_cluster/lc_0/out
T_10_13_sp4_v_t_40
T_10_14_lc_trk_g2_0
T_10_14_input_2_6
T_10_14_wire_logic_cluster/lc_6/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_10_13_sp4_v_t_40
T_10_14_lc_trk_g2_0
T_10_14_wire_logic_cluster/lc_3/in_3

T_10_16_wire_logic_cluster/lc_0/out
T_11_13_sp4_v_t_41
T_11_14_lc_trk_g2_1
T_11_14_input_2_3
T_11_14_wire_logic_cluster/lc_3/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_10_16_sp4_h_l_5
T_13_12_sp4_v_t_40
T_13_15_lc_trk_g0_0
T_13_15_wire_logic_cluster/lc_2/in_0

T_10_16_wire_logic_cluster/lc_0/out
T_10_13_sp4_v_t_40
T_11_13_sp4_h_l_10
T_11_13_lc_trk_g0_7
T_11_13_input_2_7
T_11_13_wire_logic_cluster/lc_7/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_11_13_sp4_v_t_41
T_11_9_sp4_v_t_42
T_11_12_lc_trk_g0_2
T_11_12_wire_logic_cluster/lc_1/in_3

T_10_16_wire_logic_cluster/lc_0/out
T_10_13_sp4_v_t_40
T_11_13_sp4_h_l_10
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_7/in_3

T_10_16_wire_logic_cluster/lc_0/out
T_10_13_sp4_v_t_40
T_11_13_sp4_h_l_10
T_12_13_lc_trk_g2_2
T_12_13_input_2_4
T_12_13_wire_logic_cluster/lc_4/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_11_13_sp4_v_t_41
T_11_9_sp4_v_t_42
T_11_12_lc_trk_g0_2
T_11_12_wire_logic_cluster/lc_4/in_0

T_10_16_wire_logic_cluster/lc_0/out
T_10_13_sp4_v_t_40
T_11_13_sp4_h_l_10
T_12_13_lc_trk_g2_2
T_12_13_input_2_0
T_12_13_wire_logic_cluster/lc_0/in_2

End 

Net : A_c_1
T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_9_18_lc_trk_g3_0
T_9_18_wire_logic_cluster/lc_3/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_2/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_0/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_4/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_3/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_10_17_lc_trk_g3_5
T_10_17_input_2_4
T_10_17_wire_logic_cluster/lc_4/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_11_17_lc_trk_g0_7
T_11_17_wire_logic_cluster/lc_0/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_12_18_lc_trk_g1_2
T_12_18_wire_logic_cluster/lc_2/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_46
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_5/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_38
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_5/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_6/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_12_16_lc_trk_g2_2
T_12_16_wire_logic_cluster/lc_5/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_44
T_13_16_lc_trk_g3_4
T_13_16_wire_logic_cluster/lc_0/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_44
T_13_16_lc_trk_g3_4
T_13_16_input_2_1
T_13_16_wire_logic_cluster/lc_1/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_12_11_sp4_v_t_38
T_12_14_lc_trk_g0_6
T_12_14_wire_logic_cluster/lc_0/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_12_11_sp4_v_t_38
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_6/in_0

End 

Net : A_c_12
T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_0
T_8_11_sp4_h_l_9
T_11_7_sp4_v_t_44
T_11_9_lc_trk_g3_1
T_11_9_input_2_2
T_11_9_wire_logic_cluster/lc_2/in_2

T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_0
T_8_11_sp4_h_l_9
T_11_7_sp4_v_t_44
T_11_8_lc_trk_g2_4
T_11_8_wire_logic_cluster/lc_5/in_3

T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_0
T_10_11_sp4_h_l_11
T_14_11_sp4_h_l_7
T_17_7_sp4_v_t_42
T_17_10_lc_trk_g1_2
T_17_10_wire_logic_cluster/lc_0/in_3

End 

Net : A_c_13
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_4
T_8_6_sp4_h_l_11
T_11_6_sp4_v_t_41
T_11_8_lc_trk_g3_4
T_11_8_input_2_5
T_11_8_wire_logic_cluster/lc_5/in_2

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_4
T_8_6_sp4_h_l_11
T_11_6_sp4_v_t_41
T_11_9_lc_trk_g0_1
T_11_9_wire_logic_cluster/lc_2/in_1

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_12
T_7_6_sp12_h_l_0
T_18_6_sp12_v_t_23
T_18_8_sp4_v_t_43
T_17_11_lc_trk_g3_3
T_17_11_wire_logic_cluster/lc_1/in_3

End 

Net : A_c_14
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_8
T_9_6_sp12_h_l_0
T_18_6_sp4_h_l_11
T_22_6_sp4_h_l_2
T_25_6_sp4_v_t_39
T_24_8_lc_trk_g1_2
T_24_8_wire_logic_cluster/lc_4/in_3

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_8
T_9_6_sp12_h_l_0
T_18_6_sp4_h_l_11
T_22_6_sp4_h_l_2
T_25_6_sp4_v_t_39
T_24_9_lc_trk_g2_7
T_24_9_wire_logic_cluster/lc_2/in_1

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_8
T_9_6_sp12_h_l_0
T_21_6_sp12_h_l_0
T_24_6_sp4_h_l_5
T_27_6_sp4_v_t_40
T_26_8_lc_trk_g1_5
T_26_8_wire_logic_cluster/lc_0/in_0

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_8
T_9_6_sp12_h_l_0
T_21_6_sp12_h_l_0
T_24_6_sp4_h_l_5
T_27_6_sp4_v_t_40
T_26_9_lc_trk_g3_0
T_26_9_wire_logic_cluster/lc_2/in_1

End 

Net : A_c_15
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_4
T_8_5_sp4_h_l_11
T_11_5_sp4_v_t_46
T_11_8_lc_trk_g0_6
T_11_8_wire_logic_cluster/lc_5/in_1

T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_4
T_8_5_sp4_h_l_11
T_11_5_sp4_v_t_46
T_11_9_lc_trk_g0_3
T_11_9_wire_logic_cluster/lc_2/in_3

End 

Net : A_c_16
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_0
T_8_5_sp4_h_l_9
T_11_5_sp4_v_t_39
T_11_8_lc_trk_g0_7
T_11_8_wire_logic_cluster/lc_5/in_0

T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_0
T_8_5_sp4_h_l_9
T_11_5_sp4_v_t_39
T_11_9_lc_trk_g0_2
T_11_9_wire_logic_cluster/lc_2/in_0

T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_0
T_6_5_sp4_h_l_7
T_9_5_sp4_v_t_37
T_9_9_sp4_v_t_37
T_9_13_sp4_v_t_37
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_7/in_3

T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_0
T_8_5_sp4_h_l_9
T_11_5_sp4_v_t_39
T_11_9_sp4_v_t_40
T_11_13_sp4_v_t_40
T_10_16_lc_trk_g3_0
T_10_16_input_2_3
T_10_16_wire_logic_cluster/lc_3/in_2

End 

Net : A_c_17
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_10_10_sp4_v_t_39
T_9_13_lc_trk_g2_7
T_9_13_wire_logic_cluster/lc_3/in_0

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_10_10_sp4_v_t_39
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_5/in_0

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_10_10_sp4_v_t_39
T_11_14_sp4_h_l_2
T_11_14_lc_trk_g0_7
T_11_14_input_2_5
T_11_14_wire_logic_cluster/lc_5/in_2

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_10_12_sp4_v_t_37
T_9_16_lc_trk_g1_0
T_9_16_input_2_7
T_9_16_wire_logic_cluster/lc_7/in_2

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_10_16_lc_trk_g2_0
T_10_16_wire_logic_cluster/lc_3/in_3

End 

Net : A_c_18
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_8
T_8_4_sp12_v_t_23
T_8_10_sp4_v_t_39
T_9_14_sp4_h_l_8
T_9_14_lc_trk_g1_5
T_9_14_input_2_4
T_9_14_wire_logic_cluster/lc_4/in_2

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_8
T_8_4_sp12_v_t_23
T_8_10_sp4_v_t_39
T_9_14_sp4_h_l_8
T_11_14_lc_trk_g2_5
T_11_14_wire_logic_cluster/lc_5/in_0

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_8
T_8_4_sp12_v_t_23
T_9_16_sp12_h_l_0
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_7/in_0

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_8
T_8_4_sp12_v_t_23
T_9_16_sp12_h_l_0
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_3/in_1

End 

Net : A_c_19
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_6_13_sp4_h_l_3
T_9_13_sp4_v_t_38
T_9_14_lc_trk_g3_6
T_9_14_wire_logic_cluster/lc_4/in_3

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_11_13_lc_trk_g1_7
T_11_13_input_2_0
T_11_13_wire_logic_cluster/lc_0/in_2

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_6_13_sp4_h_l_3
T_9_13_sp4_v_t_38
T_9_16_lc_trk_g0_6
T_9_16_wire_logic_cluster/lc_7/in_1

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_sp4_h_l_5
T_11_13_sp4_v_t_47
T_10_16_lc_trk_g3_7
T_10_16_wire_logic_cluster/lc_0/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_sp4_h_l_5
T_11_13_sp4_v_t_47
T_10_16_lc_trk_g3_7
T_10_16_wire_logic_cluster/lc_6/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_sp4_h_l_5
T_11_13_sp4_v_t_47
T_11_16_lc_trk_g1_7
T_11_16_input_2_4
T_11_16_wire_logic_cluster/lc_4/in_2

End 

Net : A_c_2
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_44
T_9_18_lc_trk_g2_4
T_9_18_wire_logic_cluster/lc_3/in_3

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_44
T_9_13_sp4_v_t_44
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_2/in_0

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_44
T_10_17_sp4_h_l_2
T_10_17_lc_trk_g0_7
T_10_17_wire_logic_cluster/lc_0/in_3

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_44
T_10_17_sp4_h_l_2
T_10_17_lc_trk_g0_7
T_10_17_input_2_5
T_10_17_wire_logic_cluster/lc_5/in_2

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_44
T_10_17_sp4_h_l_2
T_13_17_sp4_v_t_42
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_7/in_0

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_44
T_10_17_sp4_h_l_2
T_13_17_sp4_v_t_42
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_1/in_0

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_44
T_10_17_sp4_h_l_2
T_12_17_lc_trk_g2_7
T_12_17_wire_logic_cluster/lc_0/in_3

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_8_21_sp4_h_l_5
T_11_17_sp4_v_t_46
T_11_13_sp4_v_t_46
T_11_16_lc_trk_g0_6
T_11_16_wire_logic_cluster/lc_7/in_3

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_44
T_10_17_sp4_h_l_2
T_13_17_sp4_v_t_42
T_13_13_sp4_v_t_47
T_12_16_lc_trk_g3_7
T_12_16_wire_logic_cluster/lc_6/in_0

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_8_21_sp4_h_l_5
T_11_17_sp4_v_t_46
T_11_13_sp4_v_t_46
T_11_15_lc_trk_g3_3
T_11_15_wire_logic_cluster/lc_3/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_44
T_10_17_sp4_h_l_2
T_13_17_sp4_v_t_42
T_13_13_sp4_v_t_47
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_6/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_44
T_10_17_sp4_h_l_2
T_13_17_sp4_v_t_42
T_13_13_sp4_v_t_47
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_2/in_3

End 

Net : A_c_20
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_20
T_3_18_sp12_h_l_0
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_7/in_3

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_10_6_sp12_v_t_23
T_10_16_lc_trk_g3_4
T_10_16_wire_logic_cluster/lc_7/in_0

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_6_18_sp4_h_l_9
T_9_14_sp4_v_t_44
T_9_15_lc_trk_g3_4
T_9_15_wire_logic_cluster/lc_5/in_0

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_8_18_sp4_h_l_11
T_11_14_sp4_v_t_46
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_5/in_3

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_6_18_sp4_h_l_9
T_9_14_sp4_v_t_44
T_10_14_sp4_h_l_9
T_9_14_lc_trk_g0_1
T_9_14_wire_logic_cluster/lc_4/in_1

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_8_18_sp4_h_l_11
T_11_14_sp4_v_t_46
T_10_15_lc_trk_g3_6
T_10_15_wire_logic_cluster/lc_1/in_0

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_8_18_sp4_h_l_11
T_11_14_sp4_v_t_46
T_11_10_sp4_v_t_46
T_11_13_lc_trk_g0_6
T_11_13_wire_logic_cluster/lc_0/in_0

End 

Net : A_c_21
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_8_20_sp4_h_l_11
T_11_16_sp4_v_t_46
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_7/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_8_20_sp4_h_l_11
T_11_16_sp4_v_t_46
T_8_16_sp4_h_l_11
T_10_16_lc_trk_g3_6
T_10_16_wire_logic_cluster/lc_0/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_9_16_sp4_v_t_38
T_9_12_sp4_v_t_43
T_9_15_lc_trk_g1_3
T_9_15_wire_logic_cluster/lc_5/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_8_20_sp4_h_l_11
T_11_16_sp4_v_t_46
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_11_16_lc_trk_g0_5
T_11_16_input_2_5
T_11_16_wire_logic_cluster/lc_5/in_2

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_8_20_sp4_h_l_11
T_11_16_sp4_v_t_46
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_11_16_lc_trk_g0_5
T_11_16_wire_logic_cluster/lc_2/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_8_20_sp4_h_l_11
T_11_16_sp4_v_t_46
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_10_15_lc_trk_g3_0
T_10_15_wire_logic_cluster/lc_2/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_8_20_sp4_h_l_11
T_11_16_sp4_v_t_46
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_10_15_lc_trk_g3_0
T_10_15_input_2_5
T_10_15_wire_logic_cluster/lc_5/in_2

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_9_16_sp4_v_t_38
T_9_12_sp4_v_t_43
T_9_14_lc_trk_g2_6
T_9_14_wire_logic_cluster/lc_5/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_8_20_sp4_h_l_11
T_11_16_sp4_v_t_46
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_10_14_lc_trk_g1_5
T_10_14_input_2_0
T_10_14_wire_logic_cluster/lc_0/in_2

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_9_16_sp4_v_t_38
T_9_12_sp4_v_t_43
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_3/in_3

End 

Net : A_c_22
T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_2_16_sp12_v_t_23
T_3_16_sp12_h_l_0
T_10_16_lc_trk_g0_0
T_10_16_wire_logic_cluster/lc_7/in_1

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_2_16_sp12_v_t_23
T_3_16_sp12_h_l_0
T_6_16_sp4_h_l_5
T_9_12_sp4_v_t_40
T_9_15_lc_trk_g0_0
T_9_15_wire_logic_cluster/lc_6/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_2_16_sp12_v_t_23
T_3_16_sp12_h_l_0
T_10_16_lc_trk_g1_0
T_10_16_wire_logic_cluster/lc_6/in_3

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_2_16_sp12_v_t_23
T_3_16_sp12_h_l_0
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_5/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_2_16_sp12_v_t_23
T_3_16_sp12_h_l_0
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_4/in_3

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_2_16_sp12_v_t_23
T_3_16_sp12_h_l_0
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_3/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_2_16_sp12_v_t_23
T_3_16_sp12_h_l_0
T_6_16_sp4_h_l_5
T_9_12_sp4_v_t_40
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_4/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_2_16_sp12_v_t_23
T_3_16_sp12_h_l_0
T_8_16_sp4_h_l_7
T_11_12_sp4_v_t_36
T_10_15_lc_trk_g2_4
T_10_15_wire_logic_cluster/lc_1/in_3

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_2_16_sp12_v_t_23
T_3_16_sp12_h_l_0
T_8_16_sp4_h_l_7
T_11_12_sp4_v_t_36
T_10_14_lc_trk_g0_1
T_10_14_wire_logic_cluster/lc_0/in_1

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_2_16_sp12_v_t_23
T_3_16_sp12_h_l_0
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_2/in_0

End 

Net : A_c_23
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_4_20_sp4_h_l_9
T_7_16_sp4_v_t_38
T_8_16_sp4_h_l_8
T_10_16_lc_trk_g3_5
T_10_16_wire_logic_cluster/lc_7/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_6_20_sp4_h_l_11
T_9_16_sp4_v_t_46
T_9_12_sp4_v_t_42
T_9_15_lc_trk_g0_2
T_9_15_wire_logic_cluster/lc_7/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_4_20_sp4_h_l_9
T_7_16_sp4_v_t_38
T_8_16_sp4_h_l_8
T_10_16_lc_trk_g3_5
T_10_16_input_2_6
T_10_16_wire_logic_cluster/lc_6/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_4_20_sp4_h_l_9
T_7_16_sp4_v_t_38
T_8_16_sp4_h_l_8
T_12_16_sp4_h_l_11
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_5/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_4_20_sp4_h_l_9
T_7_16_sp4_v_t_38
T_8_16_sp4_h_l_8
T_12_16_sp4_h_l_11
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_4/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_4_20_sp4_h_l_9
T_7_16_sp4_v_t_38
T_8_16_sp4_h_l_8
T_12_16_sp4_h_l_11
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_3/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_4_20_sp4_h_l_9
T_7_16_sp4_v_t_38
T_8_16_sp4_h_l_8
T_12_16_sp4_h_l_11
T_12_16_lc_trk_g1_6
T_12_16_wire_logic_cluster/lc_2/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_6_20_sp4_h_l_11
T_9_16_sp4_v_t_46
T_10_16_sp4_h_l_11
T_13_12_sp4_v_t_46
T_12_14_lc_trk_g2_3
T_12_14_input_2_7
T_12_14_wire_logic_cluster/lc_7/in_2

End 

Net : A_c_24
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span4_horz_24
T_3_27_sp4_h_l_8
T_6_23_sp4_v_t_45
T_5_24_lc_trk_g3_5
T_5_24_wire_logic_cluster/lc_5/in_3

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span4_horz_24
T_3_27_sp4_h_l_8
T_6_23_sp4_v_t_45
T_3_23_sp4_h_l_8
T_5_23_lc_trk_g3_5
T_5_23_input_2_4
T_5_23_wire_logic_cluster/lc_4/in_2

End 

Net : A_c_25
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span4_horz_40
T_2_22_sp4_h_l_5
T_5_22_sp4_v_t_47
T_5_23_lc_trk_g3_7
T_5_23_wire_logic_cluster/lc_4/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span4_horz_40
T_2_22_sp4_h_l_5
T_5_22_sp4_v_t_47
T_5_24_lc_trk_g3_2
T_5_24_wire_logic_cluster/lc_5/in_0

End 

Net : A_c_26
T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_horz_24
T_2_24_sp4_v_t_37
T_3_24_sp4_h_l_5
T_5_24_lc_trk_g3_0
T_5_24_wire_logic_cluster/lc_1/in_0

T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_horz_24
T_2_24_sp4_v_t_37
T_3_24_sp4_h_l_5
T_6_20_sp4_v_t_40
T_5_23_lc_trk_g3_0
T_5_23_wire_logic_cluster/lc_4/in_3

End 

Net : A_c_27
T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span4_horz_36
T_2_22_sp4_h_l_1
T_5_22_sp4_v_t_36
T_5_23_lc_trk_g3_4
T_5_23_wire_logic_cluster/lc_4/in_1

T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span4_horz_36
T_2_22_sp4_h_l_1
T_5_22_sp4_v_t_36
T_5_24_lc_trk_g2_1
T_5_24_input_2_1
T_5_24_wire_logic_cluster/lc_1/in_2

End 

Net : A_c_28
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_16
T_2_30_sp4_h_l_11
T_5_26_sp4_v_t_46
T_5_22_sp4_v_t_42
T_5_24_lc_trk_g3_7
T_5_24_wire_logic_cluster/lc_7/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_16
T_2_30_sp4_h_l_11
T_5_26_sp4_v_t_46
T_5_22_sp4_v_t_42
T_5_24_lc_trk_g3_7
T_5_24_wire_logic_cluster/lc_1/in_3

End 

Net : A_c_29
T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span4_horz_44
T_2_27_sp4_h_l_0
T_5_23_sp4_v_t_43
T_5_24_lc_trk_g2_3
T_5_24_wire_logic_cluster/lc_7/in_0

T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span4_horz_44
T_2_27_sp4_h_l_0
T_5_23_sp4_v_t_43
T_5_24_lc_trk_g2_3
T_5_24_wire_logic_cluster/lc_2/in_3

End 

Net : A_c_3
T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_6_18_sp12_v_t_23
T_7_18_sp12_h_l_0
T_10_18_lc_trk_g1_0
T_10_18_wire_logic_cluster/lc_7/in_0

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_10_16_sp4_v_t_47
T_9_17_lc_trk_g3_7
T_9_17_wire_logic_cluster/lc_1/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_10_16_sp4_v_t_47
T_9_17_lc_trk_g3_7
T_9_17_wire_logic_cluster/lc_5/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_6_18_sp12_v_t_23
T_7_18_sp12_h_l_0
T_10_18_lc_trk_g1_0
T_10_18_wire_logic_cluster/lc_4/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_10_16_sp4_v_t_47
T_10_17_lc_trk_g2_7
T_10_17_wire_logic_cluster/lc_6/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_10_16_sp4_v_t_47
T_10_17_lc_trk_g2_7
T_10_17_wire_logic_cluster/lc_4/in_3

End 

Net : A_c_30
T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span4_horz_36
T_2_25_sp4_h_l_1
T_5_21_sp4_v_t_36
T_5_24_lc_trk_g1_4
T_5_24_input_2_7
T_5_24_wire_logic_cluster/lc_7/in_2

T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span4_horz_36
T_2_25_sp4_h_l_1
T_5_21_sp4_v_t_36
T_5_24_lc_trk_g1_4
T_5_24_wire_logic_cluster/lc_2/in_1

End 

Net : A_c_31
T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span4_horz_32
T_3_25_sp4_h_l_4
T_6_21_sp4_v_t_41
T_5_24_lc_trk_g3_1
T_5_24_wire_logic_cluster/lc_7/in_1

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span4_horz_32
T_3_25_sp4_h_l_4
T_6_21_sp4_v_t_41
T_5_24_lc_trk_g3_1
T_5_24_wire_logic_cluster/lc_1/in_1

End 

Net : A_c_4
T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_6_18_sp4_h_l_7
T_9_14_sp4_v_t_42
T_9_17_lc_trk_g1_2
T_9_17_input_2_1
T_9_17_wire_logic_cluster/lc_1/in_2

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_6_18_sp4_h_l_7
T_9_14_sp4_v_t_42
T_9_17_lc_trk_g1_2
T_9_17_input_2_5
T_9_17_wire_logic_cluster/lc_5/in_2

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_4_18_sp4_h_l_5
T_8_18_sp4_h_l_1
T_11_14_sp4_v_t_36
T_10_17_lc_trk_g2_4
T_10_17_input_2_0
T_10_17_wire_logic_cluster/lc_0/in_2

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_4_18_sp4_h_l_5
T_8_18_sp4_h_l_1
T_11_14_sp4_v_t_36
T_10_17_lc_trk_g2_4
T_10_17_wire_logic_cluster/lc_5/in_3

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_10_18_sp4_h_l_11
T_12_18_lc_trk_g2_6
T_12_18_wire_logic_cluster/lc_7/in_3

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_10_18_sp4_h_l_11
T_12_18_lc_trk_g2_6
T_12_18_wire_logic_cluster/lc_1/in_3

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_4_18_sp4_h_l_5
T_8_18_sp4_h_l_1
T_11_14_sp4_v_t_36
T_10_16_lc_trk_g0_1
T_10_16_wire_logic_cluster/lc_4/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_10_18_sp4_h_l_11
T_13_14_sp4_v_t_46
T_12_17_lc_trk_g3_6
T_12_17_input_2_3
T_12_17_wire_logic_cluster/lc_3/in_2

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_10_18_sp4_h_l_11
T_13_14_sp4_v_t_46
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_0/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_4_18_sp4_h_l_5
T_8_18_sp4_h_l_1
T_11_14_sp4_v_t_36
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_7/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_10_18_sp4_h_l_11
T_13_14_sp4_v_t_46
T_12_16_lc_trk_g0_0
T_12_16_input_2_6
T_12_16_wire_logic_cluster/lc_6/in_2

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_4_18_sp4_h_l_5
T_8_18_sp4_h_l_1
T_11_14_sp4_v_t_36
T_11_15_lc_trk_g3_4
T_11_15_input_2_3
T_11_15_wire_logic_cluster/lc_3/in_2

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_10_18_sp4_h_l_11
T_13_14_sp4_v_t_46
T_12_16_lc_trk_g0_0
T_12_16_wire_logic_cluster/lc_5/in_1

End 

Net : A_c_5
T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_9_17_lc_trk_g0_7
T_9_17_wire_logic_cluster/lc_1/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_8_17_sp4_h_l_11
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_5/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_6_17_sp4_h_l_9
T_9_17_sp4_v_t_39
T_9_18_lc_trk_g3_7
T_9_18_wire_logic_cluster/lc_3/in_1

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_10_17_sp12_v_t_23
T_10_18_lc_trk_g3_7
T_10_18_input_2_4
T_10_18_wire_logic_cluster/lc_4/in_2

End 

Net : A_c_6
T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_9_17_lc_trk_g1_3
T_9_17_wire_logic_cluster/lc_1/in_1

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_9_17_lc_trk_g1_3
T_9_17_wire_logic_cluster/lc_5/in_1

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_6/in_0

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_3/in_1

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_4/in_0

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_8_17_sp4_h_l_9
T_11_17_sp4_v_t_39
T_10_18_lc_trk_g2_7
T_10_18_wire_logic_cluster/lc_4/in_1

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_8_17_sp4_h_l_9
T_11_13_sp4_v_t_38
T_10_15_lc_trk_g0_3
T_10_15_wire_logic_cluster/lc_7/in_0

End 

Net : A_c_7
T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_9_16_lc_trk_g1_7
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_6_16_sp4_h_l_9
T_9_16_sp4_v_t_44
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_5/in_0

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_10_16_sp12_v_t_23
T_10_17_lc_trk_g3_7
T_10_17_wire_logic_cluster/lc_5/in_1

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_10_16_sp12_v_t_23
T_10_18_lc_trk_g2_4
T_10_18_wire_logic_cluster/lc_4/in_0

End 

Net : BUFENn_c
T_11_14_wire_logic_cluster/lc_3/out
T_11_13_sp12_v_t_22
T_12_25_sp12_h_l_1
T_22_25_sp4_h_l_10
T_25_25_sp4_v_t_47
T_25_29_sp4_v_t_43
T_25_33_lc_trk_g0_6
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : CIA_ENABLE
T_17_10_wire_logic_cluster/lc_7/out
T_17_10_lc_trk_g3_7
T_17_10_wire_logic_cluster/lc_0/in_0

T_17_10_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g1_7
T_17_11_wire_logic_cluster/lc_1/in_1

End 

Net : CIA_SPACE
T_9_15_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g0_6
T_10_15_wire_logic_cluster/lc_6/in_0

T_9_15_wire_logic_cluster/lc_6/out
T_9_15_sp4_h_l_1
T_13_15_sp4_h_l_1
T_16_11_sp4_v_t_36
T_16_13_lc_trk_g3_1
T_16_13_wire_logic_cluster/lc_5/in_1

End 

Net : CLK28_IN_c_g
T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_28_20_glb2local_0
T_28_20_lc_trk_g0_4
T_28_20_wire_logic_cluster/lc_2/in_0

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_12_wire_logic_cluster/lc_3/clk

End 

Net : CLK40_IN_c_g
T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_16_glb2local_3
T_16_16_lc_trk_g0_7
T_16_16_wire_logic_cluster/lc_1/in_0

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_16_glb2local_3
T_16_16_lc_trk_g0_7
T_16_16_wire_logic_cluster/lc_4/in_1

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_15_glb2local_1
T_16_15_lc_trk_g0_5
T_16_15_input_2_3
T_16_15_wire_logic_cluster/lc_3/in_2

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_glb2local_1
T_15_14_lc_trk_g0_5
T_15_14_wire_logic_cluster/lc_6/in_1

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_13_glb2local_0
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_0/in_0

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_13_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_glb2local_1
T_16_7_lc_trk_g0_5
T_16_7_wire_logic_cluster/lc_2/in_3

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

End 

Net : CLK6_c_g
T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_13_wire_logic_cluster/lc_3/clk

End 

Net : CLK80_OUT
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_14_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_26_16_wire_logic_cluster/lc_3/out
T_26_7_sp12_v_t_22
T_27_19_sp12_h_l_1
T_33_19_lc_trk_g0_5
T_33_19_wire_io_cluster/io_1/D_OUT_0

T_26_16_wire_logic_cluster/lc_3/out
T_26_15_sp12_v_t_22
T_26_3_sp12_v_t_22
T_15_3_sp12_h_l_1
T_21_3_sp4_h_l_6
T_20_0_span4_vert_35
T_20_0_lc_trk_g0_3
T_16_0_wire_pll/RESET

End 

Net : CPUCONFn_c
T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_31_sp12_v_t_23
T_11_19_sp12_v_t_23
T_12_19_sp12_h_l_0
T_13_19_sp4_h_l_3
T_12_15_sp4_v_t_38
T_12_16_lc_trk_g2_6
T_12_16_wire_logic_cluster/lc_4/in_0

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_31_sp12_v_t_23
T_11_19_sp12_v_t_23
T_12_19_sp12_h_l_0
T_13_19_sp4_h_l_3
T_12_15_sp4_v_t_38
T_13_15_sp4_h_l_3
T_12_15_lc_trk_g1_3
T_12_15_input_2_2
T_12_15_wire_logic_cluster/lc_2/in_2

End 

Net : D_1_i
T_11_12_wire_logic_cluster/lc_1/out
T_11_9_sp12_v_t_22
T_11_0_span12_vert_17
T_11_0_lc_trk_g1_1
T_11_0_wire_io_cluster/io_1/OUT_ENB

T_11_12_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_38
T_12_4_sp4_v_t_46
T_12_0_span4_vert_39
T_12_0_lc_trk_g0_7
T_12_0_wire_io_cluster/io_0/OUT_ENB

T_11_12_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_38
T_12_4_sp4_v_t_46
T_12_0_span4_vert_39
T_12_0_lc_trk_g1_7
T_12_0_wire_io_cluster/io_1/OUT_ENB

T_11_12_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_38
T_12_4_sp4_v_t_38
T_12_0_span4_vert_43
T_12_0_span4_horz_r_3
T_15_0_lc_trk_g1_7
T_15_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : D_OUT_0
T_13_14_wire_logic_cluster/lc_0/out
T_13_10_sp12_v_t_23
T_13_0_span12_vert_19
T_13_0_span4_vert_43
T_9_0_span4_horz_r_3
T_11_0_lc_trk_g0_3
T_11_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_OUT_1
T_13_12_wire_logic_cluster/lc_1/out
T_13_12_sp4_h_l_7
T_12_8_sp4_v_t_37
T_12_4_sp4_v_t_45
T_12_0_span4_vert_45
T_12_0_lc_trk_g1_5
T_12_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_OUT_2
T_12_12_wire_logic_cluster/lc_7/out
T_12_7_sp12_v_t_22
T_12_0_span12_vert_13
T_12_0_lc_trk_g0_5
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_OUT_3
T_13_12_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_41
T_13_4_sp4_v_t_41
T_13_0_span4_vert_37
T_13_0_span4_horz_r_2
T_15_0_lc_trk_g1_2
T_15_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_in_4
T_11_0_wire_io_cluster/io_1/D_IN_0
T_11_0_span12_vert_12
T_11_7_sp12_v_t_23
T_11_11_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_6/in_0

End 

Net : D_in_5
T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_7/in_1

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_13_13_sp12_h_l_0
T_12_13_sp4_h_l_1
T_11_13_sp4_v_t_42
T_10_14_lc_trk_g3_2
T_10_14_input_2_3
T_10_14_wire_logic_cluster/lc_3/in_2

End 

Net : D_in_6
T_12_0_wire_io_cluster/io_1/D_IN_0
T_12_0_span12_vert_12
T_12_7_sp12_v_t_23
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_4/in_0

T_12_0_wire_io_cluster/io_1/D_IN_0
T_12_0_span12_vert_12
T_12_7_sp12_v_t_23
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_0/in_0

End 

Net : D_in_7
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span4_vert_44
T_15_4_sp4_v_t_40
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_11_12_lc_trk_g0_5
T_11_12_wire_logic_cluster/lc_4/in_1

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span4_vert_44
T_15_4_sp4_v_t_40
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_10
T_11_12_sp4_v_t_41
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_7/in_0

End 

Net : GB_BUFFER_CLK40_IN_c_g_THRU_CO
T_16_7_wire_logic_cluster/lc_2/out
T_14_7_sp4_h_l_1
T_13_3_sp4_v_t_36
T_13_0_span4_vert_28
T_13_0_lc_trk_g1_4
T_16_0_wire_pll/REFERENCECLK

End 

Net : U409_AUTOCONFIG.N_4
T_12_13_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_7/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g3_5
T_13_12_input_2_2
T_13_12_wire_logic_cluster/lc_2/in_2

T_12_13_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_0/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g3_5
T_13_12_wire_logic_cluster/lc_1/in_1

End 

Net : OVL_c
T_33_6_wire_io_cluster/io_0/D_IN_0
T_25_6_sp12_h_l_0
T_24_6_sp12_v_t_23
T_13_18_sp12_h_l_0
T_14_18_sp4_h_l_3
T_13_14_sp4_v_t_45
T_12_16_lc_trk_g2_0
T_12_16_input_2_2
T_12_16_wire_logic_cluster/lc_2/in_2

T_33_6_wire_io_cluster/io_0/D_IN_0
T_25_6_sp12_h_l_0
T_24_6_sp12_v_t_23
T_13_18_sp12_h_l_0
T_12_18_sp4_h_l_1
T_11_14_sp4_v_t_43
T_11_16_lc_trk_g3_6
T_11_16_wire_logic_cluster/lc_4/in_1

T_33_6_wire_io_cluster/io_0/D_IN_0
T_25_6_sp12_h_l_0
T_24_6_sp12_v_t_23
T_13_18_sp12_h_l_0
T_12_18_sp4_h_l_1
T_11_14_sp4_v_t_43
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_3/in_1

End 

Net : PCS0_c
T_26_8_wire_logic_cluster/lc_0/out
T_27_8_sp4_h_l_0
T_30_4_sp4_v_t_43
T_30_0_span4_vert_43
T_30_0_span4_horz_r_3
T_33_2_lc_trk_g1_7
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : PCS1_c
T_24_8_wire_logic_cluster/lc_4/out
T_25_6_sp4_v_t_36
T_26_6_sp4_h_l_6
T_29_2_sp4_v_t_37
T_30_2_sp4_h_l_5
T_33_2_lc_trk_g1_0
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : PORTSIZE_0_i
T_11_14_wire_logic_cluster/lc_2/out
T_11_12_sp12_v_t_23
T_11_24_sp12_v_t_23
T_11_26_sp4_v_t_43
T_11_30_sp4_v_t_43
T_7_33_span4_horz_r_3
T_8_33_lc_trk_g1_7
T_8_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : PPIO_c
T_31_33_wire_io_cluster/io_0/D_IN_0
T_31_29_sp12_v_t_23
T_31_17_sp12_v_t_23
T_32_17_sp12_h_l_0
T_31_17_sp4_h_l_1
T_33_13_span4_vert_t_12
T_33_14_lc_trk_g1_4
T_33_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : RESETn_c
T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_38
T_17_10_lc_trk_g3_6
T_17_10_wire_logic_cluster/lc_7/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_44
T_17_13_lc_trk_g0_1
T_17_13_wire_logic_cluster/lc_5/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_38
T_17_13_sp4_v_t_43
T_17_14_lc_trk_g2_3
T_17_14_input_2_5
T_17_14_wire_logic_cluster/lc_5/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_38
T_17_13_sp4_v_t_43
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_4/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_38
T_17_13_sp4_v_t_43
T_17_14_lc_trk_g2_3
T_17_14_input_2_7
T_17_14_wire_logic_cluster/lc_7/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_38
T_17_13_sp4_v_t_43
T_17_16_lc_trk_g1_3
T_17_16_input_2_4
T_17_16_wire_logic_cluster/lc_4/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_38
T_17_13_sp4_v_t_43
T_16_16_lc_trk_g3_3
T_16_16_input_2_2
T_16_16_wire_logic_cluster/lc_2/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_38
T_17_13_sp4_v_t_43
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_3/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_38
T_17_13_sp4_v_t_43
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_1/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_28_1_sp12_v_t_23
T_17_13_sp12_h_l_0
T_16_13_sp4_h_l_1
T_15_13_sp4_v_t_42
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_3/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_13_sp4_v_t_44
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_0/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_13_sp4_v_t_44
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_6/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_13_sp4_v_t_44
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_1/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_13_sp4_v_t_44
T_13_16_lc_trk_g1_4
T_13_16_input_2_7
T_13_16_wire_logic_cluster/lc_7/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_13_sp4_v_t_44
T_13_16_lc_trk_g1_4
T_13_16_input_2_5
T_13_16_wire_logic_cluster/lc_5/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_13_sp4_v_t_44
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_2/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_13_sp4_v_t_44
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_4/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_13_sp4_v_t_44
T_13_17_lc_trk_g1_1
T_13_17_wire_logic_cluster/lc_5/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_28_1_sp12_v_t_23
T_17_13_sp12_h_l_0
T_16_13_sp4_h_l_1
T_15_13_sp4_v_t_42
T_12_17_sp4_h_l_0
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_3/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_28_1_sp12_v_t_23
T_17_13_sp12_h_l_0
T_16_13_sp4_h_l_1
T_15_13_sp4_v_t_42
T_12_17_sp4_h_l_0
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_1/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_28_1_sp12_v_t_23
T_17_13_sp12_h_l_0
T_16_13_sp4_h_l_1
T_15_13_sp4_v_t_42
T_12_17_sp4_h_l_7
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_0/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_28_1_sp12_v_t_23
T_17_13_sp12_h_l_0
T_16_13_sp4_h_l_1
T_15_13_sp4_v_t_42
T_12_17_sp4_h_l_7
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_1/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_28_1_sp12_v_t_23
T_17_13_sp12_h_l_0
T_16_13_sp4_h_l_1
T_15_13_sp4_v_t_42
T_12_17_sp4_h_l_0
T_11_17_sp4_v_t_43
T_11_13_sp4_v_t_39
T_10_16_lc_trk_g2_7
T_10_16_wire_logic_cluster/lc_5/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_3/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_13_sp4_v_t_44
T_13_17_sp4_v_t_37
T_10_21_sp4_h_l_0
T_6_21_sp4_h_l_0
T_5_21_sp4_v_t_43
T_5_24_lc_trk_g1_3
T_5_24_wire_logic_cluster/lc_5/in_1

End 

Net : RESETn_c_i
T_16_25_wire_logic_cluster/lc_3/out
T_16_24_sp12_v_t_22
T_16_33_lc_trk_g1_6
T_16_33_wire_gbuf/in

End 

Net : RESETn_c_i_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_16_glb2local_1
T_12_16_lc_trk_g0_5
T_12_16_wire_logic_cluster/lc_1/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_13_wire_logic_cluster/lc_5/s_r

End 

Net : ROM_DELAY_c_0
T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_19_30_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_18_sp4_v_t_45
T_18_14_sp4_v_t_41
T_18_15_lc_trk_g2_1
T_18_15_input_2_3
T_18_15_wire_logic_cluster/lc_3/in_2

T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_19_30_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_18_sp4_v_t_45
T_18_14_sp4_v_t_41
T_18_15_lc_trk_g2_1
T_18_15_wire_logic_cluster/lc_5/in_0

End 

Net : ROM_DELAY_c_1
T_33_31_wire_io_cluster/io_0/D_IN_0
T_33_31_span12_horz_0
T_32_19_sp12_v_t_23
T_21_19_sp12_h_l_0
T_22_19_sp4_h_l_3
T_21_15_sp4_v_t_45
T_18_15_sp4_h_l_8
T_18_15_lc_trk_g0_5
T_18_15_wire_logic_cluster/lc_3/in_0

T_33_31_wire_io_cluster/io_0/D_IN_0
T_33_31_span12_horz_0
T_32_19_sp12_v_t_23
T_21_19_sp12_h_l_0
T_22_19_sp4_h_l_3
T_21_15_sp4_v_t_45
T_18_15_sp4_h_l_8
T_18_15_lc_trk_g0_5
T_18_15_input_2_5
T_18_15_wire_logic_cluster/lc_5/in_2

End 

Net : RnW_c
T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_12_11_sp4_h_l_9
T_11_11_sp4_v_t_44
T_10_14_lc_trk_g3_4
T_10_14_wire_logic_cluster/lc_6/in_1

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_12_11_sp4_h_l_9
T_11_11_sp4_v_t_44
T_10_14_lc_trk_g3_4
T_10_14_wire_logic_cluster/lc_3/in_0

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_5_23_sp12_h_l_0
T_10_23_sp4_h_l_7
T_13_19_sp4_v_t_36
T_13_15_sp4_v_t_41
T_12_16_lc_trk_g3_1
T_12_16_wire_logic_cluster/lc_3/in_1

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_5_23_sp12_h_l_0
T_10_23_sp4_h_l_7
T_13_19_sp4_v_t_36
T_13_15_sp4_v_t_41
T_12_16_lc_trk_g3_1
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_12_11_sp4_h_l_9
T_11_11_sp4_v_t_44
T_11_14_lc_trk_g1_4
T_11_14_wire_logic_cluster/lc_7/in_0

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_5_23_sp12_h_l_0
T_10_23_sp4_h_l_7
T_13_19_sp4_v_t_36
T_13_15_sp4_v_t_41
T_10_15_sp4_h_l_4
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_4/in_0

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_12_11_sp4_h_l_9
T_11_11_sp4_v_t_44
T_11_13_lc_trk_g3_1
T_11_13_wire_logic_cluster/lc_7/in_1

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_12_11_sp4_h_l_9
T_11_11_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_1/in_0

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_5_23_sp12_h_l_0
T_10_23_sp4_h_l_7
T_13_19_sp4_v_t_36
T_13_15_sp4_v_t_41
T_10_15_sp4_h_l_4
T_13_11_sp4_v_t_41
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_7/in_0

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_5_23_sp12_h_l_0
T_10_23_sp4_h_l_7
T_13_19_sp4_v_t_36
T_13_15_sp4_v_t_41
T_10_15_sp4_h_l_4
T_13_11_sp4_v_t_41
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_4/in_1

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_12_11_sp4_h_l_9
T_11_11_sp4_v_t_44
T_11_12_lc_trk_g2_4
T_11_12_input_2_4
T_11_12_wire_logic_cluster/lc_4/in_2

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_5_23_sp12_h_l_0
T_10_23_sp4_h_l_7
T_13_19_sp4_v_t_36
T_13_15_sp4_v_t_41
T_10_15_sp4_h_l_4
T_13_11_sp4_v_t_41
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_0/in_1

End 

Net : SCS0_c
T_24_9_wire_logic_cluster/lc_2/out
T_25_5_sp4_v_t_40
T_26_5_sp4_h_l_10
T_30_5_sp4_h_l_6
T_33_1_span4_vert_t_15
T_33_3_lc_trk_g0_3
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : SCS1_c
T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_30_9_sp4_h_l_0
T_33_5_span4_vert_t_14
T_33_1_span4_vert_t_14
T_33_4_lc_trk_g0_6
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : SPIO_c
T_30_33_wire_io_cluster/io_1/D_IN_0
T_30_27_sp12_v_t_23
T_30_15_sp12_v_t_23
T_31_15_sp12_h_l_0
T_33_15_lc_trk_g0_4
T_33_15_wire_io_cluster/io_0/D_OUT_0

End 

Net : TACKn_in
T_26_33_wire_io_cluster/io_1/D_IN_0
T_26_27_sp12_v_t_23
T_26_15_sp12_v_t_23
T_15_15_sp12_h_l_0
T_14_15_lc_trk_g1_0
T_14_15_wire_logic_cluster/lc_3/in_0

End 

Net : TSn_c
T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_27_sp12_v_t_23
T_8_15_sp12_v_t_23
T_9_15_sp12_h_l_0
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_2/in_1

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_27_sp12_v_t_23
T_8_15_sp12_v_t_23
T_9_15_sp12_h_l_0
T_12_15_sp4_h_l_5
T_15_15_sp4_v_t_47
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_5/in_3

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_27_sp12_v_t_23
T_8_15_sp12_v_t_23
T_9_15_sp12_h_l_0
T_14_15_sp4_h_l_7
T_17_15_sp4_v_t_42
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_0/in_3

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_27_sp12_v_t_23
T_8_15_sp12_v_t_23
T_9_15_sp12_h_l_0
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_3/in_0

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_27_sp12_v_t_23
T_8_15_sp12_v_t_23
T_9_15_sp12_h_l_0
T_12_15_sp4_h_l_5
T_15_11_sp4_v_t_46
T_15_14_lc_trk_g0_6
T_15_14_wire_logic_cluster/lc_6/in_0

End 

Net : TT_c_0
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_30_sp4_v_t_44
T_6_26_sp4_v_t_37
T_7_26_sp4_h_l_0
T_9_26_lc_trk_g3_5
T_9_26_wire_logic_cluster/lc_7/in_3

End 

Net : TT_c_1
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_33_span4_horz_r_0
T_10_29_sp4_v_t_36
T_10_25_sp4_v_t_41
T_9_26_lc_trk_g3_1
T_9_26_wire_logic_cluster/lc_7/in_1

End 

Net : U409_ADDRESS_DECODE.ATA_SPACEZ0
T_11_14_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g1_6
T_11_14_wire_logic_cluster/lc_2/in_3

T_11_14_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g1_6
T_11_14_wire_logic_cluster/lc_4/in_3

T_11_14_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g1_6
T_11_14_wire_logic_cluster/lc_3/in_0

End 

Net : U409_ADDRESS_DECODE.AUTOCONFIG_SPACE_0_a2Z0Z_0
T_10_16_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g1_7
T_10_16_input_2_0
T_10_16_wire_logic_cluster/lc_0/in_2

End 

Net : U409_ADDRESS_DECODE.AUTOCONFIG_SPACE_0_a2Z0Z_5
T_10_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g0_3
T_10_16_wire_logic_cluster/lc_0/in_1

End 

Net : U409_ADDRESS_DECODE.AUTOVECTORZ0Z_7
T_5_24_wire_logic_cluster/lc_7/out
T_6_22_sp4_v_t_42
T_7_26_sp4_h_l_1
T_9_26_lc_trk_g3_4
T_9_26_wire_logic_cluster/lc_7/in_0

End 

Net : U409_ADDRESS_DECODE.AUTOVECTORZ0Z_8
T_5_23_wire_logic_cluster/lc_4/out
T_6_23_sp12_h_l_0
T_13_23_sp4_h_l_9
T_16_19_sp4_v_t_44
T_16_15_sp4_v_t_37
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_2/in_3

End 

Net : U409_ADDRESS_DECODE.AUTOVECTOR_4Z0Z_0
T_11_16_wire_logic_cluster/lc_5/out
T_11_16_sp12_h_l_1
T_16_16_lc_trk_g0_5
T_16_16_wire_logic_cluster/lc_2/in_1

End 

Net : U409_ADDRESS_DECODE.CIA_SPACEZ0Z_4
T_9_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g2_7
T_9_15_wire_logic_cluster/lc_6/in_3

T_9_15_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g0_7
T_10_15_wire_logic_cluster/lc_2/in_1

T_9_15_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g0_7
T_10_15_wire_logic_cluster/lc_5/in_0

T_9_15_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g1_7
T_9_14_wire_logic_cluster/lc_5/in_1

T_9_15_wire_logic_cluster/lc_7/out
T_9_12_sp4_v_t_38
T_9_13_lc_trk_g3_6
T_9_13_input_2_3
T_9_13_wire_logic_cluster/lc_3/in_2

End 

Net : U409_ADDRESS_DECODE.CIA_SPACEZ0Z_5
T_9_16_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g0_7
T_9_15_wire_logic_cluster/lc_6/in_1

T_9_16_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g3_7
T_10_15_wire_logic_cluster/lc_2/in_0

T_9_16_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g3_7
T_10_15_wire_logic_cluster/lc_5/in_3

T_9_16_wire_logic_cluster/lc_7/out
T_7_16_sp12_h_l_1
T_16_16_lc_trk_g1_5
T_16_16_wire_logic_cluster/lc_2/in_0

End 

Net : U409_ADDRESS_DECODE.CSZ0Z0
T_11_8_wire_logic_cluster/lc_5/out
T_11_8_sp12_h_l_1
T_23_8_sp12_h_l_1
T_24_8_lc_trk_g1_5
T_24_8_wire_logic_cluster/lc_4/in_0

T_11_8_wire_logic_cluster/lc_5/out
T_11_8_sp12_h_l_1
T_23_8_sp12_h_l_1
T_26_8_lc_trk_g0_1
T_26_8_wire_logic_cluster/lc_0/in_1

End 

Net : U409_ADDRESS_DECODE.CSZ0Z1
T_11_9_wire_logic_cluster/lc_2/out
T_6_9_sp12_h_l_0
T_18_9_sp12_h_l_0
T_24_9_lc_trk_g0_7
T_24_9_wire_logic_cluster/lc_2/in_3

T_11_9_wire_logic_cluster/lc_2/out
T_6_9_sp12_h_l_0
T_18_9_sp12_h_l_0
T_26_9_lc_trk_g0_3
T_26_9_wire_logic_cluster/lc_2/in_3

End 

Net : U409_ADDRESS_DECODE.HIROMZ0Z_0
T_9_15_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g2_5
T_10_16_wire_logic_cluster/lc_6/in_1

End 

Net : U409_ADDRESS_DECODE.HIROMZ0Z_0_cascade_
T_9_15_wire_logic_cluster/lc_5/ltout
T_9_15_wire_logic_cluster/lc_6/in_2

End 

Net : U409_ADDRESS_DECODE.LOWROMZ0Z_3
T_11_16_wire_logic_cluster/lc_4/out
T_11_15_sp4_v_t_40
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_7/in_0

End 

Net : U409_ADDRESS_DECODE.PORTSIZEZ0Z_0_cascade_
T_11_14_wire_logic_cluster/lc_1/ltout
T_11_14_wire_logic_cluster/lc_2/in_2

End 

Net : U409_ADDRESS_DECODE.PORTSIZEZ0Z_1
T_10_15_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_2/in_1

End 

Net : U409_ADDRESS_DECODE.Z2_SPACE_0_a2Z0Z_4
T_5_24_wire_logic_cluster/lc_5/out
T_5_24_lc_trk_g1_5
T_5_24_wire_logic_cluster/lc_2/in_0

End 

Net : U409_ADDRESS_DECODE.Z2_SPACE_0_a2Z0Z_5_cascade_
T_5_24_wire_logic_cluster/lc_1/ltout
T_5_24_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_RST_0_iZ0
T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_17_11_sp4_v_t_40
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_17_11_sp4_v_t_40
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_38
T_15_14_sp4_h_l_8
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_38
T_15_14_sp4_h_l_8
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_38
T_15_14_sp4_h_l_8
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_38
T_15_14_sp4_h_l_8
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_38
T_15_14_sp4_h_l_8
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_38
T_11_14_sp4_h_l_9
T_15_14_sp4_h_l_5
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_38
T_11_14_sp4_h_l_9
T_15_14_sp4_h_l_5
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_5/s_r

End 

Net : U409_ADDRESS_DECODE.un1_RAMSPACEnZ0Z_1
T_11_16_wire_logic_cluster/lc_2/out
T_11_16_sp4_h_l_9
T_12_16_lc_trk_g2_1
T_12_16_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTER_0_sqmuxa_0_cascade_
T_16_16_wire_logic_cluster/lc_3/ltout
T_16_16_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTERcZ0Z_2
T_16_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_3/in_0

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTERcZ0Z_2_cascade_
T_16_16_wire_logic_cluster/lc_0/ltout
T_16_16_wire_logic_cluster/lc_1/in_2

End 

Net : U409_ADDRESS_DECODE.un1_RAMSPACEnZ0Z_1_cascade_
T_11_16_wire_logic_cluster/lc_2/ltout
T_11_16_wire_logic_cluster/lc_3/in_2

End 

Net : U409_ADDRESS_DECODE.un1_RTC_ENnZ0Z_0
T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_3/in_1

End 

Net : U409_ADDRESS_DECODE.un1_RTC_ENnZ0Z_0_cascade_
T_9_14_wire_logic_cluster/lc_4/ltout
T_9_14_wire_logic_cluster/lc_5/in_2

End 

Net : U409_ADDRESS_DECODE.un1_RTC_ENnZ0Z_2
T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_5/in_1

End 

Net : U409_ADDRESS_DECODE.un1_RTC_ENnZ0Z_2_cascade_
T_10_15_wire_logic_cluster/lc_1/ltout
T_10_15_wire_logic_cluster/lc_2/in_2

End 

Net : U409_ADDRESS_DECODE_AUTOVECTOR_10
T_9_26_wire_logic_cluster/lc_7/out
T_9_26_sp4_h_l_3
T_13_26_sp4_h_l_11
T_16_22_sp4_v_t_40
T_16_18_sp4_v_t_36
T_16_14_sp4_v_t_41
T_16_16_lc_trk_g2_4
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

End 

Net : U409_ADDRESS_DECODE_AUTOVECTOR_11
T_16_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_0/in_1

End 

Net : U409_ADDRESS_DECODE_HIROM
T_10_16_wire_logic_cluster/lc_6/out
T_9_16_sp4_h_l_4
T_13_16_sp4_h_l_7
T_16_16_sp4_v_t_42
T_15_17_lc_trk_g3_2
T_15_17_input_2_5
T_15_17_wire_logic_cluster/lc_5/in_2

T_10_16_wire_logic_cluster/lc_6/out
T_9_16_sp4_h_l_4
T_13_16_sp4_h_l_7
T_16_16_sp4_v_t_42
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_5/in_1

End 

Net : U409_ADDRESS_DECODE_LOWROM
T_11_18_wire_logic_cluster/lc_7/out
T_9_18_sp12_h_l_1
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_47
T_13_17_sp4_h_l_3
T_15_17_lc_trk_g2_6
T_15_17_wire_logic_cluster/lc_5/in_1

End 

Net : U409_ADDRESS_DECODE_Z2_SPACE
T_5_24_wire_logic_cluster/lc_2/out
T_5_24_sp4_h_l_9
T_8_20_sp4_v_t_44
T_8_16_sp4_v_t_40
T_9_16_sp4_h_l_10
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_3/in_0

T_5_24_wire_logic_cluster/lc_2/out
T_6_24_sp4_h_l_4
T_9_20_sp4_v_t_41
T_9_16_sp4_v_t_42
T_9_12_sp4_v_t_47
T_9_15_lc_trk_g1_7
T_9_15_wire_logic_cluster/lc_7/in_1

T_5_24_wire_logic_cluster/lc_2/out
T_5_24_sp4_h_l_9
T_8_20_sp4_v_t_44
T_8_16_sp4_v_t_40
T_9_16_sp4_h_l_10
T_11_16_lc_trk_g2_7
T_11_16_wire_logic_cluster/lc_2/in_3

T_5_24_wire_logic_cluster/lc_2/out
T_5_24_sp4_h_l_9
T_8_20_sp4_v_t_44
T_8_16_sp4_v_t_40
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_6
T_16_16_sp4_v_t_46
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_5/in_0

T_5_24_wire_logic_cluster/lc_2/out
T_5_14_sp12_v_t_23
T_6_14_sp12_h_l_0
T_12_14_lc_trk_g0_7
T_12_14_wire_logic_cluster/lc_7/in_0

T_5_24_wire_logic_cluster/lc_2/out
T_5_24_sp4_h_l_9
T_8_20_sp4_v_t_44
T_8_16_sp4_v_t_40
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_6
T_16_16_sp4_v_t_46
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_5/in_0

End 

Net : U409_ADDRESS_DECODE_un1_ATA_ENn_i
T_11_14_wire_logic_cluster/lc_4/out
T_12_14_sp12_h_l_0
T_24_14_sp12_h_l_0
T_27_14_sp4_h_l_5
T_31_14_sp4_h_l_1
T_33_14_span4_vert_t_12
T_33_15_lc_trk_g1_4
T_33_15_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_CIACS0n_i
T_17_10_wire_logic_cluster/lc_0/out
T_14_10_sp12_h_l_0
T_26_10_sp12_h_l_0
T_31_10_sp4_h_l_7
T_33_6_span4_vert_t_13
T_33_2_span4_vert_t_13
T_33_4_lc_trk_g0_1
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_CIACS1n_i
T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_18_8_sp12_h_l_1
T_28_8_sp4_h_l_10
T_32_8_sp4_h_l_6
T_33_4_span4_vert_t_15
T_33_5_lc_trk_g1_7
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_RAMSPACEn
T_11_16_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_43
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_3/in_3

T_11_16_wire_logic_cluster/lc_3/out
T_11_16_sp4_h_l_11
T_14_12_sp4_v_t_46
T_14_15_lc_trk_g1_6
T_14_15_input_2_3
T_14_15_wire_logic_cluster/lc_3/in_2

End 

Net : U409_ADDRESS_DECODE_un1_RAMSPACEn_i
T_12_16_wire_logic_cluster/lc_2/out
T_12_6_sp12_v_t_23
T_12_4_sp4_v_t_47
T_13_4_sp4_h_l_10
T_16_0_span4_vert_47
T_16_0_lc_trk_g1_7
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_REGSPACEn
T_10_15_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_3/in_1

T_10_15_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_1/in_3

T_10_15_wire_logic_cluster/lc_2/out
T_5_15_sp12_h_l_0
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_3/in_1

End 

Net : U409_ADDRESS_DECODE_un1_REGSPACEn_i
T_10_15_wire_logic_cluster/lc_5/out
T_10_8_sp12_v_t_22
T_11_20_sp12_h_l_1
T_22_20_sp12_v_t_22
T_22_25_sp4_v_t_40
T_23_29_sp4_h_l_5
T_26_29_sp4_v_t_40
T_26_33_lc_trk_g1_5
T_26_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_RTC_ENn
T_9_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_10
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_1/in_0

T_9_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_10
T_14_14_sp4_h_l_1
T_17_14_sp4_v_t_43
T_16_16_lc_trk_g0_6
T_16_16_wire_logic_cluster/lc_0/in_0

End 

Net : U409_ADDRESS_DECODE_un1_RTC_ENn_i
T_9_13_wire_logic_cluster/lc_3/out
T_9_4_sp12_v_t_22
T_10_4_sp12_h_l_1
T_22_4_sp12_h_l_1
T_26_4_sp4_h_l_4
T_30_4_sp4_h_l_0
T_33_4_span4_vert_t_14
T_33_5_lc_trk_g1_6
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_AUTOCONFIG.BRIDGE_OUTZ0Z_0
T_13_16_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_41
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TRANSFER_ACK.ROM_TACK_STATEZ0Z5
T_15_17_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_42
T_16_16_sp4_h_l_7
T_18_16_lc_trk_g3_2
T_18_16_input_2_5
T_18_16_wire_logic_cluster/lc_5/in_2

T_15_17_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_42
T_16_16_sp4_h_l_7
T_20_16_sp4_h_l_10
T_19_16_lc_trk_g0_2
T_19_16_input_2_6
T_19_16_wire_logic_cluster/lc_6/in_2

End 

Net : U409_AUTOCONFIG.BRIDGE_OUTZ0Z_1
T_13_16_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_36
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_6/in_3

End 

Net : U409_AUTOCONFIG.BRIDGE_OUTZ0Z_2
T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_4/in_0

End 

Net : U409_AUTOCONFIG.BRIDGE_OUTZ0Z_3
T_11_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g0_0
T_11_17_wire_logic_cluster/lc_2/in_0

End 

Net : U409_TRANSFER_ACK.TACK_RST_0_i
T_17_17_wire_logic_cluster/lc_1/out
T_18_17_sp4_h_l_2
T_17_17_sp4_v_t_39
T_17_13_sp4_v_t_40
T_17_15_lc_trk_g3_5
T_17_15_wire_logic_cluster/lc_5/s_r

End 

Net : U409_AUTOCONFIG.BRIDGE_OUT_cnst_i_i_a3_0_0Z0Z_0
T_9_17_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g0_1
T_9_16_wire_logic_cluster/lc_2/in_1

End 

Net : U409_AUTOCONFIG.LIDE_OUTZ0Z_0
T_13_17_wire_logic_cluster/lc_5/out
T_13_10_sp12_v_t_22
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_7/in_0

End 

Net : U409_AUTOCONFIG.LIDE_OUTZ0Z_1
T_13_16_wire_logic_cluster/lc_1/out
T_13_13_sp4_v_t_42
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_6/in_1

End 

Net : U409_AUTOCONFIG.LIDE_OUTZ0Z_2
T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_4/in_3

End 

Net : U409_AUTOCONFIG.LIDE_OUTZ0Z_3
T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g0_1
T_11_17_wire_logic_cluster/lc_2/in_1

End 

Net : U409_AUTOCONFIG.LIDE_OUT_7_i_1_0
T_13_18_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_5/in_1

End 

Net : U409_AUTOCONFIG.LIDE_OUT_7_i_a3_0_0
T_9_18_wire_logic_cluster/lc_3/out
T_9_17_sp12_v_t_22
T_10_17_sp12_h_l_1
T_13_17_lc_trk_g0_1
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

End 

Net : U409_AUTOCONFIG.LIDE_OUT_7_i_a3_1_0
T_9_17_wire_logic_cluster/lc_5/out
T_9_17_sp12_h_l_1
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_5/in_0

End 

Net : U409_AUTOCONFIG.LIDE_OUT_RNI5BMPZ0Z_0
T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_wire_logic_cluster/lc_0/in_0

End 

Net : U409_AUTOCONFIG.LIDE_OUT_RNI7DMPZ0Z_1
T_13_14_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_37
T_13_12_lc_trk_g2_5
T_13_12_wire_logic_cluster/lc_1/in_0

End 

Net : U409_AUTOCONFIG.LIDE_OUT_RNI9FMPZ0Z_2
T_12_17_wire_logic_cluster/lc_4/out
T_12_9_sp12_v_t_23
T_12_12_lc_trk_g2_3
T_12_12_wire_logic_cluster/lc_7/in_0

End 

Net : U409_AUTOCONFIG.LIDE_OUT_RNIBHMPZ0Z_3
T_11_17_wire_logic_cluster/lc_2/out
T_11_17_sp4_h_l_9
T_14_13_sp4_v_t_44
T_14_9_sp4_v_t_40
T_13_12_lc_trk_g3_0
T_13_12_wire_logic_cluster/lc_2/in_1

End 

Net : U409_AUTOCONFIG.N_110
T_10_18_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g1_4
T_10_17_wire_logic_cluster/lc_0/in_1

T_10_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_4/in_0

T_10_18_wire_logic_cluster/lc_4/out
T_11_18_sp12_h_l_0
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_7/in_1

T_10_18_wire_logic_cluster/lc_4/out
T_11_18_sp12_h_l_0
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_1/in_1

T_10_18_wire_logic_cluster/lc_4/out
T_10_10_sp12_v_t_23
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_4/in_0

T_10_18_wire_logic_cluster/lc_4/out
T_11_14_sp4_v_t_44
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_7/in_0

T_10_18_wire_logic_cluster/lc_4/out
T_9_18_sp4_h_l_0
T_12_14_sp4_v_t_43
T_12_16_lc_trk_g3_6
T_12_16_wire_logic_cluster/lc_6/in_1

T_10_18_wire_logic_cluster/lc_4/out
T_9_18_sp4_h_l_0
T_12_14_sp4_v_t_43
T_12_16_lc_trk_g3_6
T_12_16_input_2_5
T_12_16_wire_logic_cluster/lc_5/in_2

End 

Net : U409_AUTOCONFIG.N_116
T_11_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_3/in_0

T_11_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_1/in_0

T_11_18_wire_logic_cluster/lc_4/out
T_11_14_sp4_v_t_45
T_11_15_lc_trk_g2_5
T_11_15_wire_logic_cluster/lc_3/in_0

T_11_18_wire_logic_cluster/lc_4/out
T_10_18_sp4_h_l_0
T_13_14_sp4_v_t_37
T_13_16_lc_trk_g2_0
T_13_16_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_4/out
T_10_18_sp4_h_l_0
T_13_14_sp4_v_t_37
T_13_16_lc_trk_g2_0
T_13_16_wire_logic_cluster/lc_2/in_0

End 

Net : U409_TRANSFER_ACK_un1_TACK_OUT_0_i
T_15_18_wire_logic_cluster/lc_5/out
T_15_18_sp12_h_l_1
T_14_18_sp12_v_t_22
T_15_30_sp12_h_l_1
T_25_30_sp4_h_l_10
T_28_30_sp4_v_t_38
T_28_33_lc_trk_g1_6
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : XCLK_ENn_c
T_33_28_wire_io_cluster/io_0/D_IN_0
T_29_28_sp12_h_l_0
T_28_16_sp12_v_t_23
T_28_20_lc_trk_g3_0
T_28_20_wire_logic_cluster/lc_2/in_3

End 

Net : XCLK_c
T_33_16_wire_io_cluster/io_1/D_IN_0
T_30_16_sp4_h_l_9
T_29_16_sp4_v_t_44
T_28_20_lc_trk_g2_1
T_28_20_wire_logic_cluster/lc_2/in_1

End 

Net : U409_AUTOCONFIG.N_121
T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_3/in_0

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_4/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g1_5
T_10_18_wire_logic_cluster/lc_7/in_3

End 

Net : U409_AUTOCONFIG.N_121_cascade_
T_10_17_wire_logic_cluster/lc_5/ltout
T_10_17_wire_logic_cluster/lc_6/in_2

End 

