[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TaskBind/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 82
LIB: work
FILE: ${SURELOG_DIR}/tests/TaskBind/dut.sv
n<> u<81> t<Top_level_rule> c<1> l<1:1> el<11:1>
  n<> u<1> t<Null_rule> p<81> s<80> l<1:1>
  n<> u<80> t<Source_text> p<81> c<79> l<1:1> el<9:10>
    n<> u<79> t<Description> p<80> c<78> l<1:1> el<9:10>
      n<> u<78> t<Module_declaration> p<79> c<5> l<1:1> el<9:10>
        n<> u<5> t<Module_ansi_header> p<78> c<2> s<16> l<1:1> el<1:11>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<tb> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:10>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:10> el<1:10>
        n<> u<16> t<Non_port_module_item> p<78> c<15> s<76> l<2:2> el<2:20>
          n<> u<15> t<Module_or_generate_item> p<16> c<14> l<2:2> el<2:20>
            n<> u<14> t<Module_common_item> p<15> c<13> l<2:2> el<2:20>
              n<> u<13> t<Initial_construct> p<14> c<12> l<2:2> el<2:20>
                n<> u<12> t<Statement_or_null> p<13> c<11> l<2:10> el<2:20>
                  n<> u<11> t<Statement> p<12> c<10> l<2:10> el<2:20>
                    n<> u<10> t<Statement_item> p<11> c<9> l<2:10> el<2:20>
                      n<> u<9> t<Subroutine_call_statement> p<10> c<8> l<2:10> el<2:20>
                        n<> u<8> t<Subroutine_call> p<9> c<6> l<2:10> el<2:19>
                          n<display> u<6> t<STRING_CONST> p<8> s<7> l<2:10> el<2:17>
                          n<> u<7> t<Argument_list> p<8> l<2:18> el<2:18>
        n<> u<76> t<Non_port_module_item> p<78> c<75> s<77> l<4:2> el<8:9>
          n<> u<75> t<Module_or_generate_item> p<76> c<74> l<4:2> el<8:9>
            n<> u<74> t<Module_common_item> p<75> c<73> l<4:2> el<8:9>
              n<> u<73> t<Module_or_generate_item_declaration> p<74> c<72> l<4:2> el<8:9>
                n<> u<72> t<Package_or_generate_item_declaration> p<73> c<71> l<4:2> el<8:9>
                  n<> u<71> t<Task_declaration> p<72> c<17> l<4:2> el<8:9>
                    n<> u<17> t<Lifetime_Automatic> p<71> s<70> l<4:7> el<4:16>
                    n<> u<70> t<Task_body_declaration> p<71> c<18> l<4:17> el<8:9>
                      n<display> u<18> t<STRING_CONST> p<70> s<30> l<4:17> el<4:24>
                      n<> u<30> t<Block_item_declaration> p<70> c<29> s<51> l<5:2> el<5:16>
                        n<> u<29> t<Data_declaration> p<30> c<28> l<5:2> el<5:16>
                          n<> u<28> t<Variable_declaration> p<29> c<20> l<5:2> el<5:16>
                            n<> u<20> t<Data_type> p<28> c<19> s<27> l<5:2> el<5:9>
                              n<> u<19> t<IntegerAtomType_Integer> p<20> l<5:2> el<5:9>
                            n<> u<27> t<Variable_decl_assignment_list> p<28> c<26> l<5:10> el<5:15>
                              n<> u<26> t<Variable_decl_assignment> p<27> c<21> l<5:10> el<5:15>
                                n<i> u<21> t<STRING_CONST> p<26> s<25> l<5:10> el<5:11>
                                n<> u<25> t<Expression> p<26> c<24> l<5:14> el<5:15>
                                  n<> u<24> t<Primary> p<25> c<23> l<5:14> el<5:15>
                                    n<> u<23> t<Primary_literal> p<24> c<22> l<5:14> el<5:15>
                                      n<0> u<22> t<INT_CONST> p<23> l<5:14> el<5:15>
                      n<> u<51> t<Statement_or_null> p<70> c<50> s<68> l<6:2> el<6:12>
                        n<> u<50> t<Statement> p<51> c<49> l<6:2> el<6:12>
                          n<> u<49> t<Statement_item> p<50> c<48> l<6:2> el<6:12>
                            n<> u<48> t<Blocking_assignment> p<49> c<47> l<6:2> el<6:11>
                              n<> u<47> t<Operator_assignment> p<48> c<35> l<6:2> el<6:11>
                                n<> u<35> t<Variable_lvalue> p<47> c<32> s<36> l<6:2> el<6:3>
                                  n<> u<32> t<Ps_or_hierarchical_identifier> p<35> c<31> s<34> l<6:2> el<6:3>
                                    n<i> u<31> t<STRING_CONST> p<32> l<6:2> el<6:3>
                                  n<> u<34> t<Select> p<35> c<33> l<6:4> el<6:4>
                                    n<> u<33> t<Bit_select> p<34> l<6:4> el<6:4>
                                n<> u<36> t<AssignOp_Assign> p<47> s<46> l<6:4> el<6:5>
                                n<> u<46> t<Expression> p<47> c<40> l<6:6> el<6:11>
                                  n<> u<40> t<Expression> p<46> c<39> s<45> l<6:6> el<6:7>
                                    n<> u<39> t<Primary> p<40> c<38> l<6:6> el<6:7>
                                      n<> u<38> t<Primary_literal> p<39> c<37> l<6:6> el<6:7>
                                        n<i> u<37> t<STRING_CONST> p<38> l<6:6> el<6:7>
                                  n<> u<45> t<BinOp_Plus> p<46> s<44> l<6:8> el<6:9>
                                  n<> u<44> t<Expression> p<46> c<43> l<6:10> el<6:11>
                                    n<> u<43> t<Primary> p<44> c<42> l<6:10> el<6:11>
                                      n<> u<42> t<Primary_literal> p<43> c<41> l<6:10> el<6:11>
                                        n<1> u<41> t<INT_CONST> p<42> l<6:10> el<6:11>
                      n<> u<68> t<Statement_or_null> p<70> c<67> s<69> l<7:2> el<7:23>
                        n<> u<67> t<Statement> p<68> c<66> l<7:2> el<7:23>
                          n<> u<66> t<Statement_item> p<67> c<65> l<7:2> el<7:23>
                            n<> u<65> t<Subroutine_call_statement> p<66> c<64> l<7:2> el<7:23>
                              n<> u<64> t<Subroutine_call> p<65> c<52> l<7:2> el<7:22>
                                n<> u<52> t<Dollar_keyword> p<64> s<53> l<7:2> el<7:3>
                                n<display> u<53> t<STRING_CONST> p<64> s<63> l<7:3> el<7:10>
                                n<> u<63> t<Argument_list> p<64> c<57> l<7:11> el<7:21>
                                  n<> u<57> t<Expression> p<63> c<56> s<62> l<7:11> el<7:18>
                                    n<> u<56> t<Primary> p<57> c<55> l<7:11> el<7:18>
                                      n<> u<55> t<Primary_literal> p<56> c<54> l<7:11> el<7:18>
                                        n<"i=%0d"> u<54> t<STRING_LITERAL> p<55> l<7:11> el<7:18>
                                  n<> u<62> t<Argument> p<63> c<61> l<7:20> el<7:21>
                                    n<> u<61> t<Expression> p<62> c<60> l<7:20> el<7:21>
                                      n<> u<60> t<Primary> p<61> c<59> l<7:20> el<7:21>
                                        n<> u<59> t<Primary_literal> p<60> c<58> l<7:20> el<7:21>
                                          n<i> u<58> t<STRING_CONST> p<59> l<7:20> el<7:21>
                      n<> u<69> t<ENDTASK> p<70> l<8:2> el<8:9>
        n<> u<77> t<ENDMODULE> p<78> l<9:1> el<9:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TaskBind/dut.sv:1:1: No timescale set for "tb".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TaskBind/dut.sv:1:1: Compile module "work@tb".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  1
Constant                                               3
Design                                                 1
Initial                                                1
IntegerNet                                             1
IntegerTypespec                                        1
Module                                                 1
Operation                                              1
RefObj                                                 3
RefTypespec                                            1
SourceFile                                             1
SysFuncCall                                            1
Task                                                   1
TaskCall                                               1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TaskBind/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/TaskBind/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/TaskBind/dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tb
  |vpiInternalScope:
  \_Task: (work@tb.display), line:4:2, endln:8:9
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/TaskBind/dut.sv, line:1:1, endln:9:10
    |vpiName:display
    |vpiFullName:work@tb.display
    |vpiInternalScope:
    \_Begin: (work@tb.display), line:5:2, endln:7:23
      |vpiParent:
      \_Task: (work@tb.display), line:4:2, endln:8:9
      |vpiFullName:work@tb.display
      |vpiTypedef:
      \_IntegerTypespec: 
        |vpiParent:
        \_Begin: (work@tb.display), line:5:2, endln:7:23
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntegerTypespec: 
      |vpiImportTypespec:
      \_IntegerNet: (work@tb.display.i), line:5:10, endln:5:11
        |vpiParent:
        \_Begin: (work@tb.display), line:5:2, endln:7:23
        |vpiTypespec:
        \_RefTypespec: (work@tb.display.i), line:5:2, endln:5:9
          |vpiParent:
          \_IntegerNet: (work@tb.display.i), line:5:10, endln:5:11
          |vpiFullName:work@tb.display.i
          |vpiActual:
          \_IntegerTypespec: 
        |vpiName:i
        |vpiFullName:work@tb.display.i
        |vpiSigned:1
      |vpiStmt:
      \_Assignment: , line:5:10, endln:5:15
        |vpiParent:
        \_Begin: (work@tb.display), line:5:2, endln:7:23
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:5:14, endln:5:15
          |vpiParent:
          \_Assignment: , line:5:10, endln:5:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiStmt:
      \_Assignment: , line:6:2, endln:6:11
        |vpiParent:
        \_Begin: (work@tb.display), line:5:2, endln:7:23
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Operation: , line:6:6, endln:6:11
          |vpiParent:
          \_Assignment: , line:6:2, endln:6:11
          |vpiOpType:24
          |vpiOperand:
          \_RefObj: (work@tb.display.i), line:6:6, endln:6:7
            |vpiParent:
            \_Operation: , line:6:6, endln:6:11
            |vpiName:i
            |vpiFullName:work@tb.display.i
            |vpiActual:
            \_IntegerNet: (work@tb.display.i), line:5:10, endln:5:11
          |vpiOperand:
          \_Constant: , line:6:10, endln:6:11
            |vpiParent:
            \_Operation: , line:6:6, endln:6:11
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@tb.display.i), line:6:2, endln:6:3
          |vpiParent:
          \_Assignment: , line:6:2, endln:6:11
          |vpiName:i
          |vpiFullName:work@tb.display.i
          |vpiActual:
          \_IntegerNet: (work@tb.display.i), line:5:10, endln:5:11
      |vpiStmt:
      \_SysFuncCall: ($display), line:7:2, endln:7:22
        |vpiParent:
        \_Begin: (work@tb.display), line:5:2, endln:7:23
        |vpiArgument:
        \_Constant: , line:7:11, endln:7:18
          |vpiParent:
          \_SysFuncCall: ($display), line:7:2, endln:7:22
          |vpiDecompile:"i=%0d"
          |vpiSize:40
          |STRING:i=%0d
          |vpiConstType:6
        |vpiArgument:
        \_RefObj: (work@tb.display.i), line:7:20, endln:7:21
          |vpiParent:
          \_SysFuncCall: ($display), line:7:2, endln:7:22
          |vpiName:i
          |vpiFullName:work@tb.display.i
          |vpiActual:
          \_IntegerNet: (work@tb.display.i), line:5:10, endln:5:11
        |vpiName:$display
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiStmt:
    \_Begin: (work@tb.display), line:5:2, endln:7:23
  |vpiImportTypespec:
  \_Task: (work@tb.display), line:4:2, endln:8:9
  |vpiDefName:work@tb
  |vpiTaskFunc:
  \_Task: (work@tb.display), line:4:2, endln:8:9
  |vpiProcess:
  \_Initial: , line:2:2, endln:2:20
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/TaskBind/dut.sv, line:1:1, endln:9:10
    |vpiStmt:
    \_TaskCall: (display), line:2:10, endln:2:19
      |vpiParent:
      \_Initial: , line:2:2, endln:2:20
      |vpiName:display
      |vpiTask:
      \_Task: (work@tb.display), line:4:2, endln:8:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
