$date
	Sat Apr 08 16:40:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_upcounter $end
$var wire 3 ! tb_count [2:0] $end
$var reg 1 " tb_clk $end
$var reg 1 # tb_rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 $ d0 $end
$var wire 1 % d1 $end
$var wire 1 & d2 $end
$var wire 1 ' p1 $end
$var wire 1 ( p2 $end
$var wire 1 ) p3 $end
$var wire 1 # rst $end
$var wire 3 * count [2:0] $end
$scope module g7 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var wire 1 # rst $end
$var reg 1 + q $end
$upscope $end
$scope module g8 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 # rst $end
$var reg 1 , q $end
$upscope $end
$scope module g9 $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var wire 1 # rst $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
x+
bx *
x)
x(
x'
x&
x%
x$
1#
0"
bx !
$end
#1
0&
0(
0'
1$
0%
0)
0+
0,
b0 !
b0 *
0-
1"
#2
0"
0#
#3
0$
1%
b1 !
b1 *
1-
1"
#4
0"
#5
1$
1,
b10 !
b10 *
0-
1"
#6
0"
#7
1&
0$
0%
1)
b11 !
b11 *
1-
1"
#8
0"
#9
1(
1'
1$
0)
1+
0,
b100 !
b100 *
0-
1"
#10
0"
#11
0'
0$
1%
b101 !
b101 *
1-
1"
#12
0"
#13
0(
1'
1$
1,
b110 !
b110 *
0-
1"
#14
0"
#15
0&
0'
0$
0%
b111 !
b111 *
1-
1"
#16
0"
#17
1$
0+
0,
b0 !
b0 *
0-
1"
#18
0"
#19
0$
1%
b1 !
b1 *
1-
1"
#20
0"
#21
1$
1,
b10 !
b10 *
0-
1"
#22
0"
#23
1&
0$
0%
1)
b11 !
b11 *
1-
1"
#24
0"
#25
1(
1'
1$
0)
1+
0,
b100 !
b100 *
0-
1"
#26
0"
#27
0'
0$
1%
b101 !
b101 *
1-
1"
#28
0"
#29
0(
1'
1$
1,
b110 !
b110 *
0-
1"
#30
0"
#31
0&
0'
0$
0%
b111 !
b111 *
1-
1"
#32
0"
#33
1$
0+
0,
b0 !
b0 *
0-
1"
#34
0"
#35
0$
1%
b1 !
b1 *
1-
1"
#36
0"
#37
1$
1,
b10 !
b10 *
0-
1"
#38
0"
#39
1&
0$
0%
1)
b11 !
b11 *
1-
1"
#40
0"
#41
1(
1'
1$
0)
1+
0,
b100 !
b100 *
0-
1"
#42
0"
#43
0'
0$
1%
b101 !
b101 *
1-
1"
#44
0"
#45
0(
1'
1$
1,
b110 !
b110 *
0-
1"
#46
0"
#47
0&
0'
0$
0%
b111 !
b111 *
1-
1"
#48
0"
#49
1$
0+
0,
b0 !
b0 *
0-
1"
#50
0"
#51
0$
1%
b1 !
b1 *
1-
1"
#52
0"
