module testbench;
    reg clk = 0, reset = 1;
    reg signed [7:0] x_in;
    wire signed [15:0] y_out;

    fir_filter uut(.clk(clk), .reset(reset), .x_in(x_in), .y_out(y_out));

    always #5 clk = ~clk; // Clock generation

    initial begin
        $dumpfile("fir_filter.vcd");
        $dumpvars(0, testbench);

        #10 reset = 0;
        #10 x_in = 8'd1;
        #10 x_in = 8'd2;
        #10 x_in = 8'd3;
        #10 x_in = 8'd4;
        #10 x_in = 8'd0;
        #10 x_in = 8'd0;
        #10 x_in = 8'd0;
        #10 $finish;
    end
endmodule
