<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../intReg16.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../remote_sources/_/debounce/ipcore_dir/debounce_counter.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../remote_sources/_/debounce/ipcore_dir/debounce_counter.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../remote_sources/_/debounce/ipcore_dir/debounce_counter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../remote_sources/_/debounce/ipcore_dir/debounce_counter.v" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../remote_sources/_/debounce/ipcore_dir/debounce_counter.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="buf16.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="debounceRotary.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="debouncer.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="intReg16.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="intReg16_test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="intReg16_test.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="intReg16_test.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="intReg16_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="intReg16_test.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="intReg16_test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="intReg16_test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="intReg16_test.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="intReg16_test.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="intReg16_test.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="intReg16_test.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="intReg16_test.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="intReg16_test.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="intReg16_test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="intReg16_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="intReg16_test.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="intReg16_test.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="intReg16_test.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="intReg16_test.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="intReg16_test.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="intReg16_test.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="intReg16_test.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="intReg16_test_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="intReg16_test_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="intReg16_test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="intReg16_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="intReg16_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="intReg16_test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="intReg16_test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="intReg16_test_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="intReg16_test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="intReg16_test_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="intReg16_test_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="intReg16_test_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="intReg16_test_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="intReg16_test_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="intReg16_test_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="intReg16_test_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="intReg16_test_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="intReg16_test_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="intreg16_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="intreg16_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="intreg16_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/intReg16_test_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/intReg16_test_synthesis.v"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1485273236" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1485273236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1485273236" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1485273236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1485273236" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1785060157091589279" xil_pn:start_ts="1485273236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1485273238" xil_pn:in_ck="6203441903913566813" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5668809328643265505" xil_pn:start_ts="1485273236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="buf16.vf"/>
      <outfile xil_pn:name="debounceRotary.vf"/>
      <outfile xil_pn:name="debouncer.vf"/>
      <outfile xil_pn:name="intReg16.vf"/>
      <outfile xil_pn:name="intReg16_test.vf"/>
    </transform>
    <transform xil_pn:end_ts="1485273238" xil_pn:in_ck="6009769758829364075" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2011265132634319090" xil_pn:start_ts="1485273238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../remote_sources/_/debounce/ipcore_dir/debounce_counter.ngc"/>
      <outfile xil_pn:name="../remote_sources/_/debounce/ipcore_dir/debounce_counter.v"/>
    </transform>
    <transform xil_pn:end_ts="1485273238" xil_pn:in_ck="-124709602806936125" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1485273238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../remote_sources/_/debounce/ipcore_dir/debounce_counter.v"/>
      <outfile xil_pn:name="buf16.vf"/>
      <outfile xil_pn:name="debounceRotary.vf"/>
      <outfile xil_pn:name="debouncer.vf"/>
      <outfile xil_pn:name="intReg16.vf"/>
      <outfile xil_pn:name="intReg16_test.vf"/>
    </transform>
    <transform xil_pn:end_ts="1485273242" xil_pn:in_ck="-124709602806936125" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-9098252053427360026" xil_pn:start_ts="1485273238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="intReg16_test_beh.prj"/>
      <outfile xil_pn:name="intReg16_test_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1485284882" xil_pn:in_ck="1520408838089490192" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="793720062765462793" xil_pn:start_ts="1485284881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="intReg16_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1485273148" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1485273147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1485286144" xil_pn:in_ck="6203441903913566813" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2676414008316643679" xil_pn:start_ts="1485286139">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="buf16.vf"/>
      <outfile xil_pn:name="debounceRotary.vf"/>
      <outfile xil_pn:name="debouncer.vf"/>
      <outfile xil_pn:name="intReg16.vf"/>
      <outfile xil_pn:name="intReg16_test.vf"/>
    </transform>
    <transform xil_pn:end_ts="1485266887" xil_pn:in_ck="6009769758829364075" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2011265132634319090" xil_pn:start_ts="1485266887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../remote_sources/_/debounce/ipcore_dir/debounce_counter.ngc"/>
      <outfile xil_pn:name="../remote_sources/_/debounce/ipcore_dir/debounce_counter.v"/>
    </transform>
    <transform xil_pn:end_ts="1485266887" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1485266887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1485266887" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1785060157091589279" xil_pn:start_ts="1485266887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1485266887" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1485266887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1485266887" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="148478394091416152" xil_pn:start_ts="1485266887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1485286162" xil_pn:in_ck="-124709602806936125" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5441254024702558898" xil_pn:start_ts="1485286144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="intReg16_test.jhd"/>
      <outfile xil_pn:name="intReg16_test.lso"/>
      <outfile xil_pn:name="intReg16_test.ngc"/>
      <outfile xil_pn:name="intReg16_test.ngr"/>
      <outfile xil_pn:name="intReg16_test.prj"/>
      <outfile xil_pn:name="intReg16_test.stx"/>
      <outfile xil_pn:name="intReg16_test.syr"/>
      <outfile xil_pn:name="intReg16_test.xst"/>
      <outfile xil_pn:name="intReg16_test_beh.prj"/>
      <outfile xil_pn:name="intReg16_test_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1485266894" xil_pn:in_ck="5480898369485126844" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6485259334241918449" xil_pn:start_ts="1485266894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1485286176" xil_pn:in_ck="2611824221947759676" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7270808218128609743" xil_pn:start_ts="1485286162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="intReg16_test.bld"/>
      <outfile xil_pn:name="intReg16_test.ngd"/>
      <outfile xil_pn:name="intReg16_test_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1485286185" xil_pn:in_ck="-9033323271848139100" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1485286176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="intReg16_test.pcf"/>
      <outfile xil_pn:name="intReg16_test_map.map"/>
      <outfile xil_pn:name="intReg16_test_map.mrp"/>
      <outfile xil_pn:name="intReg16_test_map.ncd"/>
      <outfile xil_pn:name="intReg16_test_map.ngm"/>
      <outfile xil_pn:name="intReg16_test_map.xrpt"/>
      <outfile xil_pn:name="intReg16_test_summary.xml"/>
      <outfile xil_pn:name="intReg16_test_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1485286220" xil_pn:in_ck="-8721017097751599171" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1485286185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="intReg16_test.ncd"/>
      <outfile xil_pn:name="intReg16_test.pad"/>
      <outfile xil_pn:name="intReg16_test.par"/>
      <outfile xil_pn:name="intReg16_test.ptwx"/>
      <outfile xil_pn:name="intReg16_test.unroutes"/>
      <outfile xil_pn:name="intReg16_test.xpi"/>
      <outfile xil_pn:name="intReg16_test_pad.csv"/>
      <outfile xil_pn:name="intReg16_test_pad.txt"/>
      <outfile xil_pn:name="intReg16_test_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1485286240" xil_pn:in_ck="-5000783325492308892" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1485286220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="intReg16_test.ut"/>
      <outfile xil_pn:name="intreg16_test.bgn"/>
      <outfile xil_pn:name="intreg16_test.bit"/>
      <outfile xil_pn:name="intreg16_test.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1485290412" xil_pn:in_ck="3849857462452393550" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1485290410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1485286220" xil_pn:in_ck="-9033323271848139232" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1485286213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="intReg16_test.twr"/>
      <outfile xil_pn:name="intReg16_test.twx"/>
    </transform>
    <transform xil_pn:end_ts="1485273213" xil_pn:in_ck="-3455206287048761600" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="8042257650126258204" xil_pn:start_ts="1485273210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/intReg16_test_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/intReg16_test_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
