Selective byte-wise register loading.