Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/m/k/mkel/Desktop/6.111/finalproject/6.111/catch2/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/m/k/mkel/Desktop/6.111/finalproject/6.111/catch2/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: catch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "catch.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "catch"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : catch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : catch.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../sources/roms/ball_color_table/ball_color_table.v" in library work
Compiling verilog file "../sources/roms/ball_color_map/ball_color_map.v" in library work
Module <ball_color_table> compiled
Compiling verilog file "../sources/get_map_address.v" in library work
Module <ball_color_map> compiled
Compiling verilog file "../sources/draw_ball.v" in library work
Module <get_map_address> compiled
Compiling verilog file "global_coords.v" in library work
Module <draw_ball> compiled
Compiling verilog file "coords_to_pixel.v" in library work
Module <global_coords> compiled
Compiling verilog file "blob.v" in library work
Module <coords_to_pixel> compiled
Compiling verilog file "ballSM.v" in library work
Module <blob> compiled
Compiling verilog file "xvga.v" in library work
Module <ballSM> compiled
Compiling verilog file "debounce.v" in library work
Module <xvga> compiled
Compiling verilog file "catch_game.v" in library work
Module <debounce> compiled
Compiling verilog file "catch.v" in library work
Module <catch_game> compiled
Module <catch> compiled
No errors in compilation
Analysis of file <"catch.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <catch> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <xvga> in library <work>.

Analyzing hierarchy for module <catch_game> in library <work>.

Analyzing hierarchy for module <global_coords> in library <work>.

Analyzing hierarchy for module <ballSM> in library <work> with parameters.
	ballRadius = "00000000000000000000000000110010"
	tolerance = "00000000000000000000000001100100"
	updatesPerSec = "00000000000000000000000010000000"

Analyzing hierarchy for module <coords_to_pixel> in library <work>.

Analyzing hierarchy for module <draw_ball> in library <work>.

Analyzing hierarchy for module <blob> in library <work> with parameters.
	HEIGHT = "00000000000000000000000000010000"
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <get_map_address> in library <work> with parameters.
	xoffset = "0000000000100011"
	yoffset = "0000000000011001"

WARNING:Xst:2591 - "catch.v" line 267: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "catch.v" line 267: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "catch.v" line 267: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "catch.v" line 267: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <catch>.
Module <catch> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <catch>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <catch>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <catch>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <catch>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <catch>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <catch>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <catch>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <catch>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <catch>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <catch>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <catch>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <catch>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <catch>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <catch>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <catch>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <catch>.
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <catch>.
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 
Analyzing module <xvga> in library <work>.
Module <xvga> is correct for synthesis.
 
Analyzing module <catch_game> in library <work>.
Module <catch_game> is correct for synthesis.
 
Analyzing module <global_coords> in library <work>.
Module <global_coords> is correct for synthesis.
 
Analyzing module <ballSM> in library <work>.
	ballRadius = 32'sb00000000000000000000000000110010
	tolerance = 32'sb00000000000000000000000001100100
	updatesPerSec = 32'sb00000000000000000000000010000000
Module <ballSM> is correct for synthesis.
 
Analyzing module <coords_to_pixel> in library <work>.
Module <coords_to_pixel> is correct for synthesis.
 
Analyzing module <draw_ball> in library <work>.
Module <draw_ball> is correct for synthesis.
 
Analyzing module <get_map_address> in library <work>.
	xoffset = 16'b0000000000100011
	yoffset = 16'b0000000000011001
Module <get_map_address> is correct for synthesis.
 
Analyzing module <blob> in library <work>.
	HEIGHT = 32'sb00000000000000000000000000010000
	WIDTH = 32'sb00000000000000000000000000010000
Module <blob> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <catch> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <catch> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <catch> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <catch> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <catch> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <catch> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <catch> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <catch> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <catch> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <catch> is removed.

Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
    Found 1-bit register for signal <clean>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 29.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <xvga>.
    Related source file is "xvga.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 11-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga> synthesized.


Synthesizing Unit <global_coords>.
    Related source file is "global_coords.v".
WARNING:Xst:647 - Input <right_hand1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <right_hand2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dist> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rel_glove1x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rel_glove1y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rel_glove2x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rel_glove2y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <global_coords> synthesized.


Synthesizing Unit <ballSM>.
    Related source file is "ballSM.v".
WARNING:Xst:646 - Signal <ballvelx<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <ball_state>.
    Found 16-bit register for signal <ball_x>.
    Found 16-bit register for signal <ball_y>.
    Found 1-bit register for signal <catch_event>.
    Found 1-bit register for signal <throw_event>.
    Found 16-bit addsub for signal <ball_x$addsub0000>.
    Found 16-bit comparator greater for signal <ball_y$cmp_gt0000> created at line 201.
    Found 16-bit addsub for signal <ball_y$share0000>.
    Found 19-bit comparator greater for signal <ballAtEdge$cmp_gt0000> created at line 97.
    Found 16-bit comparator less for signal <ballAtEdge$cmp_lt0000> created at line 97.
    Found 16-bit comparator less for signal <ballAtEdge$cmp_lt0001> created at line 97.
    Found 16-bit register for signal <ballvelx>.
    Found 16-bit comparator greater for signal <ballvelx$cmp_gt0000> created at line 159.
    Found 2-bit comparator lessequal for signal <ballvelx$cmp_le0000> created at line 158.
    Found 17-bit subtractor for signal <ballvelx$sub0000> created at line 160.
    Found 17-bit subtractor for signal <ballvelx$sub0001> created at line 163.
    Found 1-bit register for signal <ballvelxdir>.
    Found 16-bit register for signal <ballvely>.
    Found 16-bit subtractor for signal <ballvely$addsub0000> created at line 177.
    Found 16-bit adder for signal <ballvely$addsub0001> created at line 180.
    Found 16-bit adder for signal <ballvely$addsub0002> created at line 183.
    Found 16-bit comparator greatequal for signal <ballvely$cmp_ge0000> created at line 177.
    Found 2-bit comparator greater for signal <ballvely$cmp_gt0000> created at line 158.
    Found 16-bit comparator greater for signal <ballvely$cmp_gt0001> created at line 166.
    Found 16-bit comparator lessequal for signal <ballvely$cmp_le0000> created at line 183.
    Found 17-bit subtractor for signal <ballvely$sub0000> created at line 167.
    Found 17-bit subtractor for signal <ballvely$sub0001> created at line 170.
    Found 1-bit register for signal <ballvelydir>.
    Found 16-bit comparator greatequal for signal <closeToGlove1$cmp_ge0000> created at line 87.
    Found 16-bit comparator greatequal for signal <closeToGlove1$cmp_ge0001> created at line 87.
    Found 18-bit comparator less for signal <closeToGlove1$cmp_lt0000> created at line 87.
    Found 16-bit comparator less for signal <closeToGlove1$cmp_lt0001> created at line 87.
    Found 18-bit comparator less for signal <closeToGlove1$cmp_lt0002> created at line 87.
    Found 18-bit comparator less for signal <closeToGlove1$cmp_lt0003> created at line 87.
    Found 16-bit comparator less for signal <closeToGlove1$cmp_lt0004> created at line 87.
    Found 18-bit comparator less for signal <closeToGlove1$cmp_lt0005> created at line 87.
    Found 18-bit subtractor for signal <closeToGlove1$sub0000> created at line 87.
    Found 18-bit subtractor for signal <closeToGlove1$sub0001> created at line 87.
    Found 18-bit subtractor for signal <closeToGlove1$sub0002> created at line 87.
    Found 18-bit subtractor for signal <closeToGlove1$sub0003> created at line 87.
    Found 16-bit comparator greatequal for signal <closeToGlove2$cmp_ge0000> created at line 92.
    Found 16-bit comparator greatequal for signal <closeToGlove2$cmp_ge0001> created at line 92.
    Found 18-bit comparator less for signal <closeToGlove2$cmp_lt0000> created at line 92.
    Found 16-bit comparator less for signal <closeToGlove2$cmp_lt0001> created at line 92.
    Found 18-bit comparator less for signal <closeToGlove2$cmp_lt0002> created at line 92.
    Found 18-bit comparator less for signal <closeToGlove2$cmp_lt0003> created at line 92.
    Found 16-bit comparator less for signal <closeToGlove2$cmp_lt0004> created at line 92.
    Found 18-bit comparator less for signal <closeToGlove2$cmp_lt0005> created at line 92.
    Found 18-bit subtractor for signal <closeToGlove2$sub0000> created at line 92.
    Found 18-bit subtractor for signal <closeToGlove2$sub0001> created at line 92.
    Found 18-bit subtractor for signal <closeToGlove2$sub0002> created at line 92.
    Found 18-bit subtractor for signal <closeToGlove2$sub0003> created at line 92.
    Found 1-bit register for signal <glove1edge>.
    Found 1-bit register for signal <glove1opened>.
    Found 1-bit register for signal <glove2edge>.
    Found 1-bit register for signal <glove2opened>.
    Found 16-bit register for signal <pastposx>.
    Found 16-bit register for signal <pastposy>.
    Found 1-bit register for signal <update>.
    Found 18-bit down counter for signal <update_counter>.
    Summary:
	inferred   1 Counter(s).
	inferred 107 D-type flip-flop(s).
	inferred  17 Adder/Subtractor(s).
	inferred  26 Comparator(s).
Unit <ballSM> synthesized.


Synthesizing Unit <coords_to_pixel>.
    Related source file is "coords_to_pixel.v".
WARNING:Xst:646 - Signal <powerOf2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit adder for signal <pixel_y>.
    Found 6-bit adder carry out for signal <maxdist$addsub0000>.
    Found 7-bit comparator less for signal <old_powerOf2_1$cmp_lt0000> created at line 41.
    Found 7-bit comparator less for signal <old_powerOf2_1$cmp_lt0001> created at line 42.
    Found 7-bit comparator less for signal <old_powerOf2_1$cmp_lt0002> created at line 43.
    Found 7-bit comparator less for signal <old_powerOf2_1$cmp_lt0003> created at line 44.
    Found 16-bit shifter logical right for signal <pixel_x$shift0000> created at line 48.
    Found 32-bit shifter logical right for signal <pixel_y$shift0000> created at line 49.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <coords_to_pixel> synthesized.


Synthesizing Unit <blob>.
    Related source file is "blob.v".
    Found 11-bit adder carry out for signal <add0000$addsub0000> created at line 28.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 28.
    Found 11-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 28.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 28.
    Found 12-bit comparator less for signal <pixel$cmp_lt0000> created at line 28.
    Found 11-bit comparator less for signal <pixel$cmp_lt0001> created at line 28.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <blob> synthesized.


Synthesizing Unit <get_map_address>.
    Related source file is "../sources/get_map_address.v".
WARNING:Xst:646 - Signal <fulladdr<15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "../sources/get_map_address.v" line 54: The result of a 17x8-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 12-bit register for signal <addr>.
    Found 16-bit register for signal <fulladdr>.
    Found 16-bit adder for signal <fulladdr$add0002> created at line 54.
    Found 17-bit subtractor for signal <fulladdr$addsub0000> created at line 54.
    Found 16-bit subtractor for signal <fulladdr$addsub0001> created at line 54.
    Found 10-bit adder carry out for signal <fulladdr$addsub0002> created at line 54.
    Found 11-bit adder carry out for signal <fulladdr$addsub0003> created at line 54.
    Found 17x8-bit multiplier for signal <fulladdr$mult0001> created at line 54.
    Found 18-bit adder for signal <outofbounds$add0000> created at line 43.
    Found 18-bit adder for signal <outofbounds$add0002> created at line 43.
    Found 16-bit adder carry out for signal <outofbounds$addsub0000> created at line 43.
    Found 16-bit adder carry out for signal <outofbounds$addsub0001> created at line 43.
    Found 16-bit comparator greater for signal <outofbounds$cmp_gt0000> created at line 43.
    Found 19-bit comparator greater for signal <outofbounds$cmp_gt0001> created at line 43.
    Found 16-bit comparator greater for signal <outofbounds$cmp_gt0002> created at line 43.
    Found 19-bit comparator greater for signal <outofbounds$cmp_gt0003> created at line 43.
    Found 16-bit comparator less for signal <outofbounds$cmp_lt0000> created at line 43.
    Found 19-bit comparator less for signal <outofbounds$cmp_lt0001> created at line 43.
    Found 16-bit comparator less for signal <outofbounds$cmp_lt0002> created at line 43.
    Found 19-bit comparator less for signal <outofbounds$cmp_lt0003> created at line 43.
    Found 19-bit subtractor for signal <outofbounds$sub0000> created at line 43.
    Found 19-bit subtractor for signal <outofbounds$sub0001> created at line 43.
    Found 18-bit subtractor for signal <outofbounds$sub0002> created at line 43.
    Found 18-bit subtractor for signal <outofbounds$sub0003> created at line 43.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred  13 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   8 Comparator(s).
Unit <get_map_address> synthesized.


Synthesizing Unit <draw_ball>.
    Related source file is "../sources/draw_ball.v".
    Found 24-bit register for signal <pixel>.
    Found 4-bit register for signal <table_addr2>.
    Summary:
	inferred  28 D-type flip-flop(s).
Unit <draw_ball> synthesized.


Synthesizing Unit <catch_game>.
    Related source file is "catch_game.v".
WARNING:Xst:646 - Signal <throw_event> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <checkerboard> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <catch_event> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <catch_game> synthesized.


Synthesizing Unit <catch>.
    Related source file is "catch.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
WARNING:Xst:646 - Signal <up> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <right_hand2> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <right_hand1> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <glove2y> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <glove2x> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <glove1y> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <glove1x> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <down> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <border> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <b>.
    Found 1-bit register for signal <hs>.
    Found 24-bit register for signal <rgb>.
    Found 1-bit register for signal <vs>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <catch> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 17x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 40
 10-bit adder                                          : 3
 10-bit adder carry out                                : 3
 11-bit adder carry out                                : 3
 16-bit adder                                          : 3
 16-bit adder carry out                                : 2
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 2
 17-bit subtractor                                     : 5
 18-bit adder                                          : 2
 18-bit subtractor                                     : 10
 19-bit subtractor                                     : 2
 6-bit adder carry out                                 : 3
# Counters                                             : 6
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 18-bit down counter                                   : 1
 20-bit up counter                                     : 3
# Registers                                            : 35
 1-bit register                                        : 23
 12-bit register                                       : 1
 16-bit register                                       : 7
 2-bit register                                        : 1
 24-bit register                                       : 2
 4-bit register                                        : 1
# Comparators                                          : 54
 10-bit comparator greatequal                          : 2
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 2
 12-bit comparator less                                : 2
 16-bit comparator greatequal                          : 5
 16-bit comparator greater                             : 5
 16-bit comparator less                                : 8
 16-bit comparator lessequal                           : 1
 18-bit comparator less                                : 8
 19-bit comparator greater                             : 3
 19-bit comparator less                                : 2
 2-bit comparator greater                              : 1
 2-bit comparator lessequal                            : 1
 7-bit comparator less                                 : 12
# Logic shifters                                       : 6
 16-bit shifter logical right                          : 3
 32-bit shifter logical right                          : 3
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.

Synthesizing (advanced) Unit <get_map_address>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_fulladdr_mult0001 by adding 1 register level(s).
Unit <get_map_address> synthesized (advanced).
WARNING:Xst:2677 - Node <ballvelx_0> of sequential type is unconnected in block <ballSM>.
WARNING:Xst:2677 - Node <ballvelx_1> of sequential type is unconnected in block <ballSM>.
WARNING:Xst:2677 - Node <ballvelx_2> of sequential type is unconnected in block <ballSM>.
WARNING:Xst:2677 - Node <ballvelx_3> of sequential type is unconnected in block <ballSM>.
WARNING:Xst:2677 - Node <ballvelx_4> of sequential type is unconnected in block <ballSM>.
WARNING:Xst:2677 - Node <ballvelx_5> of sequential type is unconnected in block <ballSM>.
WARNING:Xst:2677 - Node <ballvelx_6> of sequential type is unconnected in block <ballSM>.
WARNING:Xst:2677 - Node <fulladdr_12> of sequential type is unconnected in block <get_map_address>.
WARNING:Xst:2677 - Node <fulladdr_13> of sequential type is unconnected in block <get_map_address>.
WARNING:Xst:2677 - Node <fulladdr_14> of sequential type is unconnected in block <get_map_address>.
WARNING:Xst:2677 - Node <fulladdr_15> of sequential type is unconnected in block <get_map_address>.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <db2>.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <db3>.
WARNING:Xst:2677 - Node <catch_event> of sequential type is unconnected in block <bsm>.
WARNING:Xst:2677 - Node <throw_event> of sequential type is unconnected in block <bsm>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 17x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 40
 10-bit adder                                          : 3
 10-bit adder carry out                                : 3
 11-bit adder carry out                                : 3
 16-bit adder                                          : 3
 16-bit adder carry out                                : 2
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 2
 17-bit subtractor                                     : 1
 18-bit adder                                          : 2
 18-bit subtractor                                     : 10
 19-bit subtractor                                     : 2
 6-bit adder carry out                                 : 3
 9-bit subtractor                                      : 4
# Counters                                             : 6
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 18-bit down counter                                   : 1
 20-bit up counter                                     : 3
# Registers                                            : 190
 Flip-Flops                                            : 190
# Comparators                                          : 54
 10-bit comparator greatequal                          : 2
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 2
 12-bit comparator less                                : 2
 16-bit comparator greatequal                          : 5
 16-bit comparator greater                             : 5
 16-bit comparator less                                : 8
 16-bit comparator lessequal                           : 1
 18-bit comparator less                                : 8
 19-bit comparator greater                             : 3
 19-bit comparator less                                : 2
 2-bit comparator greater                              : 1
 2-bit comparator lessequal                            : 1
 7-bit comparator less                                 : 12
# Logic shifters                                       : 6
 16-bit shifter logical right                          : 3
 32-bit shifter logical right                          : 3
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <db3/clean> of sequential type is unconnected in block <catch>.
WARNING:Xst:2677 - Node <db3/new> of sequential type is unconnected in block <catch>.
WARNING:Xst:2677 - Node <db2/clean> of sequential type is unconnected in block <catch>.
WARNING:Xst:2677 - Node <db2/new> of sequential type is unconnected in block <catch>.
WARNING:Xst:2677 - Node <db1/clean> of sequential type is unconnected in block <catch>.
WARNING:Xst:2677 - Node <db1/new> of sequential type is unconnected in block <catch>.

Optimizing unit <catch> ...

Optimizing unit <xvga> ...

Optimizing unit <ballSM> ...

Optimizing unit <blob> ...

Optimizing unit <get_map_address> ...

Optimizing unit <draw_ball> ...

Optimizing unit <catch_game> ...
WARNING:Xst:2677 - Node <cg/bsm/catch_event> of sequential type is unconnected in block <catch>.
WARNING:Xst:2677 - Node <cg/bsm/throw_event> of sequential type is unconnected in block <catch>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block catch, actual ratio is 1.
FlipFlop xvga1/vcount_0 has been replicated 1 time(s)
FlipFlop xvga1/vcount_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 223
 Flip-Flops                                            : 223

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : catch.ngr
Top Level Output File Name         : catch
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 2256
#      GND                         : 1
#      INV                         : 224
#      LUT1                        : 194
#      LUT2                        : 292
#      LUT2_D                      : 1
#      LUT3                        : 74
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 230
#      LUT4_L                      : 2
#      MULT_AND                    : 1
#      MUXCY                       : 755
#      MUXF5                       : 42
#      VCC                         : 1
#      XORCY                       : 435
# FlipFlops/Latches                : 223
#      FD                          : 37
#      FDE                         : 77
#      FDR                         : 57
#      FDRE                        : 14
#      FDRSE                       : 16
#      FDS                         : 22
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 246
#      IBUF                        : 5
#      IBUFG                       : 1
#      OBUF                        : 240
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 1
#      MULT18X18                   : 1
# Others                           : 2
#      ball_color_map              : 1
#      ball_color_table            : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      591  out of  33792     1%  
 Number of Slice Flip Flops:            223  out of  67584     0%  
 Number of 4 input LUTs:               1022  out of  67584     1%  
    Number used as logic:              1021
    Number used as Shift registers:       1
 Number of IOs:                         576
 Number of bonded IOBs:                 246  out of    684    35%  
 Number of MULT18X18s:                    1  out of    144     0%  
 Number of GCLKs:                         2  out of     16    12%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | IBUFG+BUFG             | 195   |
clock_27mhz                        | vclk1:CLKFX            | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 89.589ns (Maximum Frequency: 11.162MHz)
   Minimum input arrival time before clock: 7.427ns
   Maximum output required time after clock: 14.124ns
   Maximum combinational path delay: 4.030ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 89.589ns (frequency: 11.162MHz)
  Total number of paths / destination ports: 83804 / 418
-------------------------------------------------------------------------
Delay:               14.932ns (Levels of Logic = 9)
  Source:            xvga1/vcount_2 (FF)
  Destination:       cg/db/gma/fulladdr_11 (FF)
  Source Clock:      clock_27mhz rising 2.4X
  Destination Clock: clock_27mhz rising

  Data Path: xvga1/vcount_2 to cg/db/gma/fulladdr_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            18   0.568   1.057  xvga1/vcount_2 (xvga1/vcount_2)
     LUT3_D:I2->O          9   0.439   0.896  cg/db/gma/Madd_fulladdr_addsub0002_xor<9>121 (cg/db/gma/N3)
     LUT3_D:I2->O          1   0.439   0.552  cg/db/gma/Madd_fulladdr_addsub0002_xor<9>111 (cg/db/gma/N1)
     LUT4:I2->O            0   0.439   0.000  cg/db/gma/Madd_fulladdr_addsub0002_xor<9>11 (cg/db/gma/fulladdr_addsub0002<9>)
     MUXCY:DI->O           1   0.462   0.000  cg/db/gma/Msub_fulladdr_addsub0000_cy<9> (cg/db/gma/Msub_fulladdr_addsub0000_cy<9>)
     XORCY:CI->O           1   1.274   0.517  cg/db/gma/Msub_fulladdr_addsub0000_xor<10> (cg/db/gma/fulladdr_addsub0000<10>)
     MULT18X18:A10->P10    1   5.181   0.726  cg/db/gma/Mmult_fulladdr_mult0001 (cg/db/gma/fulladdr_mult0001<10>)
     LUT2:I1->O            1   0.439   0.000  cg/db/gma/Madd_fulladdr_add0002_lut<10> (cg/db/gma/Madd_fulladdr_add0002_lut<10>)
     MUXCY:S->O            0   0.298   0.000  cg/db/gma/Madd_fulladdr_add0002_cy<10> (cg/db/gma/Madd_fulladdr_add0002_cy<10>)
     XORCY:CI->O           1   1.274   0.000  cg/db/gma/Madd_fulladdr_add0002_xor<11> (cg/db/gma/fulladdr_add0002<11>)
     FDR:D                     0.370          cg/db/gma/fulladdr_11
    ----------------------------------------
    Total                     14.932ns (11.183ns logic, 3.748ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 890 / 250
-------------------------------------------------------------------------
Offset:              7.427ns (Levels of Logic = 5)
  Source:            button_enter (PAD)
  Destination:       cg/bsm/ball_y_1 (FF)
  Destination Clock: clock_27mhz rising

  Data Path: button_enter to cg/bsm/ball_y_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   0.825   1.379  button_enter_IBUF (button_enter_IBUF)
     LUT3:I1->O           10   0.439   1.094  cg/bsm/ball_state_mux0000<1>21 (cg/bsm/N31)
     LUT4:I1->O            8   0.439   1.125  cg/bsm/ball_y_mux0000<11>31 (cg/bsm/N24)
     LUT3:I0->O            8   0.439   0.880  cg/bsm/ball_y_mux0000<11>51 (cg/bsm/N40)
     LUT4:I3->O            1   0.439   0.000  cg/bsm/ball_y_mux0000<9>1 (cg/bsm/ball_y_mux0000<9>)
     FDE:D                     0.370          cg/bsm/ball_y_9
    ----------------------------------------
    Total                      7.427ns (2.951ns logic, 4.476ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 651 / 44
-------------------------------------------------------------------------
Offset:              14.124ns (Levels of Logic = 20)
  Source:            cg/bsm/ball_y_2 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      clock_27mhz rising

  Data Path: cg/bsm/ball_y_2 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.568   1.262  cg/bsm/ball_y_2 (cg/bsm/ball_y_2)
     LUT1:I0->O            1   0.439   0.000  cg/bsm/Msub_closeToGlove1_sub0003_cy<2>_rt (cg/bsm/Msub_closeToGlove1_sub0003_cy<2>_rt)
     MUXCY:S->O            1   0.298   0.000  cg/bsm/Msub_closeToGlove1_sub0003_cy<2> (cg/bsm/Msub_closeToGlove1_sub0003_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  cg/bsm/Msub_closeToGlove1_sub0003_cy<3> (cg/bsm/Msub_closeToGlove1_sub0003_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  cg/bsm/Msub_closeToGlove1_sub0003_cy<4> (cg/bsm/Msub_closeToGlove1_sub0003_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  cg/bsm/Msub_closeToGlove1_sub0003_cy<5> (cg/bsm/Msub_closeToGlove1_sub0003_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  cg/bsm/Msub_closeToGlove1_sub0003_cy<6> (cg/bsm/Msub_closeToGlove1_sub0003_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  cg/bsm/Msub_closeToGlove1_sub0003_cy<7> (cg/bsm/Msub_closeToGlove1_sub0003_cy<7>)
     MUXCY:CI->O           1   0.053   0.000  cg/bsm/Msub_closeToGlove1_sub0003_cy<8> (cg/bsm/Msub_closeToGlove1_sub0003_cy<8>)
     MUXCY:CI->O           1   0.053   0.000  cg/bsm/Msub_closeToGlove1_sub0003_cy<9> (cg/bsm/Msub_closeToGlove1_sub0003_cy<9>)
     MUXCY:CI->O           1   0.053   0.000  cg/bsm/Msub_closeToGlove1_sub0003_cy<10> (cg/bsm/Msub_closeToGlove1_sub0003_cy<10>)
     MUXCY:CI->O           1   0.053   0.000  cg/bsm/Msub_closeToGlove1_sub0003_cy<11> (cg/bsm/Msub_closeToGlove1_sub0003_cy<11>)
     MUXCY:CI->O           1   0.053   0.000  cg/bsm/Msub_closeToGlove1_sub0003_cy<12> (cg/bsm/Msub_closeToGlove1_sub0003_cy<12>)
     MUXCY:CI->O           1   0.053   0.000  cg/bsm/Msub_closeToGlove1_sub0003_cy<13> (cg/bsm/Msub_closeToGlove1_sub0003_cy<13>)
     MUXCY:CI->O           1   0.053   0.000  cg/bsm/Msub_closeToGlove1_sub0003_cy<14> (cg/bsm/Msub_closeToGlove1_sub0003_cy<14>)
     XORCY:CI->O           1   1.274   0.802  cg/bsm/Msub_closeToGlove1_sub0003_xor<15> (cg/bsm/closeToGlove1_sub0003<15>)
     LUT3:I0->O            1   0.439   0.000  cg/bsm/Mcompar_closeToGlove1_cmp_lt0005_lut<5> (cg/bsm/Mcompar_closeToGlove1_cmp_lt0005_lut<5>)
     MUXCY:S->O            1   1.187   0.726  cg/bsm/Mcompar_closeToGlove1_cmp_lt0005_cy<5> (cg/bsm/Mcompar_closeToGlove1_cmp_lt0005_cy<5>)
     LUT3:I1->O            2   0.439   0.735  cg/bsm/closeToGlove1_SW1 (N150)
     LUT4:I2->O            1   0.439   0.517  cg/bsm/debug1 (led_0_OBUF)
     OBUF:I->O                 4.361          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                     14.124ns (10.080ns logic, 4.043ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               4.030ns (Levels of Logic = 2)
  Source:            clock_27mhz (PAD)
  Destination:       cg/db/map:clka (PAD)

  Data Path: clock_27mhz to cg/db/map:clka
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   1.414   0.517  clock_27mhz_IBUFG (clock_27mhz_IBUFG1)
     BUFG:I->O           195   0.589   1.510  clock_27mhz_IBUFG_BUFG (clock_27mhz_IBUFG)
    ball_color_map:clka        0.000          cg/db/map
    ----------------------------------------
    Total                      4.030ns (2.003ns logic, 2.027ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.41 secs
 
--> 


Total memory usage is 486872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  357 (   0 filtered)
Number of infos    :   12 (   0 filtered)

