{"vcs1":{"timestamp_begin":1699259896.849262290, "rt":0.78, "ut":0.42, "st":0.27}}
{"vcselab":{"timestamp_begin":1699259897.728152979, "rt":0.88, "ut":0.57, "st":0.27}}
{"link":{"timestamp_begin":1699259898.668896198, "rt":0.55, "ut":0.18, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699259896.019686882}
{"VCS_COMP_START_TIME": 1699259896.019686882}
{"VCS_COMP_END_TIME": 1699259899.324521498}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337992}}
{"stitch_vcselab": {"peak_mem": 222604}}
