\subsection{Av\+\_\+\+F\+I\+F\+O\+\_\+\+Int\+\_\+hw.\+tcl}
\label{Av__FIFO__Int__hw_8tcl_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/\+Av\+\_\+\+F\+I\+F\+O\+\_\+\+Int\+\_\+hw.\+tcl@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/\+Av\+\_\+\+F\+I\+F\+O\+\_\+\+Int\+\_\+hw.\+tcl}}

\begin{DoxyCode}
00001 \textcolor{comment}{# TCL File Generated by Component Editor 15.1}
00002 \textcolor{comment}{}\textcolor{comment}{# Tue Oct 18 15:06:45 EEST 2016}
00003 \textcolor{comment}{}\textcolor{comment}{# DO NOT MODIFY}
00004 \textcolor{comment}{}
00005 
00006 \textcolor{comment}{# }
00007 \textcolor{comment}{}\textcolor{comment}{# Av\_FIFO\_Int "Av\_FIFO\_Int" v1.0}
00008 \textcolor{comment}{}\textcolor{comment}{# ZT 2016.10.18.15:06:45}
00009 \textcolor{comment}{}\textcolor{comment}{# Avalon interface to onchip FIFO memory}
00010 \textcolor{comment}{}\textcolor{comment}{# }
00011 \textcolor{comment}{}
00012 \textcolor{comment}{# }
00013 \textcolor{comment}{}\textcolor{comment}{# request TCL package from ACDS 15.1}
00014 \textcolor{comment}{}\textcolor{comment}{# }
00015 \textcolor{comment}{}\textcolor{keyword}{package} require -exact qsys 15.1\textcolor{comment}{}
00016 \textcolor{comment}{}
00017 
00018 \textcolor{comment}{# }
00019 \textcolor{comment}{}\textcolor{comment}{# module Av\_FIFO\_Int}
00020 \textcolor{comment}{}\textcolor{comment}{# }
00021 \textcolor{comment}{}set\_module\_property DESCRIPTION "Avalon interface to onchip FIFO memory"\textcolor{comment}{}
00022 \textcolor{comment}{}set\_module\_property NAME Av\_FIFO\_Int\textcolor{comment}{}
00023 \textcolor{comment}{}set\_module\_property VERSION 1.0\textcolor{comment}{}
00024 \textcolor{comment}{}set\_module\_property INTERNAL false\textcolor{comment}{}
00025 \textcolor{comment}{}set\_module\_property OPAQUE\_ADDRESS\_MAP true\textcolor{comment}{}
00026 \textcolor{comment}{}set\_module\_property GROUP LMS\_IPs\textcolor{comment}{}
00027 \textcolor{comment}{}set\_module\_property AUTHOR ZT\textcolor{comment}{}
00028 \textcolor{comment}{}set\_module\_property DISPLAY\_NAME Av\_FIFO\_Int\textcolor{comment}{}
00029 \textcolor{comment}{}set\_module\_property INSTANTIATE\_IN\_SYSTEM\_MODULE true\textcolor{comment}{}
00030 \textcolor{comment}{}set\_module\_property EDITABLE true\textcolor{comment}{}
00031 \textcolor{comment}{}set\_module\_property REPORT\_TO\_TALKBACK false\textcolor{comment}{}
00032 \textcolor{comment}{}set\_module\_property ALLOW\_GREYBOX\_GENERATION false\textcolor{comment}{}
00033 \textcolor{comment}{}set\_module\_property REPORT\_HIERARCHY false\textcolor{comment}{}
00034 \textcolor{comment}{}
00035 
00036 \textcolor{comment}{# }
00037 \textcolor{comment}{}\textcolor{comment}{# file sets}
00038 \textcolor{comment}{}\textcolor{comment}{# }
00039 \textcolor{comment}{}add\_fileset QUARTUS\_SYNTH QUARTUS\_SYNTH "" ""\textcolor{comment}{}
00040 \textcolor{comment}{}set\_fileset\_property QUARTUS\_SYNTH TOP\_LEVEL avfifo\textcolor{comment}{}
00041 \textcolor{comment}{}set\_fileset\_property QUARTUS\_SYNTH ENABLE\_RELATIVE\_INCLUDE\_PATHS false\textcolor{comment}{}
00042 \textcolor{comment}{}set\_fileset\_property QUARTUS\_SYNTH ENABLE\_FILE\_OVERWRITE\_MODE false\textcolor{comment}{}
00043 \textcolor{comment}{}add\_fileset\_file avfifo.vhd VHDL PATH ip/avfifo/avfifo.vhd TOP\_LEVEL\_FILE\textcolor{comment}{}
00044 \textcolor{comment}{}
00045 
00046 \textcolor{comment}{# }
00047 \textcolor{comment}{}\textcolor{comment}{# parameters}
00048 \textcolor{comment}{}\textcolor{comment}{# }
00049 \textcolor{comment}{}add\_parameter width INTEGER 32\textcolor{comment}{}
00050 \textcolor{comment}{}set\_parameter\_property width DEFAULT\_VALUE 32\textcolor{comment}{}
00051 \textcolor{comment}{}set\_parameter\_property width DISPLAY\_NAME width\textcolor{comment}{}
00052 \textcolor{comment}{}set\_parameter\_property width TYPE INTEGER\textcolor{comment}{}
00053 \textcolor{comment}{}set\_parameter\_property width ENABLED false\textcolor{comment}{}
00054 \textcolor{comment}{}set\_parameter\_property width UNITS None\textcolor{comment}{}
00055 \textcolor{comment}{}set\_parameter\_property width ALLOWED\_RANGES -2147483648:2147483647\textcolor{comment}{}
00056 \textcolor{comment}{}set\_parameter\_property width HDL\_PARAMETER true\textcolor{comment}{}
00057 \textcolor{comment}{}
00058 
00059 \textcolor{comment}{# }
00060 \textcolor{comment}{}\textcolor{comment}{# display items}
00061 \textcolor{comment}{}\textcolor{comment}{# }
00062 \textcolor{comment}{}
00063 
00064 \textcolor{comment}{# }
00065 \textcolor{comment}{}\textcolor{comment}{# connection point clock}
00066 \textcolor{comment}{}\textcolor{comment}{# }
00067 \textcolor{comment}{}add\_interface clock clock end\textcolor{comment}{}
00068 \textcolor{comment}{}set\_interface\_property clock clockRate 0\textcolor{comment}{}
00069 \textcolor{comment}{}set\_interface\_property clock ENABLED true\textcolor{comment}{}
00070 \textcolor{comment}{}set\_interface\_property clock EXPORT\_OF ""\textcolor{comment}{}
00071 \textcolor{comment}{}set\_interface\_property clock PORT\_NAME\_MAP ""\textcolor{comment}{}
00072 \textcolor{comment}{}set\_interface\_property clock CMSIS\_SVD\_VARIABLES ""\textcolor{comment}{}
00073 \textcolor{comment}{}set\_interface\_property clock SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00074 \textcolor{comment}{}
00075 add\_interface\_port clock clk clk Input 1\textcolor{comment}{}
00076 \textcolor{comment}{}
00077 
00078 \textcolor{comment}{# }
00079 \textcolor{comment}{}\textcolor{comment}{# connection point avalon\_slave\_0}
00080 \textcolor{comment}{}\textcolor{comment}{# }
00081 \textcolor{comment}{}add\_interface avalon\_slave\_0 avalon end\textcolor{comment}{}
00082 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 addressUnits WORDS\textcolor{comment}{}
00083 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 associatedClock clock\textcolor{comment}{}
00084 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 associatedReset reset\textcolor{comment}{}
00085 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 bitsPerSymbol 8\textcolor{comment}{}
00086 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 burstOnBurstBoundariesOnly false\textcolor{comment}{}
00087 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 burstcountUnits WORDS\textcolor{comment}{}
00088 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 explicitAddressSpan 0\textcolor{comment}{}
00089 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 holdTime 0\textcolor{comment}{}
00090 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 linewrapBursts false\textcolor{comment}{}
00091 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 maximumPendingReadTransactions 0\textcolor{comment}{}
00092 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 maximumPendingWriteTransactions 0\textcolor{comment}{}
00093 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 readLatency 0\textcolor{comment}{}
00094 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 readWaitTime 1\textcolor{comment}{}
00095 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 setupTime 0\textcolor{comment}{}
00096 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 timingUnits Cycles\textcolor{comment}{}
00097 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 writeWaitTime 0\textcolor{comment}{}
00098 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 ENABLED true\textcolor{comment}{}
00099 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 EXPORT\_OF ""\textcolor{comment}{}
00100 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 PORT\_NAME\_MAP ""\textcolor{comment}{}
00101 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 CMSIS\_SVD\_VARIABLES ""\textcolor{comment}{}
00102 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00103 \textcolor{comment}{}
00104 add\_interface\_port avalon\_slave\_0 address address Input 2\textcolor{comment}{}
00105 \textcolor{comment}{}add\_interface\_port avalon\_slave\_0 chipselect chipselect Input 1\textcolor{comment}{}
00106 \textcolor{comment}{}add\_interface\_port avalon\_slave\_0 write write Input 1\textcolor{comment}{}
00107 \textcolor{comment}{}add\_interface\_port avalon\_slave\_0 writedata writedata Input width\textcolor{comment}{}
00108 \textcolor{comment}{}add\_interface\_port avalon\_slave\_0 read read Input 1\textcolor{comment}{}
00109 \textcolor{comment}{}add\_interface\_port avalon\_slave\_0 readdata readdata Output width\textcolor{comment}{}
00110 \textcolor{comment}{}set\_interface\_assignment avalon\_slave\_0 embeddedsw.configuration.isFlash 0\textcolor{comment}{}
00111 \textcolor{comment}{}set\_interface\_assignment avalon\_slave\_0 embeddedsw.configuration.isMemoryDevice 0\textcolor{comment}{}
00112 \textcolor{comment}{}set\_interface\_assignment avalon\_slave\_0 embeddedsw.configuration.isNonVolatileStorage 0\textcolor{comment}{}
00113 \textcolor{comment}{}set\_interface\_assignment avalon\_slave\_0 embeddedsw.configuration.isPrintableDevice 0\textcolor{comment}{}
00114 \textcolor{comment}{}
00115 
00116 \textcolor{comment}{# }
00117 \textcolor{comment}{}\textcolor{comment}{# connection point reset}
00118 \textcolor{comment}{}\textcolor{comment}{# }
00119 \textcolor{comment}{}add\_interface reset reset end\textcolor{comment}{}
00120 \textcolor{comment}{}set\_interface\_property reset associatedClock clock\textcolor{comment}{}
00121 \textcolor{comment}{}set\_interface\_property reset synchronousEdges DEASSERT\textcolor{comment}{}
00122 \textcolor{comment}{}set\_interface\_property reset ENABLED true\textcolor{comment}{}
00123 \textcolor{comment}{}set\_interface\_property reset EXPORT\_OF ""\textcolor{comment}{}
00124 \textcolor{comment}{}set\_interface\_property reset PORT\_NAME\_MAP ""\textcolor{comment}{}
00125 \textcolor{comment}{}set\_interface\_property reset CMSIS\_SVD\_VARIABLES ""\textcolor{comment}{}
00126 \textcolor{comment}{}set\_interface\_property reset SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00127 \textcolor{comment}{}
00128 add\_interface\_port reset rsi\_nrst reset\_n Input 1\textcolor{comment}{}
00129 \textcolor{comment}{}
00130 
00131 \textcolor{comment}{# }
00132 \textcolor{comment}{}\textcolor{comment}{# connection point cnd\_if\_d}
00133 \textcolor{comment}{}\textcolor{comment}{# }
00134 \textcolor{comment}{}add\_interface cnd\_if\_d conduit end\textcolor{comment}{}
00135 \textcolor{comment}{}set\_interface\_property cnd\_if\_d associatedClock clock\textcolor{comment}{}
00136 \textcolor{comment}{}set\_interface\_property cnd\_if\_d associatedReset reset\textcolor{comment}{}
00137 \textcolor{comment}{}set\_interface\_property cnd\_if\_d ENABLED true\textcolor{comment}{}
00138 \textcolor{comment}{}set\_interface\_property cnd\_if\_d EXPORT\_OF ""\textcolor{comment}{}
00139 \textcolor{comment}{}set\_interface\_property cnd\_if\_d PORT\_NAME\_MAP ""\textcolor{comment}{}
00140 \textcolor{comment}{}set\_interface\_property cnd\_if\_d CMSIS\_SVD\_VARIABLES ""\textcolor{comment}{}
00141 \textcolor{comment}{}set\_interface\_property cnd\_if\_d SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00142 \textcolor{comment}{}
00143 add\_interface\_port cnd\_if\_d coe\_if\_d export Input 32\textcolor{comment}{}
00144 \textcolor{comment}{}
00145 
00146 \textcolor{comment}{# }
00147 \textcolor{comment}{}\textcolor{comment}{# connection point cnd\_if\_rd}
00148 \textcolor{comment}{}\textcolor{comment}{# }
00149 \textcolor{comment}{}add\_interface cnd\_if\_rd conduit end\textcolor{comment}{}
00150 \textcolor{comment}{}set\_interface\_property cnd\_if\_rd associatedClock clock\textcolor{comment}{}
00151 \textcolor{comment}{}set\_interface\_property cnd\_if\_rd associatedReset reset\textcolor{comment}{}
00152 \textcolor{comment}{}set\_interface\_property cnd\_if\_rd ENABLED true\textcolor{comment}{}
00153 \textcolor{comment}{}set\_interface\_property cnd\_if\_rd EXPORT\_OF ""\textcolor{comment}{}
00154 \textcolor{comment}{}set\_interface\_property cnd\_if\_rd PORT\_NAME\_MAP ""\textcolor{comment}{}
00155 \textcolor{comment}{}set\_interface\_property cnd\_if\_rd CMSIS\_SVD\_VARIABLES ""\textcolor{comment}{}
00156 \textcolor{comment}{}set\_interface\_property cnd\_if\_rd SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00157 \textcolor{comment}{}
00158 add\_interface\_port cnd\_if\_rd coe\_if\_rd export Output 1\textcolor{comment}{}
00159 \textcolor{comment}{}
00160 
00161 \textcolor{comment}{# }
00162 \textcolor{comment}{}\textcolor{comment}{# connection point cnd\_of\_wrfull}
00163 \textcolor{comment}{}\textcolor{comment}{# }
00164 \textcolor{comment}{}add\_interface cnd\_of\_wrfull conduit end\textcolor{comment}{}
00165 \textcolor{comment}{}set\_interface\_property cnd\_of\_wrfull associatedClock clock\textcolor{comment}{}
00166 \textcolor{comment}{}set\_interface\_property cnd\_of\_wrfull associatedReset reset\textcolor{comment}{}
00167 \textcolor{comment}{}set\_interface\_property cnd\_of\_wrfull ENABLED true\textcolor{comment}{}
00168 \textcolor{comment}{}set\_interface\_property cnd\_of\_wrfull EXPORT\_OF ""\textcolor{comment}{}
00169 \textcolor{comment}{}set\_interface\_property cnd\_of\_wrfull PORT\_NAME\_MAP ""\textcolor{comment}{}
00170 \textcolor{comment}{}set\_interface\_property cnd\_of\_wrfull CMSIS\_SVD\_VARIABLES ""\textcolor{comment}{}
00171 \textcolor{comment}{}set\_interface\_property cnd\_of\_wrfull SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00172 \textcolor{comment}{}
00173 add\_interface\_port cnd\_of\_wrfull coe\_of\_wrfull export Input 1\textcolor{comment}{}
00174 \textcolor{comment}{}
00175 
00176 \textcolor{comment}{# }
00177 \textcolor{comment}{}\textcolor{comment}{# connection point cnd\_of\_wr}
00178 \textcolor{comment}{}\textcolor{comment}{# }
00179 \textcolor{comment}{}add\_interface cnd\_of\_wr conduit end\textcolor{comment}{}
00180 \textcolor{comment}{}set\_interface\_property cnd\_of\_wr associatedClock clock\textcolor{comment}{}
00181 \textcolor{comment}{}set\_interface\_property cnd\_of\_wr associatedReset reset\textcolor{comment}{}
00182 \textcolor{comment}{}set\_interface\_property cnd\_of\_wr ENABLED true\textcolor{comment}{}
00183 \textcolor{comment}{}set\_interface\_property cnd\_of\_wr EXPORT\_OF ""\textcolor{comment}{}
00184 \textcolor{comment}{}set\_interface\_property cnd\_of\_wr PORT\_NAME\_MAP ""\textcolor{comment}{}
00185 \textcolor{comment}{}set\_interface\_property cnd\_of\_wr CMSIS\_SVD\_VARIABLES ""\textcolor{comment}{}
00186 \textcolor{comment}{}set\_interface\_property cnd\_of\_wr SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00187 \textcolor{comment}{}
00188 add\_interface\_port cnd\_of\_wr coe\_of\_wr export Output 1\textcolor{comment}{}
00189 \textcolor{comment}{}
00190 
00191 \textcolor{comment}{# }
00192 \textcolor{comment}{}\textcolor{comment}{# connection point cnd\_of\_d}
00193 \textcolor{comment}{}\textcolor{comment}{# }
00194 \textcolor{comment}{}add\_interface cnd\_of\_d conduit end\textcolor{comment}{}
00195 \textcolor{comment}{}set\_interface\_property cnd\_of\_d associatedClock clock\textcolor{comment}{}
00196 \textcolor{comment}{}set\_interface\_property cnd\_of\_d associatedReset reset\textcolor{comment}{}
00197 \textcolor{comment}{}set\_interface\_property cnd\_of\_d ENABLED true\textcolor{comment}{}
00198 \textcolor{comment}{}set\_interface\_property cnd\_of\_d EXPORT\_OF ""\textcolor{comment}{}
00199 \textcolor{comment}{}set\_interface\_property cnd\_of\_d PORT\_NAME\_MAP ""\textcolor{comment}{}
00200 \textcolor{comment}{}set\_interface\_property cnd\_of\_d CMSIS\_SVD\_VARIABLES ""\textcolor{comment}{}
00201 \textcolor{comment}{}set\_interface\_property cnd\_of\_d SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00202 \textcolor{comment}{}
00203 add\_interface\_port cnd\_of\_d coe\_of\_d export Output 32\textcolor{comment}{}
00204 \textcolor{comment}{}
00205 
00206 \textcolor{comment}{# }
00207 \textcolor{comment}{}\textcolor{comment}{# connection point cnd\_if\_rdempty}
00208 \textcolor{comment}{}\textcolor{comment}{# }
00209 \textcolor{comment}{}add\_interface cnd\_if\_rdempty conduit end\textcolor{comment}{}
00210 \textcolor{comment}{}set\_interface\_property cnd\_if\_rdempty associatedClock clock\textcolor{comment}{}
00211 \textcolor{comment}{}set\_interface\_property cnd\_if\_rdempty associatedReset reset\textcolor{comment}{}
00212 \textcolor{comment}{}set\_interface\_property cnd\_if\_rdempty ENABLED true\textcolor{comment}{}
00213 \textcolor{comment}{}set\_interface\_property cnd\_if\_rdempty EXPORT\_OF ""\textcolor{comment}{}
00214 \textcolor{comment}{}set\_interface\_property cnd\_if\_rdempty PORT\_NAME\_MAP ""\textcolor{comment}{}
00215 \textcolor{comment}{}set\_interface\_property cnd\_if\_rdempty CMSIS\_SVD\_VARIABLES ""\textcolor{comment}{}
00216 \textcolor{comment}{}set\_interface\_property cnd\_if\_rdempty SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00217 \textcolor{comment}{}
00218 add\_interface\_port cnd\_if\_rdempty coe\_if\_rdempty export Input 1\textcolor{comment}{}
00219 \textcolor{comment}{}
00220 
00221 \textcolor{comment}{# }
00222 \textcolor{comment}{}\textcolor{comment}{# connection point cnd\_fifo\_rst}
00223 \textcolor{comment}{}\textcolor{comment}{# }
00224 \textcolor{comment}{}add\_interface cnd\_fifo\_rst conduit end\textcolor{comment}{}
00225 \textcolor{comment}{}set\_interface\_property cnd\_fifo\_rst associatedClock clock\textcolor{comment}{}
00226 \textcolor{comment}{}set\_interface\_property cnd\_fifo\_rst associatedReset reset\textcolor{comment}{}
00227 \textcolor{comment}{}set\_interface\_property cnd\_fifo\_rst ENABLED true\textcolor{comment}{}
00228 \textcolor{comment}{}set\_interface\_property cnd\_fifo\_rst EXPORT\_OF ""\textcolor{comment}{}
00229 \textcolor{comment}{}set\_interface\_property cnd\_fifo\_rst PORT\_NAME\_MAP ""\textcolor{comment}{}
00230 \textcolor{comment}{}set\_interface\_property cnd\_fifo\_rst CMSIS\_SVD\_VARIABLES ""\textcolor{comment}{}
00231 \textcolor{comment}{}set\_interface\_property cnd\_fifo\_rst SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00232 \textcolor{comment}{}
00233 add\_interface\_port cnd\_fifo\_rst coe\_fifo\_rst export Output 1\textcolor{comment}{}
00234 \textcolor{comment}{}
\end{DoxyCode}
