Command: synth_design -mode default -flatten_hierarchy full -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32601 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.215 ; gain = 163.137 ; free physical = 2776 ; free virtual = 29294
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/top.v:23]
INFO: [Synth 8-638] synthesizing module 'fixed_point_sqrt' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/fixed_point_sqrt/fixed_point_sqrt.vhd:19]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-4471] merging register 'd_reg[0][31:0]' into 'n_reg[0][31:0]' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/fixed_point_sqrt/fixed_point_sqrt.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'fixed_point_sqrt' (1#1) [/home/sean/vivado_workspace/hight_hd/Sources/hdl/fixed_point_sqrt/fixed_point_sqrt.vhd:19]
INFO: [Synth 8-638] synthesizing module 'graphiti' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/graphiti.vhd:30]
	Parameter TAPS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myfir' declared at '/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/myfir.vhd:19' bound to instance 'I_4' of component 'myfir' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/graphiti.vhd:159]
INFO: [Synth 8-638] synthesizing module 'myfir' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/myfir.vhd:32]
	Parameter TAPS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myfir' (2#1) [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/myfir.vhd:32]
	Parameter TAPS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myfir' declared at '/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/myfir.vhd:19' bound to instance 'I_5' of component 'myfir' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/graphiti.vhd:166]
	Parameter TAPS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at '/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/delay.vhd:17' bound to instance 'I_6' of component 'delay' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/graphiti.vhd:173]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/delay.vhd:30]
	Parameter TAPS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/delay.vhd:30]
INFO: [Synth 8-3491] module 'paltimer' declared at '/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/paltimer.vhd:15' bound to instance 'I_0' of component 'paltimer' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/graphiti.vhd:181]
INFO: [Synth 8-638] synthesizing module 'paltimer' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/paltimer.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'paltimer' (4#1) [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/paltimer.vhd:33]
INFO: [Synth 8-3491] module 'dds' declared at '/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/dds.vhd:15' bound to instance 'I_1' of component 'dds' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/graphiti.vhd:198]
INFO: [Synth 8-638] synthesizing module 'dds' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/dds.vhd:23]
INFO: [Synth 8-3491] module 'dds_sinus' declared at '/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/dds_sinus.vhd:15' bound to instance 'I_O' of component 'dds_sinus' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/dds.vhd:36]
INFO: [Synth 8-638] synthesizing module 'dds_sinus' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/dds_sinus.vhd:22]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/dds_sinus.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dds_sinus' (5#1) [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/dds_sinus.vhd:22]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/dds.vhd:64]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/dds.vhd:76]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/dds.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'dds' (6#1) [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/dds.vhd:23]
INFO: [Synth 8-3491] module 'dds' declared at '/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/dds.vhd:15' bound to instance 'I_2' of component 'dds' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/graphiti.vhd:209]
INFO: [Synth 8-3491] module 'rgb2yuv' declared at '/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/rgb2yuv.vhd:15' bound to instance 'I_3' of component 'rgb2yuv' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/graphiti.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rgb2yuv' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/rgb2yuv.vhd:22]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/rgb2yuv.vhd:44]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/rgb2yuv.vhd:80]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/rgb2yuv.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'rgb2yuv' (7#1) [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/rgb2yuv.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'graphiti' (8#1) [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/graphiti.vhd:30]
WARNING: [Synth 8-689] width (4) of port connection 'in_r' does not match port width (5) of module 'graphiti' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/top.v:46]
WARNING: [Synth 8-689] width (4) of port connection 'in_g' does not match port width (5) of module 'graphiti' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/top.v:47]
WARNING: [Synth 8-689] width (4) of port connection 'in_b' does not match port width (5) of module 'graphiti' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/top.v:48]
INFO: [Synth 8-638] synthesizing module 'hight' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/blackbox/blackbox.v:56]
INFO: [Synth 8-256] done synthesizing module 'hight' (9#1) [/home/sean/vivado_workspace/hight_hd/Sources/hdl/blackbox/blackbox.v:56]
INFO: [Synth 8-638] synthesizing module 'lfsr_randgen' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/lfsr_randgen/lfsr_randgen.vhd:62]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lfsr_randgen' (10#1) [/home/sean/vivado_workspace/hight_hd/Sources/hdl/lfsr_randgen/lfsr_randgen.vhd:62]
INFO: [Synth 8-638] synthesizing module 'cpu8080' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/cpu8080/cpu8080.v:196]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/cpu8080/cpu8080.v:1600]
INFO: [Synth 8-256] done synthesizing module 'alu' (11#1) [/home/sean/vivado_workspace/hight_hd/Sources/hdl/cpu8080/cpu8080.v:1600]
WARNING: [Synth 8-151] case item 6'b110000 is unreachable [/home/sean/vivado_workspace/hight_hd/Sources/hdl/cpu8080/cpu8080.v:351]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sean/vivado_workspace/hight_hd/Sources/hdl/cpu8080/cpu8080.v:351]
INFO: [Synth 8-256] done synthesizing module 'cpu8080' (12#1) [/home/sean/vivado_workspace/hight_hd/Sources/hdl/cpu8080/cpu8080.v:196]
INFO: [Synth 8-256] done synthesizing module 'top' (13#1) [/home/sean/vivado_workspace/hight_hd/Sources/hdl/top.v:23]
WARNING: [Synth 8-3331] design dds_sinus has unconnected port clk
WARNING: [Synth 8-3331] design dds_sinus has unconnected port reset
WARNING: [Synth 8-3331] design paltimer has unconnected port clk
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.652 ; gain = 223.574 ; free physical = 2713 ; free virtual = 29232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.652 ; gain = 223.574 ; free physical = 2695 ; free virtual = 29227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1116.656 ; gain = 231.578 ; free physical = 2695 ; free virtual = 29227
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-4471] merging register 'phase_reg' into 'i_phase_reg' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/paltimer.vhd:78]
INFO: [Synth 8-4471] merging register 'readmem_reg' into 'i_readmem_reg' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/paltimer.vhd:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'modvs_reg' and it is trimmed from '29' to '27' bits. [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/graphiti.vhd:293]
WARNING: [Synth 8-3936] Found unconnected internal register 'modv_reg' and it is trimmed from '28' to '27' bits. [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/graphiti.vhd:288]
WARNING: [Synth 8-3936] Found unconnected internal register 'modus_reg' and it is trimmed from '29' to '27' bits. [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/graphiti.vhd:292]
WARNING: [Synth 8-3936] Found unconnected internal register 'modu_reg' and it is trimmed from '28' to '27' bits. [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/graphiti.vhd:287]
WARNING: [Synth 8-3936] Found unconnected internal register 'modys_reg' and it is trimmed from '29' to '27' bits. [/home/sean/vivado_workspace/hight_hd/Sources/hdl/graphiti/graphiti.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/hight_hd/Sources/hdl/cpu8080/cpu8080.v:351]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/hight_hd/Sources/hdl/cpu8080/cpu8080.v:351]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/hight_hd/Sources/hdl/cpu8080/cpu8080.v:351]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/hight_hd/Sources/hdl/cpu8080/cpu8080.v:351]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/hight_hd/Sources/hdl/cpu8080/cpu8080.v:351]
INFO: [Synth 8-5544] ROM "regfil_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "regfil" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "regfil_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfil_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "regfil" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfil" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "regfil_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfil_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "regfil" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "regfil_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfil_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfil_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ei" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "eienb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "regd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "aluopra" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluopra" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "raddrhold" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "raddrhold" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "statesel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "statesel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "statesel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "wdatahold" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "wdatahold" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdatahold2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "popdes" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.859 ; gain = 342.781 ; free physical = 2595 ; free virtual = 29115
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 8     
	   2 Input     63 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 23    
	   2 Input     12 Bit       Adders := 16    
	   3 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 2     
	                8 Bit    Wide XORs := 1     
	                4 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 43    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 30    
+---Multipliers : 
	                32x32  Multipliers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 5     
	   6 Input     16 Bit        Muxes := 1     
	  35 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 2     
	  40 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 1     
	   9 Input     10 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	  35 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 12    
	  40 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	  38 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	  22 Input      6 Bit        Muxes := 1     
	  40 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 12    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  35 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	  40 Input      3 Bit        Muxes := 7     
	  35 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 3     
	  40 Input      2 Bit        Muxes := 16    
	  35 Input      2 Bit        Muxes := 5     
	  19 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 15    
	  40 Input      1 Bit        Muxes := 19    
	  35 Input      1 Bit        Muxes := 9     
	  22 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 7     
	  38 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 7     
	  19 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 1     
Module fixed_point_sqrt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 5     
Module myfir 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 8     
+---Registers : 
	               12 Bit    Registers := 16    
Module delay 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 8     
Module paltimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module dds 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module rgb2yuv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
Module graphiti 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module lfsr_randgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module cpu8080 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 17    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 5     
	   6 Input     16 Bit        Muxes := 1     
	  35 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	  40 Input     16 Bit        Muxes := 1     
	  35 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 12    
	  40 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	  38 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	  22 Input      6 Bit        Muxes := 1     
	  40 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 12    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  35 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	  40 Input      3 Bit        Muxes := 7     
	  35 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 3     
	  40 Input      2 Bit        Muxes := 16    
	  35 Input      2 Bit        Muxes := 5     
	  19 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	  40 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 14    
	  35 Input      1 Bit        Muxes := 9     
	  22 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 15    
	  38 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 7     
	  19 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.859 ; gain = 342.781 ; free physical = 2591 ; free virtual = 29111
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP graphiti_0/I_3/multOp, operation Mode is: A*(B:0x3a1).
DSP Report: operator graphiti_0/I_3/multOp is absorbed into DSP graphiti_0/I_3/multOp.
DSP Report: Generating DSP graphiti_0/I_5/multOp, operation Mode is: A*(B:0x170).
DSP Report: operator graphiti_0/I_5/multOp is absorbed into DSP graphiti_0/I_5/multOp.
DSP Report: Generating DSP graphiti_0/I_5/plusOp, operation Mode is: PCIN+A*(B:0x3fffa).
DSP Report: operator graphiti_0/I_5/plusOp is absorbed into DSP graphiti_0/I_5/plusOp.
DSP Report: operator graphiti_0/I_5/multOp is absorbed into DSP graphiti_0/I_5/plusOp.
DSP Report: Generating DSP graphiti_0/I_5/plusOp, operation Mode is: PCIN+A*(B:0x132).
DSP Report: operator graphiti_0/I_5/plusOp is absorbed into DSP graphiti_0/I_5/plusOp.
DSP Report: operator graphiti_0/I_5/multOp is absorbed into DSP graphiti_0/I_5/plusOp.
DSP Report: Generating DSP graphiti_0/I_5/plusOp, operation Mode is: PCIN+A*(B:0xd0).
DSP Report: operator graphiti_0/I_5/plusOp is absorbed into DSP graphiti_0/I_5/plusOp.
DSP Report: operator graphiti_0/I_5/multOp is absorbed into DSP graphiti_0/I_5/plusOp.
DSP Report: Generating DSP graphiti_0/I_5/plusOp, operation Mode is: PCIN+A*(B:0x6e).
DSP Report: operator graphiti_0/I_5/plusOp is absorbed into DSP graphiti_0/I_5/plusOp.
DSP Report: operator graphiti_0/I_5/multOp is absorbed into DSP graphiti_0/I_5/plusOp.
DSP Report: Generating DSP graphiti_0/I_5/plusOp, operation Mode is: PCIN+A*(B:0x27).
DSP Report: operator graphiti_0/I_5/plusOp is absorbed into DSP graphiti_0/I_5/plusOp.
DSP Report: operator graphiti_0/I_5/multOp is absorbed into DSP graphiti_0/I_5/plusOp.
DSP Report: Generating DSP graphiti_0/modv_reg, operation Mode is: (A*B)'.
DSP Report: register graphiti_0/modv_reg is absorbed into DSP graphiti_0/modv_reg.
DSP Report: operator graphiti_0/multOp is absorbed into DSP graphiti_0/modv_reg.
DSP Report: Generating DSP graphiti_0/modvs_reg, operation Mode is: ((A:0x7530)*B)'.
DSP Report: register graphiti_0/modvs_reg is absorbed into DSP graphiti_0/modvs_reg.
DSP Report: operator graphiti_0/multOp is absorbed into DSP graphiti_0/modvs_reg.
DSP Report: Generating DSP graphiti_0/I_3/multOp, operation Mode is: A*(B:0x205).
DSP Report: operator graphiti_0/I_3/multOp is absorbed into DSP graphiti_0/I_3/multOp.
DSP Report: Generating DSP graphiti_0/I_4/multOp, operation Mode is: A*(B:0x170).
DSP Report: operator graphiti_0/I_4/multOp is absorbed into DSP graphiti_0/I_4/multOp.
DSP Report: Generating DSP graphiti_0/I_4/plusOp, operation Mode is: PCIN+A*(B:0x3fffa).
DSP Report: operator graphiti_0/I_4/plusOp is absorbed into DSP graphiti_0/I_4/plusOp.
DSP Report: operator graphiti_0/I_4/multOp is absorbed into DSP graphiti_0/I_4/plusOp.
DSP Report: Generating DSP graphiti_0/I_4/plusOp, operation Mode is: PCIN+A*(B:0x132).
DSP Report: operator graphiti_0/I_4/plusOp is absorbed into DSP graphiti_0/I_4/plusOp.
DSP Report: operator graphiti_0/I_4/multOp is absorbed into DSP graphiti_0/I_4/plusOp.
DSP Report: Generating DSP graphiti_0/I_4/plusOp, operation Mode is: PCIN+A*(B:0xd0).
DSP Report: operator graphiti_0/I_4/plusOp is absorbed into DSP graphiti_0/I_4/plusOp.
DSP Report: operator graphiti_0/I_4/multOp is absorbed into DSP graphiti_0/I_4/plusOp.
DSP Report: Generating DSP graphiti_0/I_4/plusOp, operation Mode is: PCIN+A*(B:0x6e).
DSP Report: operator graphiti_0/I_4/plusOp is absorbed into DSP graphiti_0/I_4/plusOp.
DSP Report: operator graphiti_0/I_4/multOp is absorbed into DSP graphiti_0/I_4/plusOp.
DSP Report: Generating DSP graphiti_0/I_4/plusOp, operation Mode is: PCIN+A*(B:0x27).
DSP Report: operator graphiti_0/I_4/plusOp is absorbed into DSP graphiti_0/I_4/plusOp.
DSP Report: operator graphiti_0/I_4/multOp is absorbed into DSP graphiti_0/I_4/plusOp.
DSP Report: Generating DSP graphiti_0/modu_reg, operation Mode is: (A*B)'.
DSP Report: register graphiti_0/modu_reg is absorbed into DSP graphiti_0/modu_reg.
DSP Report: operator graphiti_0/multOp is absorbed into DSP graphiti_0/modu_reg.
DSP Report: Generating DSP graphiti_0/modus_reg, operation Mode is: ((A:0x7530)*B)'.
DSP Report: register graphiti_0/modus_reg is absorbed into DSP graphiti_0/modus_reg.
DSP Report: operator graphiti_0/multOp is absorbed into DSP graphiti_0/modus_reg.
DSP Report: Generating DSP graphiti_0/modys_reg, operation Mode is: ((A:0x8e38)*B2)'.
DSP Report: register graphiti_0/mody_reg is absorbed into DSP graphiti_0/modys_reg.
DSP Report: register graphiti_0/modys_reg is absorbed into DSP graphiti_0/modys_reg.
DSP Report: operator graphiti_0/multOp is absorbed into DSP graphiti_0/modys_reg.
DSP Report: Generating DSP fixed_point_sqrt_0/d_reg[1]0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/d_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/d_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/d_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/d_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/d_reg[1]0.
DSP Report: Generating DSP fixed_point_sqrt_0/d_reg[1]0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/d_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/d_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/d_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/d_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/d_reg[1]0.
DSP Report: Generating DSP fixed_point_sqrt_0/d_reg[1]0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/d_reg[1]0.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/d_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/d_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/d_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/d_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/d_reg[1]0.
DSP Report: Generating DSP fixed_point_sqrt_0/d_reg[1]0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/d_reg[1]0.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/d_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/d_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/d_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/d_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/d_reg[1]0.
DSP Report: Generating DSP fixed_point_sqrt_0/rsqr_reg[1]0, operation Mode is: A*B.
DSP Report: operator fixed_point_sqrt_0/rsqr_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/rsqr_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/rsqr_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/rsqr_reg[1]0.
DSP Report: Generating DSP fixed_point_sqrt_0/rsqr_reg[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_point_sqrt_0/rsqr_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/rsqr_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/rsqr_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/rsqr_reg[1]0.
DSP Report: Generating DSP fixed_point_sqrt_0/rsqr_reg[1]0, operation Mode is: A*B.
DSP Report: operator fixed_point_sqrt_0/rsqr_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/rsqr_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/rsqr_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/rsqr_reg[1]0.
DSP Report: Generating DSP fixed_point_sqrt_0/rsqr_reg[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_point_sqrt_0/rsqr_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/rsqr_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/rsqr_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/rsqr_reg[1]0.
DSP Report: Generating DSP fixed_point_sqrt_0/r_reg[2]1, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: operator fixed_point_sqrt_0/r_reg[2]1 is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: operator fixed_point_sqrt_0/r_reg[2]1 is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: Generating DSP fixed_point_sqrt_0/r_reg[2]1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: operator fixed_point_sqrt_0/r_reg[2]1 is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: operator fixed_point_sqrt_0/r_reg[2]1 is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: Generating DSP fixed_point_sqrt_0/r_reg[2]1, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: operator fixed_point_sqrt_0/r_reg[2]1 is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: operator fixed_point_sqrt_0/r_reg[2]1 is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: Generating DSP fixed_point_sqrt_0/r_reg[2]1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: operator fixed_point_sqrt_0/r_reg[2]1 is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: operator fixed_point_sqrt_0/r_reg[2]1 is absorbed into DSP fixed_point_sqrt_0/r_reg[2]1.
DSP Report: Generating DSP fixed_point_sqrt_0/n_reg[1]0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/n_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[1]0.
DSP Report: Generating DSP fixed_point_sqrt_0/n_reg[1]0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/n_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[1]0.
DSP Report: Generating DSP fixed_point_sqrt_0/n_reg[1]0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/n_reg[1]0.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/n_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[1]0.
DSP Report: Generating DSP fixed_point_sqrt_0/n_reg[1]0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/n_reg[1]0.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/n_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[1]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[1]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[1]0.
DSP Report: Generating DSP fixed_point_sqrt_0/n_reg[2]0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[2]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[2]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: Generating DSP fixed_point_sqrt_0/n_reg[2]0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[2]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[2]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: Generating DSP fixed_point_sqrt_0/n_reg[2]0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[2]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[2]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: Generating DSP fixed_point_sqrt_0/n_reg[2]0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[2]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[2]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[2]0.
DSP Report: Generating DSP fixed_point_sqrt_0/n_reg[3]0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[3]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[3]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: Generating DSP fixed_point_sqrt_0/n_reg[3]0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[3]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[3]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: Generating DSP fixed_point_sqrt_0/n_reg[3]0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[3]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[3]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: Generating DSP fixed_point_sqrt_0/n_reg[3]0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: register A is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[3]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
DSP Report: operator fixed_point_sqrt_0/n_reg[3]0 is absorbed into DSP fixed_point_sqrt_0/n_reg[3]0.
WARNING: [Synth 8-3331] design paltimer has unconnected port clk
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1272.930 ; gain = 387.852 ; free physical = 2354 ; free virtual = 28876
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1272.930 ; gain = 387.852 ; free physical = 2354 ; free virtual = 28876

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+------------------------------------+---------------+----------------+
|Module Name      | RTL Object                         | Depth x Width | Implemented As | 
+-----------------+------------------------------------+---------------+----------------+
|fixed_point_sqrt | SQRT_TABLE_2[0]                    | 128x32        | LUT            | 
|fixed_point_sqrt | SQRT_TABLE_1[0]                    | 128x32        | LUT            | 
|dds_sinus        | output1                            | 128x15        | LUT            | 
|rgb2yuv          | in_gs                              | 32x10         | LUT            | 
|rgb2yuv          | in_bs                              | 32x7          | LUT            | 
|rgb2yuv          | in_rs                              | 32x9          | LUT            | 
|cpu8080          | carry                              | 64x1          | LUT            | 
|cpu8080          | nextstate                          | 64x6          | LUT            | 
|cpu8080          | nextstate                          | 64x6          | LUT            | 
|cpu8080          | carry                              | 64x1          | LUT            | 
|top              | graphiti_0/I_2/adr_reg             | 128x15        | Block RAM      | 
|top              | graphiti_0/I_3/in_gs               | 32x10         | LUT            | 
|top              | graphiti_0/I_3/in_bs               | 32x7          | LUT            | 
|top              | graphiti_0/I_3/in_rs               | 32x9          | LUT            | 
|top              | graphiti_0/I_1/adr_reg             | 128x15        | Block RAM      | 
|top              | fixed_point_sqrt_0/SQRT_TABLE_2[0] | 128x32        | LUT            | 
|top              | fixed_point_sqrt_0/SQRT_TABLE_1[0] | 128x32        | LUT            | 
+-----------------+------------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb2yuv          | A*(B:0x3a1)        | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myfir            | A*(B:0x170)        | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myfir            | PCIN+A*(B:0x3fffa) | 12     | 4      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myfir            | PCIN+A*(B:0x132)   | 12     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myfir            | PCIN+A*(B:0xd0)    | 12     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myfir            | PCIN+A*(B:0x6e)    | 12     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myfir            | PCIN+A*(B:0x27)    | 12     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graphiti         | (A*B)'             | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|graphiti         | ((A:0x7530)*B)'    | 12     | 16     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb2yuv          | A*(B:0x205)        | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myfir            | A*(B:0x170)        | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myfir            | PCIN+A*(B:0x3fffa) | 12     | 4      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myfir            | PCIN+A*(B:0x132)   | 12     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myfir            | PCIN+A*(B:0xd0)    | 12     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myfir            | PCIN+A*(B:0x6e)    | 12     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myfir            | PCIN+A*(B:0x27)    | 12     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graphiti         | (A*B)'             | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|graphiti         | ((A:0x7530)*B)'    | 12     | 16     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|graphiti         | ((A:0x8e38)*B2)'   | 12     | 17     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|top              | A2*B               | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_point_sqrt | (PCIN>>17)+A*B2    | 16     | 16     | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top              | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fixed_point_sqrt | (PCIN>>17)+A2*B2   | 18     | 16     | -      | -      | 46     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top              | A*B                | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top              | (PCIN>>17)+A*B     | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top              | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top              | (PCIN>>17)+A*B     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top              | A2*B2              | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top              | (PCIN>>17)+A2*B2   | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top              | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top              | (PCIN>>17)+A2*B2   | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top              | A2*B               | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top              | (PCIN>>17)+A*B2    | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top              | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top              | (PCIN>>17)+A2*B2   | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top              | A2*B2              | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top              | (PCIN>>17)+A2*B2   | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top              | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top              | (PCIN>>17)+A2*B2   | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top              | A2*B2              | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top              | (PCIN>>17)+A2*B2   | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top              | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top              | (PCIN>>17)+A2*B2   | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_3/out_y_reg[10]' (FDC) to 'graphiti_0/I_3/out_y_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\graphiti_0/I_3/out_y_reg[11] )
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/sr_reg[0][10]' (FDC) to 'graphiti_0/I_3/out_y_reg[11]'
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/sr_reg[0][11]' (FDC) to 'graphiti_0/I_3/out_y_reg[11]'
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/sr_reg[1][10]' (FDC) to 'graphiti_0/I_6/sr_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/sr_reg[2][10]' (FDC) to 'graphiti_0/I_6/sr_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/sr_reg[3][10]' (FDC) to 'graphiti_0/I_6/sr_reg[3][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\graphiti_0/I_1/ctr90_48_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\graphiti_0/I_1/ctr_48_reg[0] )
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/sr_reg[4][10]' (FDC) to 'graphiti_0/I_6/sr_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/sr_reg[5][10]' (FDC) to 'graphiti_0/I_6/sr_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/sr_reg[6][10]' (FDC) to 'graphiti_0/I_6/sr_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/output_reg[10]' (FDC) to 'graphiti_0/I_6/output_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\graphiti_0/I_3/out_y_reg[11] )
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/sr_reg[1][11]' (FDC) to 'graphiti_0/I_3/out_y_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\graphiti_0/I_3/out_y_reg[11] )
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/sr_reg[2][11]' (FDC) to 'graphiti_0/I_3/out_y_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\graphiti_0/I_3/out_y_reg[11] )
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/sr_reg[3][11]' (FDC) to 'graphiti_0/I_3/out_y_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\graphiti_0/I_3/out_y_reg[11] )
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/sr_reg[4][11]' (FDC) to 'graphiti_0/I_3/out_y_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\graphiti_0/I_3/out_y_reg[11] )
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/sr_reg[5][11]' (FDC) to 'graphiti_0/I_3/out_y_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\graphiti_0/I_3/out_y_reg[11] )
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/sr_reg[6][11]' (FDC) to 'graphiti_0/I_3/out_y_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\graphiti_0/I_3/out_y_reg[11] )
INFO: [Synth 8-3886] merging instance 'graphiti_0/I_6/output_reg[11]' (FDC) to 'graphiti_0/I_3/out_y_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\graphiti_0/I_3/out_y_reg[11] )
WARNING: [Synth 8-3332] Sequential element (en_sync_reg) is unused and will be removed from module paltimer.
WARNING: [Synth 8-3332] Sequential element (en_schwarz_reg) is unused and will be removed from module paltimer.
WARNING: [Synth 8-3332] Sequential element (en_vertbr_reg) is unused and will be removed from module paltimer.
WARNING: [Synth 8-3332] Sequential element (en_verteq_reg) is unused and will be removed from module paltimer.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_1/ctr90_48_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_1/ctr_48_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_2/abschnittu_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_1/abschnittu_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_y_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/sr_reg[1][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/sr_reg[2][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/sr_reg[3][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/sr_reg[4][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/sr_reg[5][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/sr_reg[6][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/output_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (fixed_point_sqrt_0/n_reg[0][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_y_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/sr_reg[0][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/sr_reg[0][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/sr_reg[1][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/sr_reg[2][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/sr_reg[3][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/sr_reg[4][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/sr_reg[5][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/sr_reg[6][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_6/output_reg[11]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1309.516 ; gain = 424.438 ; free physical = 2175 ; free virtual = 28762
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1309.516 ; gain = 424.438 ; free physical = 2175 ; free virtual = 28762

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1309.516 ; gain = 424.438 ; free physical = 2175 ; free virtual = 28762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_0/i_sync_c_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_v_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_v_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_v_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_v_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_v_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_v_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_v_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_v_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_v_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_v_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_v_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_v_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_u_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_u_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_u_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_u_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_u_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_u_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_u_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_u_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_u_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_u_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_u_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graphiti_0/I_3/out_u_reg[0]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'i_4736' (FDC) to 'i_4749'
WARNING: [Synth 8-3332] Sequential element (i_4736) is unused and will be removed from module top.
INFO: [Synth 8-4480] The timing for the instance graphiti_0/I_2/adr_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance graphiti_0/I_2/adr_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1309.516 ; gain = 424.438 ; free physical = 2175 ; free virtual = 28762
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1309.516 ; gain = 424.438 ; free physical = 2175 ; free virtual = 28762

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1309.516 ; gain = 424.438 ; free physical = 2175 ; free virtual = 28762
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1309.516 ; gain = 424.438 ; free physical = 2173 ; free virtual = 28760
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1309.516 ; gain = 424.438 ; free physical = 2173 ; free virtual = 28760
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1309.516 ; gain = 424.438 ; free physical = 2173 ; free virtual = 28760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | graphiti_0/I_6/output_reg[9] | 9      | 10    | YES          | NO                 | YES               | 10     | 0       | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |hight         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |hight    |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |   513|
|4     |DSP48E1  |    43|
|5     |LUT1     |   663|
|6     |LUT2     |   957|
|7     |LUT3     |   959|
|8     |LUT4     |   128|
|9     |LUT5     |   317|
|10    |LUT6     |   615|
|11    |MUXF7    |    90|
|12    |RAMB18E1 |     1|
|13    |SRL16E   |    10|
|14    |XORCY    |     1|
|15    |FDCE     |   631|
|16    |FDPE     |    19|
|17    |FDRE     |   293|
|18    |FDSE     |     3|
|19    |IBUF     |    38|
|20    |OBUF     |     8|
|21    |OBUFT    |     8|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  5364|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1309.516 ; gain = 424.438 ; free physical = 2173 ; free virtual = 28760
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 119 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1309.516 ; gain = 334.297 ; free physical = 2173 ; free virtual = 28760
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1309.523 ; gain = 424.445 ; free physical = 2173 ; free virtual = 28760
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 596 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'hight' instantiated as 'hight_0' [/home/sean/vivado_workspace/hight_hd/Sources/hdl/top.v:57]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 120 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1439.387 ; gain = 477.754 ; free physical = 2009 ; free virtual = 28600
