[2025-03-03 03:34:01,841][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2025-03-03 03:34:01,841][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2025-03-03 03:34:01,888][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2025-03-03 03:34:01,895][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2025-03-03 03:34:01,896][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2025-03-03 03:34:01,896][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2025-03-03 03:34:01,896][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2025-03-03 03:34:01,896][toolflow.py:983][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2025-03-03 03:34:01,896][toolflow.py:984][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source']
[2025-03-03 03:34:01,896][toolflow.py:985][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output
[2025-03-03 03:34:01,896][toolflow.py:986][xml2vhdl][INFO][MainThread]:   Output directory: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output
[2025-03-03 03:34:01,896][toolflow.py:987][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2025-03-03 03:34:01,896][toolflow.py:988][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2025-03-03 03:34:01,897][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,897][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2025-03-03 03:34:01,897][xml2vhdl.py:119][__init__][INFO][MainThread]: 	pol11
[2025-03-03 03:34:01,897][xml2vhdl.py:119][__init__][INFO][MainThread]: 	four_bit_reorder_map1
[2025-03-03 03:34:01,897][xml2vhdl.py:119][__init__][INFO][MainThread]: 	sw_reg
[2025-03-03 03:34:01,897][xml2vhdl.py:119][__init__][INFO][MainThread]: 	pol00
[2025-03-03 03:34:01,897][xml2vhdl.py:119][__init__][INFO][MainThread]: 	four_bit_quant_coeffs
[2025-03-03 03:34:01,897][xml2vhdl.py:119][__init__][INFO][MainThread]: 	pol01r
[2025-03-03 03:34:01,897][xml2vhdl.py:119][__init__][INFO][MainThread]: 	tvg16bit_data
[2025-03-03 03:34:01,897][xml2vhdl.py:119][__init__][INFO][MainThread]: 	pol01i
[2025-03-03 03:34:01,897][xml2vhdl.py:119][__init__][INFO][MainThread]: 	ss_adc_bram
[2025-03-03 03:34:01,897][xml2vhdl.py:119][__init__][INFO][MainThread]: 	axi4lite_top
[2025-03-03 03:34:01,897][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol11_memory_map.xml
[2025-03-03 03:34:01,898][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-03 03:34:01,898][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-03 03:34:01,898][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-03 03:34:01,898][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-03 03:34:01,898][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,898][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol11_memory_map.xml"
[2025-03-03 03:34:01,898][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-03 03:34:01,898][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-03 03:34:01,898][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-03 03:34:01,898][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-03 03:34:01,898][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-03 03:34:01,898][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-03 03:34:01,898][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-03 03:34:01,898][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-03 03:34:01,898][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-03 03:34:01,898][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-03 03:34:01,898][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-03 03:34:01,899][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-03 03:34:01,899][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-03 03:34:01,899][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,899][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-03 03:34:01,899][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,899][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,899][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-03 03:34:01,899][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,899][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-03 03:34:01,899][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,899][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-03 03:34:01,899][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-03 03:34:01,899][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-03 03:34:01,899][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-03 03:34:01,899][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-03 03:34:01,900][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/pol11_memory_map_output.xml
[2025-03-03 03:34:01,900][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11_pkg.vhd
[2025-03-03 03:34:01,901][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11.vhd
[2025-03-03 03:34:01,901][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11_muxdemux.vhd
[2025-03-03 03:34:01,901][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol11_dp_ram.vhd
[2025-03-03 03:34:01,901][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-03 03:34:01,901][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-03 03:34:01,901][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,901][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/four_bit_reorder_map1_memory_map.xml
[2025-03-03 03:34:01,901][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-03 03:34:01,901][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-03 03:34:01,901][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-03 03:34:01,902][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-03 03:34:01,902][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,902][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/four_bit_reorder_map1_memory_map.xml"
[2025-03-03 03:34:01,902][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-03 03:34:01,902][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-03 03:34:01,902][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-03 03:34:01,902][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-03 03:34:01,902][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-03 03:34:01,902][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-03 03:34:01,902][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-03 03:34:01,902][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-03 03:34:01,902][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-03 03:34:01,902][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-03 03:34:01,902][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-03 03:34:01,902][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-03 03:34:01,902][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-03 03:34:01,902][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,902][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-03 03:34:01,903][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,903][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,903][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-03 03:34:01,903][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,903][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-03 03:34:01,903][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,903][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-03 03:34:01,903][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-03 03:34:01,903][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-03 03:34:01,903][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-03 03:34:01,903][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-03 03:34:01,903][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/four_bit_reorder_map1_memory_map_output.xml
[2025-03-03 03:34:01,904][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1_pkg.vhd
[2025-03-03 03:34:01,904][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1.vhd
[2025-03-03 03:34:01,904][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1_muxdemux.vhd
[2025-03-03 03:34:01,904][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_reorder_map1_dp_ram.vhd
[2025-03-03 03:34:01,904][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-03 03:34:01,904][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-03 03:34:01,905][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,905][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/sw_reg_memory_map.xml
[2025-03-03 03:34:01,905][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-03 03:34:01,905][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-03 03:34:01,905][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-03 03:34:01,905][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-03 03:34:01,905][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,905][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/sw_reg_memory_map.xml"
[2025-03-03 03:34:01,905][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-03 03:34:01,905][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 21
[2025-03-03 03:34:01,905][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-03 03:34:01,905][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-03 03:34:01,905][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-03 03:34:01,905][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-03 03:34:01,906][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-03 03:34:01,906][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-03 03:34:01,906][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-03 03:34:01,906][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-03 03:34:01,906][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-03 03:34:01,906][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 20
[2025-03-03 03:34:01,906][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-03 03:34:01,907][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,907][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-03 03:34:01,907][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,908][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,908][slave.py:108][dec_route_add][DEBUG][MainThread]: 20
[2025-03-03 03:34:01,908][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2025-03-03 03:34:01,908][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,908][slave.py:111][dec_route_add][DEBUG][MainThread]: 20
[2025-03-03 03:34:01,909][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,909][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,909][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-03 03:34:01,909][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,909][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-03 03:34:01,909][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2025-03-03 03:34:01,909][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,909][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2025-03-03 03:34:01,909][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2025-03-03 03:34:01,909][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2025-03-03 03:34:01,910][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2025-03-03 03:34:01,910][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-03 03:34:01,910][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2025-03-03 03:34:01,910][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,910][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,910][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,910][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,910][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,910][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,911][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,911][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-03 03:34:01,911][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,911][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-03 03:34:01,911][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2025-03-03 03:34:01,911][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-03 03:34:01,911][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2025-03-03 03:34:01,911][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-03 03:34:01,911][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2025-03-03 03:34:01,911][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,911][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2025-03-03 03:34:01,911][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,911][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,911][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2025-03-03 03:34:01,911][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-03 03:34:01,911][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2025-03-03 03:34:01,911][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,911][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2025-03-03 03:34:01,911][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,911][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,911][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2025-03-03 03:34:01,911][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,911][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v0
[2025-03-03 03:34:01,911][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,911][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,911][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,911][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,911][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,911][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,911][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v1
[2025-03-03 03:34:01,911][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,911][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,911][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,911][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,911][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,912][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_3v0': [], '-1v0_6v1_3v1': [], '-1v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,912][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_3v0': [], '-1v0_6v1_3v1': [], '-1v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-03 03:34:01,913][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-03 03:34:01,913][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-03 03:34:01,913][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-03 03:34:01,913][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-03 03:34:01,913][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,913][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v0
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,913][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v1
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-03 03:34:01,913][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2025-03-03 03:34:01,913][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,913][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,913][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,913][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,913][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-03 03:34:01,913][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2025-03-03 03:34:01,913][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,913][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,913][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,913][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,913][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-03 03:34:01,913][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2025-03-03 03:34:01,913][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,913][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,913][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,913][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,913][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-03 03:34:01,913][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2025-03-03 03:34:01,913][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,913][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,913][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,913][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,913][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,913][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v0_2v0
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,913][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v0_2v1
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,913][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v1_2v0
[2025-03-03 03:34:01,913][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,914][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v1_2v1
[2025-03-03 03:34:01,914][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_3v0': [], '-1v0_6v1_3v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,914][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_3v0': [], '-1v0_6v1_3v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v0
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v1
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v0_2v0
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v0_2v1
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v1_2v0
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v1_2v1
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0
[2025-03-03 03:34:01,915][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,915][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,915][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,915][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,915][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,915][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1
[2025-03-03 03:34:01,915][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,915][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,915][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,915][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,915][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,915][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,916][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0
[2025-03-03 03:34:01,916][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,916][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,916][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,916][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,916][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,916][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,916][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1
[2025-03-03 03:34:01,916][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,916][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,916][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,916][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,916][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,916][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,916][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0
[2025-03-03 03:34:01,916][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,916][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,916][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,916][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,916][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,916][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,916][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1
[2025-03-03 03:34:01,916][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,916][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,916][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,916][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,916][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,916][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,916][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0
[2025-03-03 03:34:01,916][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,916][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,916][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,916][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,916][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,916][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,916][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1
[2025-03-03 03:34:01,916][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,916][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,916][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,916][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,916][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,917][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_3v0': [], '-1v0_6v1_3v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,917][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_3v0': [], '-1v0_6v1_3v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,917][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-03 03:34:01,917][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,917][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-03 03:34:01,917][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2025-03-03 03:34:01,917][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-03 03:34:01,917][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v0
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v1
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v0_2v0
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v0_2v1
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v1_2v0
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_3v1_2v1
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0_2v0
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0_2v1
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,918][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1_2v0
[2025-03-03 03:34:01,918][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,919][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1_2v1
[2025-03-03 03:34:01,919][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,919][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0_2v0
[2025-03-03 03:34:01,919][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,919][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0_2v1
[2025-03-03 03:34:01,919][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,919][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1_2v0
[2025-03-03 03:34:01,919][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,919][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1_2v1
[2025-03-03 03:34:01,919][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,919][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0_2v0
[2025-03-03 03:34:01,919][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,919][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0_2v1
[2025-03-03 03:34:01,919][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,919][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1_2v0
[2025-03-03 03:34:01,919][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,919][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1_2v1
[2025-03-03 03:34:01,919][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,919][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0_2v0
[2025-03-03 03:34:01,919][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,919][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0_2v1
[2025-03-03 03:34:01,919][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,919][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1_2v0
[2025-03-03 03:34:01,919][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-03 03:34:01,919][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1_2v1
[2025-03-03 03:34:01,920][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_3v0': [], '-1v0_6v1_3v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,920][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-03 03:34:01,920][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,920][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-03 03:34:01,920][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,920][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,920][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,920][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2025-03-03 03:34:01,920][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,920][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,920][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,920][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2025-03-03 03:34:01,920][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,920][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,920][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,920][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2025-03-03 03:34:01,920][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,920][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,920][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,920][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2025-03-03 03:34:01,920][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,920][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,920][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,920][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2025-03-03 03:34:01,920][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,920][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,920][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,921][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2025-03-03 03:34:01,921][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,921][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,921][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,921][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2025-03-03 03:34:01,921][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,921][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,921][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,921][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2025-03-03 03:34:01,921][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,921][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,921][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,921][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2025-03-03 03:34:01,921][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,921][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,921][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,921][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2025-03-03 03:34:01,921][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,921][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,921][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,921][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2025-03-03 03:34:01,921][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,921][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,921][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,921][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2025-03-03 03:34:01,921][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,921][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,921][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,921][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2025-03-03 03:34:01,921][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,921][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,921][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,921][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2025-03-03 03:34:01,921][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,921][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,921][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,921][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2025-03-03 03:34:01,921][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,921][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x4c
[2025-03-03 03:34:01,921][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,921][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2025-03-03 03:34:01,921][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,921][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x4c
[2025-03-03 03:34:01,921][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,921][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2025-03-03 03:34:01,921][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,921][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x4c
[2025-03-03 03:34:01,921][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,921][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2025-03-03 03:34:01,921][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,921][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x4c
[2025-03-03 03:34:01,921][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,921][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2025-03-03 03:34:01,921][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,921][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-03 03:34:01,921][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-03 03:34:01,922][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-03 03:34:01,922][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 8
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 12
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 16
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 20
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 24
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 28
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 32
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 36
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 40
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 44
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 48
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 52
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 56
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 60
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 64
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 68
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 72
[2025-03-03 03:34:01,922][slave.py:476][get_size][DEBUG][MainThread]: 76
[2025-03-03 03:34:01,923][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2025-03-03 03:34:01,924][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2025-03-03 03:34:01,930][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2025-03-03 03:34:01,931][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2025-03-03 03:34:01,931][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-03 03:34:01,931][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,931][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol00_memory_map.xml
[2025-03-03 03:34:01,931][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-03 03:34:01,931][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-03 03:34:01,931][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-03 03:34:01,931][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-03 03:34:01,931][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,931][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol00_memory_map.xml"
[2025-03-03 03:34:01,931][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-03 03:34:01,931][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-03 03:34:01,931][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-03 03:34:01,932][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-03 03:34:01,932][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-03 03:34:01,932][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-03 03:34:01,932][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-03 03:34:01,932][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-03 03:34:01,932][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-03 03:34:01,932][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-03 03:34:01,932][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-03 03:34:01,932][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-03 03:34:01,932][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-03 03:34:01,932][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,932][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-03 03:34:01,932][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,932][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,932][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-03 03:34:01,932][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,932][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-03 03:34:01,932][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,932][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-03 03:34:01,932][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-03 03:34:01,933][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-03 03:34:01,933][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-03 03:34:01,933][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-03 03:34:01,933][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/pol00_memory_map_output.xml
[2025-03-03 03:34:01,933][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00_pkg.vhd
[2025-03-03 03:34:01,933][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00.vhd
[2025-03-03 03:34:01,934][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00_muxdemux.vhd
[2025-03-03 03:34:01,934][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol00_dp_ram.vhd
[2025-03-03 03:34:01,934][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-03 03:34:01,934][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-03 03:34:01,934][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,934][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/four_bit_quant_coeffs_memory_map.xml
[2025-03-03 03:34:01,934][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-03 03:34:01,934][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-03 03:34:01,934][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-03 03:34:01,934][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-03 03:34:01,934][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,934][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/four_bit_quant_coeffs_memory_map.xml"
[2025-03-03 03:34:01,935][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-03 03:34:01,935][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-03 03:34:01,935][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-03 03:34:01,935][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-03 03:34:01,935][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-03 03:34:01,935][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-03 03:34:01,935][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-03 03:34:01,935][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-03 03:34:01,935][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-03 03:34:01,935][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-03 03:34:01,935][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-03 03:34:01,935][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-03 03:34:01,935][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-03 03:34:01,935][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,935][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-03 03:34:01,935][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,935][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,935][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-03 03:34:01,935][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,935][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-03 03:34:01,936][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,936][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-03 03:34:01,936][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-03 03:34:01,936][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-03 03:34:01,936][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-03 03:34:01,936][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-03 03:34:01,936][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/four_bit_quant_coeffs_memory_map_output.xml
[2025-03-03 03:34:01,936][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pkg.vhd
[2025-03-03 03:34:01,937][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs.vhd
[2025-03-03 03:34:01,937][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_muxdemux.vhd
[2025-03-03 03:34:01,937][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_quant_coeffs_dp_ram.vhd
[2025-03-03 03:34:01,937][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-03 03:34:01,937][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-03 03:34:01,937][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,937][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol01r_memory_map.xml
[2025-03-03 03:34:01,937][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-03 03:34:01,937][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-03 03:34:01,937][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-03 03:34:01,937][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-03 03:34:01,937][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,938][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol01r_memory_map.xml"
[2025-03-03 03:34:01,938][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-03 03:34:01,938][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-03 03:34:01,938][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-03 03:34:01,938][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-03 03:34:01,938][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-03 03:34:01,938][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-03 03:34:01,938][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-03 03:34:01,938][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-03 03:34:01,938][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-03 03:34:01,938][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-03 03:34:01,938][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-03 03:34:01,938][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-03 03:34:01,938][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-03 03:34:01,938][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,938][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-03 03:34:01,938][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,939][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,939][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-03 03:34:01,939][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,939][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-03 03:34:01,939][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,939][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-03 03:34:01,939][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-03 03:34:01,939][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-03 03:34:01,939][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-03 03:34:01,939][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-03 03:34:01,939][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/pol01r_memory_map_output.xml
[2025-03-03 03:34:01,939][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r_pkg.vhd
[2025-03-03 03:34:01,940][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r.vhd
[2025-03-03 03:34:01,940][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r_muxdemux.vhd
[2025-03-03 03:34:01,940][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol01r_dp_ram.vhd
[2025-03-03 03:34:01,940][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-03 03:34:01,940][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-03 03:34:01,940][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,940][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/tvg16bit_data_memory_map.xml
[2025-03-03 03:34:01,940][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-03 03:34:01,940][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-03 03:34:01,940][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-03 03:34:01,940][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-03 03:34:01,941][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,941][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/tvg16bit_data_memory_map.xml"
[2025-03-03 03:34:01,941][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-03 03:34:01,941][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-03 03:34:01,941][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-03 03:34:01,941][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-03 03:34:01,941][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-03 03:34:01,941][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-03 03:34:01,941][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-03 03:34:01,941][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-03 03:34:01,941][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-03 03:34:01,941][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-03 03:34:01,941][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-03 03:34:01,941][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-03 03:34:01,941][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-03 03:34:01,941][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,941][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-03 03:34:01,941][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,942][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,942][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-03 03:34:01,942][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,942][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-03 03:34:01,942][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,942][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-03 03:34:01,942][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-03 03:34:01,942][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-03 03:34:01,942][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-03 03:34:01,942][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-03 03:34:01,942][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/tvg16bit_data_memory_map_output.xml
[2025-03-03 03:34:01,942][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data_pkg.vhd
[2025-03-03 03:34:01,943][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data.vhd
[2025-03-03 03:34:01,943][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data_muxdemux.vhd
[2025-03-03 03:34:01,943][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_tvg16bit_data_dp_ram.vhd
[2025-03-03 03:34:01,943][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-03 03:34:01,943][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-03 03:34:01,943][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,943][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol01i_memory_map.xml
[2025-03-03 03:34:01,943][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-03 03:34:01,943][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-03 03:34:01,944][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-03 03:34:01,944][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-03 03:34:01,944][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,944][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol01i_memory_map.xml"
[2025-03-03 03:34:01,944][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-03 03:34:01,944][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-03 03:34:01,944][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-03 03:34:01,944][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-03 03:34:01,944][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-03 03:34:01,944][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-03 03:34:01,944][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-03 03:34:01,944][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-03 03:34:01,944][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-03 03:34:01,944][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-03 03:34:01,944][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-03 03:34:01,944][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-03 03:34:01,944][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-03 03:34:01,945][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,945][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-03 03:34:01,945][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,945][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,945][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-03 03:34:01,945][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,945][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-03 03:34:01,945][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,945][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-03 03:34:01,945][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-03 03:34:01,945][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-03 03:34:01,945][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-03 03:34:01,945][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-03 03:34:01,945][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/pol01i_memory_map_output.xml
[2025-03-03 03:34:01,945][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i_pkg.vhd
[2025-03-03 03:34:01,946][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i.vhd
[2025-03-03 03:34:01,946][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i_muxdemux.vhd
[2025-03-03 03:34:01,946][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol01i_dp_ram.vhd
[2025-03-03 03:34:01,946][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-03 03:34:01,946][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-03 03:34:01,946][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,946][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/ss_adc_bram_memory_map.xml
[2025-03-03 03:34:01,947][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-03 03:34:01,947][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-03 03:34:01,947][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-03 03:34:01,947][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-03 03:34:01,947][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,947][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/ss_adc_bram_memory_map.xml"
[2025-03-03 03:34:01,947][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-03 03:34:01,947][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-03 03:34:01,947][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-03 03:34:01,947][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-03 03:34:01,947][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-03 03:34:01,947][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-03 03:34:01,947][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-03 03:34:01,947][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-03 03:34:01,947][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-03 03:34:01,947][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-03 03:34:01,947][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-03 03:34:01,947][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-03 03:34:01,948][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-03 03:34:01,948][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,948][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-03 03:34:01,948][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,948][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,948][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-03 03:34:01,948][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,948][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-03 03:34:01,948][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,948][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-03 03:34:01,948][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-03 03:34:01,948][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-03 03:34:01,948][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-03 03:34:01,948][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-03 03:34:01,948][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/ss_adc_bram_memory_map_output.xml
[2025-03-03 03:34:01,949][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram_pkg.vhd
[2025-03-03 03:34:01,949][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram.vhd
[2025-03-03 03:34:01,949][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram_muxdemux.vhd
[2025-03-03 03:34:01,949][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_ss_adc_bram_dp_ram.vhd
[2025-03-03 03:34:01,949][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-03 03:34:01,949][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-03 03:34:01,949][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,949][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2025-03-03 03:34:01,950][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,950][xml2ic.py:469][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2025-03-03 03:34:01,950][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2025-03-03 03:34:01,950][xml2ic.py:474][__init__][INFO][MainThread]: 	/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output
[2025-03-03 03:34:01,956][xml2ic.py:668][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/axi4lite_top_ic_memory_map
[2025-03-03 03:34:01,956][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2025-03-03 03:34:01,956][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.four_bit_quant_coeffs
[2025-03-03 03:34:01,956][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.four_bit_quant_coeffs.four_bit_quant_coeffs
[2025-03-03 03:34:01,956][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.four_bit_reorder_map1
[2025-03-03 03:34:01,956][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1
[2025-03-03 03:34:01,956][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol00
[2025-03-03 03:34:01,956][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol00.pol00
[2025-03-03 03:34:01,956][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol01i
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol01i.pol01i
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol01r
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol01r.pol01r
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol11
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol11.pol11
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.ss_adc_bram
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.ss_adc_bram.ss_adc_bram
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.acc_cnt
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.acc_len
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.cnt_rst
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_prt
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.fft_of_count
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.four_bit_quant_clip_count
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe_en
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe_rst
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pack_rst
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.packetiser_bytes_per_spectrum
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.packetiser_spectra_per_packet
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pfb_fft_shift
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.ss_adc_ctrl
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.ss_adc_status
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.sync
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.sync_adc
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.sync_cnt
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tvg16bit_enable
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_of_cnt
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tvg16bit_data
[2025-03-03 03:34:01,957][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tvg16bit_data.tvg16bit_data
[2025-03-03 03:34:01,957][xml2ic.py:680][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/axi4lite_top_ic_memory_map
[2025-03-03 03:34:01,957][xml2ic.py:686][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2025-03-03 03:34:01,957][xml2ic.py:411][get_decoder_mask][INFO][MainThread]: Addresses are: 9
[2025-03-03 03:34:01,958][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-03 03:34:01,958][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-03 03:34:01,958][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2025-03-03 03:34:01,958][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,958][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,958][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 9
[2025-03-03 03:34:01,958][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,958][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 5
[2025-03-03 03:34:01,958][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 9
[2025-03-03 03:34:01,958][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,959][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,959][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2025-03-03 03:34:01,959][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,959][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-03 03:34:01,959][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0
[2025-03-03 03:34:01,959][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_16v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,959][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,959][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,959][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,959][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2025-03-03 03:34:01,959][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-03 03:34:01,959][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1
[2025-03-03 03:34:01,959][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_16v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,959][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 5
[2025-03-03 03:34:01,959][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 3
[2025-03-03 03:34:01,959][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,959][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 5
[2025-03-03 03:34:01,959][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_16v0': [], '-1v0_16v1': [], '-1v0_16v0_15v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,959][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_16v0': [], '-1v0_16v1': [], '-1v0_16v0_15v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,959][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2025-03-03 03:34:01,959][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,959][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-03 03:34:01,960][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0
[2025-03-03 03:34:01,960][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-03 03:34:01,960][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1
[2025-03-03 03:34:01,960][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-03 03:34:01,960][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0_15v0
[2025-03-03 03:34:01,960][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_16v0_15v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,960][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,960][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,960][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,960][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,960][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-03 03:34:01,960][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0_15v1
[2025-03-03 03:34:01,960][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_16v0_15v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,960][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,960][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,960][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,960][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,960][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-03 03:34:01,960][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v0
[2025-03-03 03:34:01,960][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_16v1_15v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,960][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2025-03-03 03:34:01,960][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,960][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,960][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2025-03-03 03:34:01,960][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-03 03:34:01,960][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v1
[2025-03-03 03:34:01,960][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_16v1_15v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,960][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,960][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,960][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,960][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,960][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_16v0': [], '-1v0_16v1': [], '-1v0_16v0_15v0': [], '-1v0_16v0_15v1': [], '-1v0_16v1_15v0': [], '-1v0_16v1_15v1': [], '-1v0_16v0_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v0_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v1_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v1_12v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,961][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_16v0': [], '-1v0_16v1': [], '-1v0_16v0_15v0': [], '-1v0_16v0_15v1': [], '-1v0_16v1_15v0': [], '-1v0_16v1_15v1': [], '-1v0_16v0_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v0_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v1_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v1_12v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0_15v0
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0_15v1
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v0
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v1
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0_15v0_14v0
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0_15v0_14v1
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0_15v1_14v0
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0_15v1_14v1
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v0_14v0
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v0_14v1
[2025-03-03 03:34:01,961][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_16v1_15v0_14v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-03 03:34:01,961][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,961][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,961][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2025-03-03 03:34:01,961][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  12
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v1_12v0
[2025-03-03 03:34:01,961][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  12
[2025-03-03 03:34:01,961][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v1_12v1
[2025-03-03 03:34:01,962][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_16v0': [], '-1v0_16v1': [], '-1v0_16v0_15v0': [], '-1v0_16v0_15v1': [], '-1v0_16v1_15v0': [], '-1v0_16v1_15v1': [], '-1v0_16v0_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v0_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v1': [], '-1v0_16v1_15v1_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v1_12v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v1_13v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v1_13v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,962][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_16v0': [], '-1v0_16v1': [], '-1v0_16v0_15v0': [], '-1v0_16v0_15v1': [], '-1v0_16v1_15v0': [], '-1v0_16v1_15v1': [], '-1v0_16v0_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v0_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v1': [], '-1v0_16v1_15v1_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v1_12v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v1_13v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v1_13v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,962][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2025-03-03 03:34:01,962][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-03 03:34:01,962][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-03 03:34:01,962][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0
[2025-03-03 03:34:01,962][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-03 03:34:01,962][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1
[2025-03-03 03:34:01,962][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-03 03:34:01,962][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0_15v0
[2025-03-03 03:34:01,962][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-03 03:34:01,962][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0_15v1
[2025-03-03 03:34:01,962][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-03 03:34:01,962][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v0
[2025-03-03 03:34:01,962][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-03 03:34:01,962][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v1
[2025-03-03 03:34:01,962][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-03 03:34:01,962][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0_15v0_14v0
[2025-03-03 03:34:01,962][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-03 03:34:01,962][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0_15v0_14v1
[2025-03-03 03:34:01,962][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-03 03:34:01,962][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0_15v1_14v0
[2025-03-03 03:34:01,962][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-03 03:34:01,962][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v0_15v1_14v1
[2025-03-03 03:34:01,962][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-03 03:34:01,962][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v0_14v0
[2025-03-03 03:34:01,962][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-03 03:34:01,963][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v0_14v1
[2025-03-03 03:34:01,963][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  12
[2025-03-03 03:34:01,963][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v1_12v0
[2025-03-03 03:34:01,963][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  12
[2025-03-03 03:34:01,963][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v1_12v1
[2025-03-03 03:34:01,963][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  13
[2025-03-03 03:34:01,963][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v0_14v1_13v0
[2025-03-03 03:34:01,963][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  13
[2025-03-03 03:34:01,963][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_16v1_15v0_14v1_13v1
[2025-03-03 03:34:01,963][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_16v0': [], '-1v0_16v1': [], '-1v0_16v0_15v0': [], '-1v0_16v0_15v1': [], '-1v0_16v1_15v0': [], '-1v0_16v1_15v1': [], '-1v0_16v0_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v0_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v0_15v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v1': [], '-1v0_16v1_15v1_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v1_12v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v1_13v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_16v1_15v0_14v1_13v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-03 03:34:01,963][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-03 03:34:01,963][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,963][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-03 03:34:01,963][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,963][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1c000
[2025-03-03 03:34:01,963][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,963][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	102400
[2025-03-03 03:34:01,963][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,963][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x19000
[2025-03-03 03:34:01,963][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,963][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	16384
[2025-03-03 03:34:01,963][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,963][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1c000
[2025-03-03 03:34:01,963][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,963][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	32768
[2025-03-03 03:34:01,963][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,963][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1c000
[2025-03-03 03:34:01,963][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,963][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	49152
[2025-03-03 03:34:01,963][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,963][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1c000
[2025-03-03 03:34:01,963][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,964][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	65536
[2025-03-03 03:34:01,964][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,964][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1c000
[2025-03-03 03:34:01,964][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,964][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	81920
[2025-03-03 03:34:01,964][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,964][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1e000
[2025-03-03 03:34:01,964][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,964][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	90112
[2025-03-03 03:34:01,964][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,964][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1e000
[2025-03-03 03:34:01,964][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-03 03:34:01,964][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	98304
[2025-03-03 03:34:01,964][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-03 03:34:01,964][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x19000
[2025-03-03 03:34:01,964][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2025-03-03 03:34:01,964][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2025-03-03 03:34:01,964][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2025-03-03 03:34:01,965][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2025-03-03 03:34:01,966][xml2ic.py:853][__init__][INFO][MainThread]: Writing XML output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2025-03-03 03:34:01,966][xml2ic.py:862][__init__][INFO][MainThread]: Generating HTML Tables from: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2025-03-03 03:34:01,966][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.pol00.pol00', '0x50000000', 0, 32, 'rw', 'pol00', 'pol00_pol00', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,966][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.pol01i.pol01i', '0x50004000', 0, 32, 'rw', 'pol01i', 'pol01i_pol01i', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,966][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.pol01r.pol01r', '0x50008000', 0, 32, 'rw', 'pol01r', 'pol01r_pol01r', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,966][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.pol11.pol11', '0x5000C000', 0, 32, 'rw', 'pol11', 'pol11_pol11', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,966][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.ss_adc_bram.ss_adc_bram', '0x50010000', 0, 32, 'rw', 'ss_adc_bram', 'ss_adc_bram_ss_adc_bram', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,966][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.four_bit_quant_coeffs.four_bit_quant_coeffs', '0x50014000', 0, 32, 'rw', 'four_bit_quant_coeffs', 'four_bit_quant_coeffs_four_bit_quant_coeffs', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,966][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tvg16bit_data.tvg16bit_data', '0x50016000', 0, 32, 'rw', 'tvg16bit_data', 'tvg16bit_data_tvg16bit_data', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,966][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1', '0x50018000', 0, 32, 'rw', 'four_bit_reorder_map1', 'four_bit_reorder_map1_four_bit_reorder_map1', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,966][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.acc_cnt', '0x50019000', 0, 32, 'r', 'acc_cnt', 'sw_reg_acc_cnt', '0xffffffff', '0x0', 0]
[2025-03-03 03:34:01,966][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.acc_len', '0x50019004', 0, 32, 'rw', 'acc_len', 'sw_reg_acc_len', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,966][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.cnt_rst', '0x50019008', 0, 32, 'rw', 'cnt_rst', 'sw_reg_cnt_rst', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0x5001900C', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_prt', '0x50019010', 0, 32, 'rw', 'dest_prt', 'sw_reg_dest_prt', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.fft_of_count', '0x50019014', 0, 32, 'r', 'fft_of_count', 'sw_reg_fft_of_count', '0xffffffff', '0x0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.four_bit_quant_clip_count', '0x50019018', 0, 32, 'r', 'four_bit_quant_clip_count', 'sw_reg_four_bit_quant_clip_count', '0xffffffff', '0x0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe_en', '0x5001901C', 0, 32, 'rw', 'gbe_en', 'sw_reg_gbe_en', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe_rst', '0x50019020', 0, 32, 'rw', 'gbe_rst', 'sw_reg_gbe_rst', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pack_rst', '0x50019024', 0, 32, 'rw', 'pack_rst', 'sw_reg_pack_rst', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.packetiser_bytes_per_spectrum', '0x50019028', 0, 32, 'rw', 'packetiser_bytes_per_spectrum', 'sw_reg_packetiser_bytes_per_spectrum', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.packetiser_spectra_per_packet', '0x5001902C', 0, 32, 'rw', 'packetiser_spectra_per_packet', 'sw_reg_packetiser_spectra_per_packet', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pfb_fft_shift', '0x50019030', 0, 32, 'rw', 'pfb_fft_shift', 'sw_reg_pfb_fft_shift', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.ss_adc_ctrl', '0x50019034', 0, 32, 'rw', 'ss_adc_ctrl', 'sw_reg_ss_adc_ctrl', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.ss_adc_status', '0x50019038', 0, 32, 'r', 'ss_adc_status', 'sw_reg_ss_adc_status', '0xffffffff', '0x0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.sync', '0x5001903C', 0, 32, 'rw', 'sync', 'sw_reg_sync', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.sync_adc', '0x50019040', 0, 32, 'rw', 'sync_adc', 'sw_reg_sync_adc', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.sync_cnt', '0x50019044', 0, 32, 'r', 'sync_cnt', 'sw_reg_sync_cnt', '0xffffffff', '0x0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tvg16bit_enable', '0x50019048', 0, 32, 'rw', 'tvg16bit_enable', 'sw_reg_tvg16bit_enable', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_of_cnt', '0x5001904C', 0, 32, 'r', 'tx_of_cnt', 'sw_reg_tx_of_cnt', '0xffffffff', '0x0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.pol00.pol00, Changed from: 
[2025-03-03 03:34:01,967][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.pol00.pol00, Field: pol00
[2025-03-03 03:34:01,967][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.pol01i.pol01i, Changed from: axi4lite_top.pol00.pol00
[2025-03-03 03:34:01,967][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.pol01i.pol01i
[2025-03-03 03:34:01,967][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.pol01i.pol01i
[2025-03-03 03:34:01,967][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.pol01i.pol01i
[2025-03-03 03:34:01,967][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,967][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.pol00.pol00', '0x50000000', 0, 32, 'rw', 'pol00', 'pol00_pol00', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.pol01i.pol01i, Field: pol01i
[2025-03-03 03:34:01,967][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.pol01r.pol01r, Changed from: axi4lite_top.pol01i.pol01i
[2025-03-03 03:34:01,967][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.pol01r.pol01r
[2025-03-03 03:34:01,967][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.pol01r.pol01r
[2025-03-03 03:34:01,967][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.pol01r.pol01r
[2025-03-03 03:34:01,967][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,967][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.pol01i.pol01i', '0x50004000', 0, 32, 'rw', 'pol01i', 'pol01i_pol01i', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.pol01r.pol01r, Field: pol01r
[2025-03-03 03:34:01,967][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.pol11.pol11, Changed from: axi4lite_top.pol01r.pol01r
[2025-03-03 03:34:01,967][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.pol11.pol11
[2025-03-03 03:34:01,967][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.pol11.pol11
[2025-03-03 03:34:01,967][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.pol11.pol11
[2025-03-03 03:34:01,967][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,967][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.pol01r.pol01r', '0x50008000', 0, 32, 'rw', 'pol01r', 'pol01r_pol01r', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.pol11.pol11, Field: pol11
[2025-03-03 03:34:01,967][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.ss_adc_bram.ss_adc_bram, Changed from: axi4lite_top.pol11.pol11
[2025-03-03 03:34:01,967][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.ss_adc_bram.ss_adc_bram
[2025-03-03 03:34:01,967][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.ss_adc_bram.ss_adc_bram
[2025-03-03 03:34:01,967][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.ss_adc_bram.ss_adc_bram
[2025-03-03 03:34:01,967][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,967][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.pol11.pol11', '0x5000C000', 0, 32, 'rw', 'pol11', 'pol11_pol11', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,967][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.ss_adc_bram.ss_adc_bram, Field: ss_adc_bram
[2025-03-03 03:34:01,968][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.four_bit_quant_coeffs.four_bit_quant_coeffs, Changed from: axi4lite_top.ss_adc_bram.ss_adc_bram
[2025-03-03 03:34:01,968][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.four_bit_quant_coeffs.four_bit_quant_coeffs
[2025-03-03 03:34:01,968][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.four_bit_quant_coeffs.four_bit_quant_coeffs
[2025-03-03 03:34:01,968][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.four_bit_quant_coeffs.four_bit_quant_coeffs
[2025-03-03 03:34:01,968][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,968][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.ss_adc_bram.ss_adc_bram', '0x50010000', 0, 32, 'rw', 'ss_adc_bram', 'ss_adc_bram_ss_adc_bram', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,968][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.four_bit_quant_coeffs.four_bit_quant_coeffs, Field: four_bit_quant_coeffs
[2025-03-03 03:34:01,968][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tvg16bit_data.tvg16bit_data, Changed from: axi4lite_top.four_bit_quant_coeffs.four_bit_quant_coeffs
[2025-03-03 03:34:01,968][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tvg16bit_data.tvg16bit_data
[2025-03-03 03:34:01,968][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tvg16bit_data.tvg16bit_data
[2025-03-03 03:34:01,968][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tvg16bit_data.tvg16bit_data
[2025-03-03 03:34:01,968][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,968][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.four_bit_quant_coeffs.four_bit_quant_coeffs', '0x50014000', 0, 32, 'rw', 'four_bit_quant_coeffs', 'four_bit_quant_coeffs_four_bit_quant_coeffs', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,968][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tvg16bit_data.tvg16bit_data, Field: tvg16bit_data
[2025-03-03 03:34:01,968][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1, Changed from: axi4lite_top.tvg16bit_data.tvg16bit_data
[2025-03-03 03:34:01,968][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1
[2025-03-03 03:34:01,968][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1
[2025-03-03 03:34:01,968][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1
[2025-03-03 03:34:01,968][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,968][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tvg16bit_data.tvg16bit_data', '0x50016000', 0, 32, 'rw', 'tvg16bit_data', 'tvg16bit_data_tvg16bit_data', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,968][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1, Field: four_bit_reorder_map1
[2025-03-03 03:34:01,968][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.acc_cnt, Changed from: axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1
[2025-03-03 03:34:01,968][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.acc_cnt
[2025-03-03 03:34:01,968][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.acc_cnt
[2025-03-03 03:34:01,968][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.acc_cnt
[2025-03-03 03:34:01,968][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,968][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1', '0x50018000', 0, 32, 'rw', 'four_bit_reorder_map1', 'four_bit_reorder_map1_four_bit_reorder_map1', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,968][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.acc_cnt, Field: acc_cnt
[2025-03-03 03:34:01,968][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.acc_len, Changed from: axi4lite_top.sw_reg.acc_cnt
[2025-03-03 03:34:01,968][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.acc_len
[2025-03-03 03:34:01,968][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.acc_len
[2025-03-03 03:34:01,968][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.acc_len
[2025-03-03 03:34:01,968][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,968][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.acc_cnt', '0x50019000', 0, 32, 'r', 'acc_cnt', 'sw_reg_acc_cnt', '0xffffffff', '0x0', 0]
[2025-03-03 03:34:01,968][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.acc_len, Field: acc_len
[2025-03-03 03:34:01,968][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.cnt_rst, Changed from: axi4lite_top.sw_reg.acc_len
[2025-03-03 03:34:01,968][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.cnt_rst
[2025-03-03 03:34:01,968][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.cnt_rst
[2025-03-03 03:34:01,968][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.cnt_rst
[2025-03-03 03:34:01,968][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,968][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.acc_len', '0x50019004', 0, 32, 'rw', 'acc_len', 'sw_reg_acc_len', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,968][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.cnt_rst, Field: cnt_rst
[2025-03-03 03:34:01,968][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.sw_reg.cnt_rst
[2025-03-03 03:34:01,969][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2025-03-03 03:34:01,969][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2025-03-03 03:34:01,969][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2025-03-03 03:34:01,969][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,969][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.cnt_rst', '0x50019008', 0, 32, 'rw', 'cnt_rst', 'sw_reg_cnt_rst', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,969][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2025-03-03 03:34:01,969][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_prt, Changed from: axi4lite_top.sw_reg.dest_ip
[2025-03-03 03:34:01,969][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_prt
[2025-03-03 03:34:01,969][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_prt
[2025-03-03 03:34:01,969][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_prt
[2025-03-03 03:34:01,969][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,969][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0x5001900C', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,969][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_prt, Field: dest_prt
[2025-03-03 03:34:01,969][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.fft_of_count, Changed from: axi4lite_top.sw_reg.dest_prt
[2025-03-03 03:34:01,969][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.fft_of_count
[2025-03-03 03:34:01,969][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.fft_of_count
[2025-03-03 03:34:01,969][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.fft_of_count
[2025-03-03 03:34:01,969][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,969][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_prt', '0x50019010', 0, 32, 'rw', 'dest_prt', 'sw_reg_dest_prt', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,969][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.fft_of_count, Field: fft_of_count
[2025-03-03 03:34:01,969][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.four_bit_quant_clip_count, Changed from: axi4lite_top.sw_reg.fft_of_count
[2025-03-03 03:34:01,969][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.four_bit_quant_clip_count
[2025-03-03 03:34:01,969][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.four_bit_quant_clip_count
[2025-03-03 03:34:01,969][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.four_bit_quant_clip_count
[2025-03-03 03:34:01,969][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,969][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.fft_of_count', '0x50019014', 0, 32, 'r', 'fft_of_count', 'sw_reg_fft_of_count', '0xffffffff', '0x0', 0]
[2025-03-03 03:34:01,969][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.four_bit_quant_clip_count, Field: four_bit_quant_clip_count
[2025-03-03 03:34:01,969][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe_en, Changed from: axi4lite_top.sw_reg.four_bit_quant_clip_count
[2025-03-03 03:34:01,969][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe_en
[2025-03-03 03:34:01,969][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe_en
[2025-03-03 03:34:01,969][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe_en
[2025-03-03 03:34:01,969][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,969][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.four_bit_quant_clip_count', '0x50019018', 0, 32, 'r', 'four_bit_quant_clip_count', 'sw_reg_four_bit_quant_clip_count', '0xffffffff', '0x0', 0]
[2025-03-03 03:34:01,969][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe_en, Field: gbe_en
[2025-03-03 03:34:01,969][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe_rst, Changed from: axi4lite_top.sw_reg.gbe_en
[2025-03-03 03:34:01,969][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe_rst
[2025-03-03 03:34:01,969][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe_rst
[2025-03-03 03:34:01,969][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe_rst
[2025-03-03 03:34:01,969][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,969][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe_en', '0x5001901C', 0, 32, 'rw', 'gbe_en', 'sw_reg_gbe_en', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,969][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe_rst, Field: gbe_rst
[2025-03-03 03:34:01,969][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pack_rst, Changed from: axi4lite_top.sw_reg.gbe_rst
[2025-03-03 03:34:01,969][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pack_rst
[2025-03-03 03:34:01,969][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pack_rst
[2025-03-03 03:34:01,969][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pack_rst
[2025-03-03 03:34:01,969][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,969][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe_rst', '0x50019020', 0, 32, 'rw', 'gbe_rst', 'sw_reg_gbe_rst', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,969][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pack_rst, Field: pack_rst
[2025-03-03 03:34:01,969][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.packetiser_bytes_per_spectrum, Changed from: axi4lite_top.sw_reg.pack_rst
[2025-03-03 03:34:01,970][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.packetiser_bytes_per_spectrum
[2025-03-03 03:34:01,970][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.packetiser_bytes_per_spectrum
[2025-03-03 03:34:01,970][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.packetiser_bytes_per_spectrum
[2025-03-03 03:34:01,970][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,970][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pack_rst', '0x50019024', 0, 32, 'rw', 'pack_rst', 'sw_reg_pack_rst', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,970][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.packetiser_bytes_per_spectrum, Field: packetiser_bytes_per_spectrum
[2025-03-03 03:34:01,970][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.packetiser_spectra_per_packet, Changed from: axi4lite_top.sw_reg.packetiser_bytes_per_spectrum
[2025-03-03 03:34:01,970][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.packetiser_spectra_per_packet
[2025-03-03 03:34:01,970][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.packetiser_spectra_per_packet
[2025-03-03 03:34:01,970][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.packetiser_spectra_per_packet
[2025-03-03 03:34:01,970][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,970][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.packetiser_bytes_per_spectrum', '0x50019028', 0, 32, 'rw', 'packetiser_bytes_per_spectrum', 'sw_reg_packetiser_bytes_per_spectrum', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,970][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.packetiser_spectra_per_packet, Field: packetiser_spectra_per_packet
[2025-03-03 03:34:01,970][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pfb_fft_shift, Changed from: axi4lite_top.sw_reg.packetiser_spectra_per_packet
[2025-03-03 03:34:01,970][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pfb_fft_shift
[2025-03-03 03:34:01,970][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pfb_fft_shift
[2025-03-03 03:34:01,970][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pfb_fft_shift
[2025-03-03 03:34:01,970][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,970][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.packetiser_spectra_per_packet', '0x5001902C', 0, 32, 'rw', 'packetiser_spectra_per_packet', 'sw_reg_packetiser_spectra_per_packet', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,970][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pfb_fft_shift, Field: pfb_fft_shift
[2025-03-03 03:34:01,970][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.ss_adc_ctrl, Changed from: axi4lite_top.sw_reg.pfb_fft_shift
[2025-03-03 03:34:01,970][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.ss_adc_ctrl
[2025-03-03 03:34:01,970][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.ss_adc_ctrl
[2025-03-03 03:34:01,970][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.ss_adc_ctrl
[2025-03-03 03:34:01,970][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,970][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pfb_fft_shift', '0x50019030', 0, 32, 'rw', 'pfb_fft_shift', 'sw_reg_pfb_fft_shift', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,970][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.ss_adc_ctrl, Field: ss_adc_ctrl
[2025-03-03 03:34:01,970][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.ss_adc_status, Changed from: axi4lite_top.sw_reg.ss_adc_ctrl
[2025-03-03 03:34:01,970][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.ss_adc_status
[2025-03-03 03:34:01,970][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.ss_adc_status
[2025-03-03 03:34:01,970][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.ss_adc_status
[2025-03-03 03:34:01,970][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,970][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.ss_adc_ctrl', '0x50019034', 0, 32, 'rw', 'ss_adc_ctrl', 'sw_reg_ss_adc_ctrl', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,970][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.ss_adc_status, Field: ss_adc_status
[2025-03-03 03:34:01,970][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.sync, Changed from: axi4lite_top.sw_reg.ss_adc_status
[2025-03-03 03:34:01,970][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.sync
[2025-03-03 03:34:01,970][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.sync
[2025-03-03 03:34:01,970][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.sync
[2025-03-03 03:34:01,970][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,970][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.ss_adc_status', '0x50019038', 0, 32, 'r', 'ss_adc_status', 'sw_reg_ss_adc_status', '0xffffffff', '0x0', 0]
[2025-03-03 03:34:01,970][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.sync, Field: sync
[2025-03-03 03:34:01,970][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.sync_adc, Changed from: axi4lite_top.sw_reg.sync
[2025-03-03 03:34:01,970][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.sync_adc
[2025-03-03 03:34:01,970][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.sync_adc
[2025-03-03 03:34:01,970][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.sync_adc
[2025-03-03 03:34:01,970][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,970][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.sync', '0x5001903C', 0, 32, 'rw', 'sync', 'sw_reg_sync', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,971][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.sync_adc, Field: sync_adc
[2025-03-03 03:34:01,971][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.sync_cnt, Changed from: axi4lite_top.sw_reg.sync_adc
[2025-03-03 03:34:01,971][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.sync_cnt
[2025-03-03 03:34:01,971][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.sync_cnt
[2025-03-03 03:34:01,971][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.sync_cnt
[2025-03-03 03:34:01,971][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,971][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.sync_adc', '0x50019040', 0, 32, 'rw', 'sync_adc', 'sw_reg_sync_adc', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,971][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.sync_cnt, Field: sync_cnt
[2025-03-03 03:34:01,971][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tvg16bit_enable, Changed from: axi4lite_top.sw_reg.sync_cnt
[2025-03-03 03:34:01,971][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tvg16bit_enable
[2025-03-03 03:34:01,971][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tvg16bit_enable
[2025-03-03 03:34:01,971][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tvg16bit_enable
[2025-03-03 03:34:01,971][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,971][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.sync_cnt', '0x50019044', 0, 32, 'r', 'sync_cnt', 'sw_reg_sync_cnt', '0xffffffff', '0x0', 0]
[2025-03-03 03:34:01,971][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tvg16bit_enable, Field: tvg16bit_enable
[2025-03-03 03:34:01,971][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_of_cnt, Changed from: axi4lite_top.sw_reg.tvg16bit_enable
[2025-03-03 03:34:01,971][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_of_cnt
[2025-03-03 03:34:01,971][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_of_cnt
[2025-03-03 03:34:01,971][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_of_cnt
[2025-03-03 03:34:01,971][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,971][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tvg16bit_enable', '0x50019048', 0, 32, 'rw', 'tvg16bit_enable', 'sw_reg_tvg16bit_enable', '0xffffffff', '0', 0]
[2025-03-03 03:34:01,971][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_of_cnt, Field: tx_of_cnt
[2025-03-03 03:34:01,971][xml2htmltable.py:283][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sw_reg.tx_of_cnt
[2025-03-03 03:34:01,971][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-03 03:34:01,971][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_of_cnt', '0x5001904C', 0, 32, 'r', 'tx_of_cnt', 'sw_reg_tx_of_cnt', '0xffffffff', '0x0', 0]
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.pol00.pol00"><tt><a href="#axi4lite_top.pol00.pol00">axi4lite_top.pol00.pol00</a></tt></td>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50000000</tt></td>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,971][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.pol01i.pol01i"><tt><a href="#axi4lite_top.pol01i.pol01i">axi4lite_top.pol01i.pol01i</a></tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50004000</tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.pol01r.pol01r"><tt><a href="#axi4lite_top.pol01r.pol01r">axi4lite_top.pol01r.pol01r</a></tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50008000</tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.pol11.pol11"><tt><a href="#axi4lite_top.pol11.pol11">axi4lite_top.pol11.pol11</a></tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x5000C000</tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.ss_adc_bram.ss_adc_bram"><tt><a href="#axi4lite_top.ss_adc_bram.ss_adc_bram">axi4lite_top.ss_adc_bram.ss_adc_bram</a></tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50010000</tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.four_bit_quant_coeffs.four_bit_quant_coeffs"><tt><a href="#axi4lite_top.four_bit_quant_coeffs.four_bit_quant_coeffs">axi4lite_top.four_bit_quant_coeffs.four_bit_quant_coeffs</a></tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50014000</tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tvg16bit_data.tvg16bit_data"><tt><a href="#axi4lite_top.tvg16bit_data.tvg16bit_data">axi4lite_top.tvg16bit_data.tvg16bit_data</a></tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50016000</tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1"><tt><a href="#axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1">axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1</a></tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50018000</tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.acc_cnt"><tt><a href="#axi4lite_top.sw_reg.acc_cnt">axi4lite_top.sw_reg.acc_cnt</a></tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019000</tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.acc_len"><tt><a href="#axi4lite_top.sw_reg.acc_len">axi4lite_top.sw_reg.acc_len</a></tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019004</tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.cnt_rst"><tt><a href="#axi4lite_top.sw_reg.cnt_rst">axi4lite_top.sw_reg.cnt_rst</a></tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019008</tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x5001900C</tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_prt"><tt><a href="#axi4lite_top.sw_reg.dest_prt">axi4lite_top.sw_reg.dest_prt</a></tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019010</tt></td>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,972][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.fft_of_count"><tt><a href="#axi4lite_top.sw_reg.fft_of_count">axi4lite_top.sw_reg.fft_of_count</a></tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019014</tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.four_bit_quant_clip_count"><tt><a href="#axi4lite_top.sw_reg.four_bit_quant_clip_count">axi4lite_top.sw_reg.four_bit_quant_clip_count</a></tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019018</tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe_en"><tt><a href="#axi4lite_top.sw_reg.gbe_en">axi4lite_top.sw_reg.gbe_en</a></tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x5001901C</tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe_rst"><tt><a href="#axi4lite_top.sw_reg.gbe_rst">axi4lite_top.sw_reg.gbe_rst</a></tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019020</tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pack_rst"><tt><a href="#axi4lite_top.sw_reg.pack_rst">axi4lite_top.sw_reg.pack_rst</a></tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019024</tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.packetiser_bytes_per_spectrum"><tt><a href="#axi4lite_top.sw_reg.packetiser_bytes_per_spectrum">axi4lite_top.sw_reg.packetiser_bytes_per_spectrum</a></tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019028</tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.packetiser_spectra_per_packet"><tt><a href="#axi4lite_top.sw_reg.packetiser_spectra_per_packet">axi4lite_top.sw_reg.packetiser_spectra_per_packet</a></tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x5001902C</tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pfb_fft_shift"><tt><a href="#axi4lite_top.sw_reg.pfb_fft_shift">axi4lite_top.sw_reg.pfb_fft_shift</a></tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019030</tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.ss_adc_ctrl"><tt><a href="#axi4lite_top.sw_reg.ss_adc_ctrl">axi4lite_top.sw_reg.ss_adc_ctrl</a></tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019034</tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.ss_adc_status"><tt><a href="#axi4lite_top.sw_reg.ss_adc_status">axi4lite_top.sw_reg.ss_adc_status</a></tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019038</tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.sync"><tt><a href="#axi4lite_top.sw_reg.sync">axi4lite_top.sw_reg.sync</a></tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x5001903C</tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.sync_adc"><tt><a href="#axi4lite_top.sw_reg.sync_adc">axi4lite_top.sw_reg.sync_adc</a></tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019040</tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.sync_cnt"><tt><a href="#axi4lite_top.sw_reg.sync_cnt">axi4lite_top.sw_reg.sync_cnt</a></tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019044</tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tvg16bit_enable"><tt><a href="#axi4lite_top.sw_reg.tvg16bit_enable">axi4lite_top.sw_reg.tvg16bit_enable</a></tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50019048</tt></td>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,973][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-03 03:34:01,974][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_of_cnt"><tt><a href="#axi4lite_top.sw_reg.tx_of_cnt">axi4lite_top.sw_reg.tx_of_cnt</a></tt></td>
[2025-03-03 03:34:01,974][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x5001904C</tt></td>
[2025-03-03 03:34:01,974][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-03 03:34:01,974][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2025-03-03 03:34:01,974][xml2ic.py:867][__init__][INFO][MainThread]: Generated HTML File: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2025-03-03 03:34:01,974][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2025-03-03 03:34:01,974][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-03 03:34:01,974][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2025-03-03 03:34:01,974][toolflow.py:222][generate_hdl][INFO][MainThread]: instantiating user_ip
[2025-03-03 03:34:01,975][verilog.py:645][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2025-03-03 03:34:01,975][verilog.py:645][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: sparrow_albatros_spec_ip
[2025-03-03 03:34:01,975][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,975][verilog.py:984][add_port][DEBUG][MainThread]:   Port "clk" is new
[2025-03-03 03:34:01,975][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_acc_len_user_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,975][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_acc_len_user_data_out" is new
[2025-03-03 03:34:01,975][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_cnt_rst_user_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,975][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_cnt_rst_user_data_out" is new
[2025-03-03 03:34:01,975][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,975][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_dest_ip_user_data_out" is new
[2025-03-03 03:34:01,975][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_dest_prt_user_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,975][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_dest_prt_user_data_out" is new
[2025-03-03 03:34:01,975][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_quant_coeffs_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,975][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_quant_coeffs_data_out" is new
[2025-03-03 03:34:01,975][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_reorder_map1_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,975][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_reorder_map1_data_out" is new
[2025-03-03 03:34:01,975][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_gbe_en_user_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,975][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_gbe_en_user_data_out" is new
[2025-03-03 03:34:01,975][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_gbe_rst_user_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,975][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_gbe_rst_user_data_out" is new
[2025-03-03 03:34:01,975][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_dbg_data" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,975][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_dbg_data" is new
[2025-03-03 03:34:01,980][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_dbg_dvld" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,980][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_dbg_dvld" is new
[2025-03-03 03:34:01,980][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_badframe" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,980][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_badframe" is new
[2025-03-03 03:34:01,980][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_data" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,980][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_data" is new
[2025-03-03 03:34:01,980][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_dvld" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,980][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_dvld" is new
[2025-03-03 03:34:01,980][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_eof" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,980][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_eof" is new
[2025-03-03 03:34:01,980][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_overrun" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,980][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_overrun" is new
[2025-03-03 03:34:01,980][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_srcip" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,980][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_srcip" is new
[2025-03-03 03:34:01,980][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_srcport" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,980][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_srcport" is new
[2025-03-03 03:34:01,980][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_afull" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,980][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_afull" is new
[2025-03-03 03:34:01,980][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_overflow" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_overflow" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pack_rst_user_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pack_rst_user_data_out" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_packetiser_bytes_per_spectrum_user_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_packetiser_bytes_per_spectrum_user_data_out" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_packetiser_spectra_per_packet_user_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_packetiser_spectra_per_packet_user_data_out" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pfb_fft_shift_user_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pfb_fft_shift_user_data_out" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol00_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol00_data_out" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01i_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01i_data_out" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01r_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01r_data_out" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol11_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol11_data_out" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_data_a_0" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_data_a_0" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_data_a_1" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_data_a_1" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_data_b_0" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_data_b_0" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_data_b_1" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_data_b_1" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_overrange_a_0" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_overrange_a_0" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_overrange_a_1" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_overrange_a_1" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_overrange_b_0" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_overrange_b_0" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_overrange_b_1" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_overrange_b_1" is new
[2025-03-03 03:34:01,981][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_sync_out_0" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,981][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_sync_out_0" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_sync_out_1" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_sync_out_1" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_ss_adc_bram_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_ss_adc_bram_data_out" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_ss_adc_ctrl_user_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_ss_adc_ctrl_user_data_out" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sync_user_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sync_user_data_out" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sync_adc_user_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sync_adc_user_data_out" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg16bit_data_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg16bit_data_data_out" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg16bit_enable_user_data_out" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg16bit_enable_user_data_out" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_acc_cnt_user_data_in" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_acc_cnt_user_data_in" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_fft_of_count_user_data_in" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_fft_of_count_user_data_in" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_quant_clip_count_user_data_in" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_quant_clip_count_user_data_in" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_quant_coeffs_addr" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_quant_coeffs_addr" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_quant_coeffs_data_in" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_quant_coeffs_data_in" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_quant_coeffs_we" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_quant_coeffs_we" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_reorder_map1_addr" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_reorder_map1_addr" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_reorder_map1_data_in" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_reorder_map1_data_in" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_reorder_map1_we" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_reorder_map1_we" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_led0_sync_gateway" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_led0_sync_gateway" is new
[2025-03-03 03:34:01,982][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_led1_new_acc_gateway" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,982][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_led1_new_acc_gateway" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_ack" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_ack" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_rst" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_rst" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_data" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_data" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_destip" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_destip" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_destport" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_destport" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_dvld" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_dvld" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_eof" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_eof" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_rst" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_rst" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol00_addr" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol00_addr" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol00_data_in" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol00_data_in" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol00_we" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol00_we" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01i_addr" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01i_addr" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01i_data_in" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01i_data_in" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01i_we" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01i_we" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01r_addr" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01r_addr" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01r_data_in" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,983][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01r_data_in" is new
[2025-03-03 03:34:01,983][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01r_we" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,984][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01r_we" is new
[2025-03-03 03:34:01,984][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol11_addr" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,984][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol11_addr" is new
[2025-03-03 03:34:01,984][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol11_data_in" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,984][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol11_data_in" is new
[2025-03-03 03:34:01,984][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol11_we" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,984][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol11_we" is new
[2025-03-03 03:34:01,984][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_sync" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,984][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_sync" is new
[2025-03-03 03:34:01,984][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_ss_adc_bram_addr" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,984][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_ss_adc_bram_addr" is new
[2025-03-03 03:34:01,984][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_ss_adc_bram_data_in" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,984][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_ss_adc_bram_data_in" is new
[2025-03-03 03:34:01,984][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_ss_adc_bram_we" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,984][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_ss_adc_bram_we" is new
[2025-03-03 03:34:01,984][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_ss_adc_status_user_data_in" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,984][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_ss_adc_status_user_data_in" is new
[2025-03-03 03:34:01,984][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sync_cnt_user_data_in" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,984][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sync_cnt_user_data_in" is new
[2025-03-03 03:34:01,984][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg16bit_data_addr" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,984][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg16bit_data_addr" is new
[2025-03-03 03:34:01,984][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg16bit_data_data_in" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,984][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg16bit_data_data_in" is new
[2025-03-03 03:34:01,984][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg16bit_data_we" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,984][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg16bit_data_we" is new
[2025-03-03 03:34:01,984][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tx_of_cnt_user_data_in" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,984][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tx_of_cnt_user_data_in" is new
[2025-03-03 03:34:01,984][toolflow.py:224][generate_hdl][INFO][MainThread]: Finalizing top-level design
[2025-03-03 03:34:01,984][toolflow.py:226][generate_hdl][INFO][MainThread]: regenerating top
[2025-03-03 03:34:01,985][toolflow.py:610][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance ads5404_top
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_spi_master
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gpio_simulink2ext
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gpio_simulink2ext
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gbe_udp
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gig_eth_mac
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gig_ethernet_pcs_pma_sgmii
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance sparrow_bd
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_spi_master
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_simulink2ppc_sync
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance axi4lite_ic_wrapper
[2025-03-03 03:34:01,985][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance sparrow_albatros_spec_ip
[2025-03-03 03:34:01,986][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance sys_block
[2025-03-03 03:34:01,986][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance ads5404_top
[2025-03-03 03:34:01,986][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_spi_master
[2025-03-03 03:34:01,986][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (ads5404_spi_controller)
[2025-03-03 03:34:01,986][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,986][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-03 03:34:01,986][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,986][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-03 03:34:01,986][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,986][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-03 03:34:01,986][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,986][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-03 03:34:01,986][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,986][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-03 03:34:01,986][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,986][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-03 03:34:01,986][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,986][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-03 03:34:01,986][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,986][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-03 03:34:01,986][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,986][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-03 03:34:01,986][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,986][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-03 03:34:01,986][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,986][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-03 03:34:01,986][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance wb_spi_master
[2025-03-03 03:34:01,986][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gpio_simulink2ext
[2025-03-03 03:34:01,986][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gpio_simulink2ext
[2025-03-03 03:34:01,986][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gbe_udp
[2025-03-03 03:34:01,986][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (one_gbe)
[2025-03-03 03:34:01,986][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,986][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-03 03:34:01,987][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,987][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-03 03:34:01,987][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,987][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-03 03:34:01,987][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,987][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-03 03:34:01,987][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,987][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-03 03:34:01,987][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,987][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-03 03:34:01,987][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,987][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-03 03:34:01,987][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,987][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-03 03:34:01,987][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,987][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-03 03:34:01,987][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,987][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-03 03:34:01,987][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,987][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-03 03:34:01,987][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance gbe_udp
[2025-03-03 03:34:01,987][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gig_eth_mac
[2025-03-03 03:34:01,987][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gig_ethernet_pcs_pma_sgmii
[2025-03-03 03:34:01,987][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance sparrow_bd
[2025-03-03 03:34:01,987][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_spi_master
[2025-03-03 03:34:01,987][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (sparrow_pll_ctrl)
[2025-03-03 03:34:01,987][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,987][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-03 03:34:01,987][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,987][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-03 03:34:01,987][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,988][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-03 03:34:01,988][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,988][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-03 03:34:01,988][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,988][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-03 03:34:01,988][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,988][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-03 03:34:01,988][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,988][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-03 03:34:01,988][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,988][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-03 03:34:01,988][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,988][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-03 03:34:01,988][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,988][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-03 03:34:01,988][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,988][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-03 03:34:01,988][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance wb_spi_master
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,988][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,989][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,989][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,989][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,989][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,989][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-03 03:34:01,989][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-03 03:34:01,989][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (ads5404_delay_ctrl)
[2025-03-03 03:34:01,989][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,989][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-03 03:34:01,989][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,989][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-03 03:34:01,989][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,989][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-03 03:34:01,989][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,989][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-03 03:34:01,989][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,989][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-03 03:34:01,989][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,989][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-03 03:34:01,989][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,989][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-03 03:34:01,989][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,989][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-03 03:34:01,989][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,989][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-03 03:34:01,989][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,989][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-03 03:34:01,989][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,989][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-03 03:34:01,989][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance wb_register_ppc2simulink_sync
[2025-03-03 03:34:01,989][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-03 03:34:01,989][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (ads5404_delay_val)
[2025-03-03 03:34:01,989][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,989][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-03 03:34:01,989][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,989][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-03 03:34:01,990][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance wb_register_ppc2simulink_sync
[2025-03-03 03:34:01,990][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-03 03:34:01,990][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (ads5404_hardware_rst)
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,990][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-03 03:34:01,990][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-03 03:34:01,991][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-03 03:34:01,991][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-03 03:34:01,991][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-03 03:34:01,991][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance wb_register_ppc2simulink_sync
[2025-03-03 03:34:01,991][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_simulink2ppc_sync
[2025-03-03 03:34:01,991][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (ads5404_pll_lock)
[2025-03-03 03:34:01,991][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-03 03:34:01,991][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-03 03:34:01,991][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-03 03:34:01,991][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-03 03:34:01,991][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-03 03:34:01,991][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-03 03:34:01,991][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-03 03:34:01,991][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-03 03:34:01,991][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-03 03:34:01,991][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-03 03:34:01,991][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,991][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-03 03:34:01,991][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance wb_register_simulink2ppc_sync
[2025-03-03 03:34:01,991][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-03 03:34:01,991][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (sparrow_adc_en)
[2025-03-03 03:34:01,992][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,992][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-03 03:34:01,992][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,992][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-03 03:34:01,992][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,992][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-03 03:34:01,992][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,992][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-03 03:34:01,992][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,992][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-03 03:34:01,992][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,992][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-03 03:34:01,992][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,992][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-03 03:34:01,992][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,992][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-03 03:34:01,992][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,992][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-03 03:34:01,992][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,992][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-03 03:34:01,992][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,992][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-03 03:34:01,992][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance wb_register_ppc2simulink_sync
[2025-03-03 03:34:01,992][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance axi4lite_ic_wrapper
[2025-03-03 03:34:01,992][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance sparrow_albatros_spec_ip
[2025-03-03 03:34:01,992][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance sys_block
[2025-03-03 03:34:01,992][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (sys)
[2025-03-03 03:34:01,992][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,992][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-03 03:34:01,992][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,992][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-03 03:34:01,992][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,992][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-03 03:34:01,993][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,993][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-03 03:34:01,993][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,993][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-03 03:34:01,993][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,993][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-03 03:34:01,993][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,993][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-03 03:34:01,993][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,993][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-03 03:34:01,993][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,993][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-03 03:34:01,993][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,993][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-03 03:34:01,993][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,993][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-03 03:34:01,993][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance sys_block
[2025-03-03 03:34:01,993][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "ADS5404_SPI_WBID0" is new
[2025-03-03 03:34:01,993][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SPARROW_ALBATROS_SPEC_ONE_GBE_WBID0" is new
[2025-03-03 03:34:01,993][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SPARROW_PLL_CTRL_WBSPI_WBID0" is new
[2025-03-03 03:34:01,993][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SPARROW_ADC_ADS5404_DELAY_CTRL_WBID0" is new
[2025-03-03 03:34:01,993][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SPARROW_ADC_ADS5404_DELAY_VAL_WBID0" is new
[2025-03-03 03:34:01,993][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SPARROW_ADC_ADS5404_HARDWARE_RST_WBID0" is new
[2025-03-03 03:34:01,993][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SPARROW_ADC_ADS5404_PLL_LOCK_WBID0" is new
[2025-03-03 03:34:01,993][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SPARROW_SPARROW_ADC_EN_WBID0" is new
[2025-03-03 03:34:01,993][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SYS_BLOCK_INST_WBID0" is new
[2025-03-03 03:34:01,993][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "N_WB_SLAVES" is new
[2025-03-03 03:34:01,993][verilog.py:645][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2025-03-03 03:34:01,993][verilog.py:1000][add_parameter][DEBUG][MainThread]:   Parameter "N_SLAVES" is new
[2025-03-03 03:34:01,993][verilog.py:1000][add_parameter][DEBUG][MainThread]:   Parameter "SLAVE_ADDR" is new
[2025-03-03 03:34:01,993][verilog.py:1000][add_parameter][DEBUG][MainThread]:   Parameter "SLAVE_HIGH" is new
[2025-03-03 03:34:01,993][verilog.py:1000][add_parameter][DEBUG][MainThread]:   Parameter "TIMEOUT" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wb_clk_i" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wb_rst_i" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_cyc_i" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_cyc_i" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_stb_i" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_stb_i" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_we_i" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_we_i" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_sel_i" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_sel_i" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_adr_i" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_adr_i" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_dat_i" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_dat_i" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_dat_o" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_dat_o" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_ack_o" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_ack_o" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_err_o" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_err_o" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_cyc_o" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_cyc_o" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_stb_o" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_stb_o" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_we_o" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_we_o" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_sel_o" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_sel_o" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_adr_o" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_adr_o" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_dat_o" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_dat_o" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_dat_i" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,994][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_dat_i" is new
[2025-03-03 03:34:01,994][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_ack_i" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,995][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_ack_i" is new
[2025-03-03 03:34:01,995][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_err_i" (parent sig: True, parent port: False)
[2025-03-03 03:34:01,995][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_err_i" is new
[2025-03-03 03:34:01,995][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wb_clk_i" already exists
[2025-03-03 03:34:01,995][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SLAVE_ADDR" is new
[2025-03-03 03:34:01,995][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SLAVE_HIGH" is new
[2025-03-03 03:34:01,995][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_sparrow_adc
[2025-03-03 03:34:01,995][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_sync as signal sparrow_albatros_spec_sparrow_adc_sync to top
[2025-03-03 03:34:01,995][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_sync" is new
[2025-03-03 03:34:01,995][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port idelay_clk as signal wb_clk_i to top
[2025-03-03 03:34:01,995][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wb_clk_i" already exists
[2025-03-03 03:34:01,995][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sync_out_0 as signal sparrow_albatros_spec_sparrow_adc_sync_out_0 to top
[2025-03-03 03:34:01,995][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_sync_out_0" is new
[2025-03-03 03:34:01,995][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sync_out_1 as signal sparrow_albatros_spec_sparrow_adc_sync_out_1 to top
[2025-03-03 03:34:01,995][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_sync_out_1" is new
[2025-03-03 03:34:01,995][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovra_0 as signal sparrow_albatros_spec_sparrow_adc_overrange_a_0 to top
[2025-03-03 03:34:01,995][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_overrange_a_0" is new
[2025-03-03 03:34:01,995][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovra_1 as signal sparrow_albatros_spec_sparrow_adc_overrange_a_1 to top
[2025-03-03 03:34:01,995][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_overrange_a_1" is new
[2025-03-03 03:34:01,995][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovrb_0 as signal sparrow_albatros_spec_sparrow_adc_overrange_b_0 to top
[2025-03-03 03:34:01,995][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_overrange_b_0" is new
[2025-03-03 03:34:01,995][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovrb_1 as signal sparrow_albatros_spec_sparrow_adc_overrange_b_1 to top
[2025-03-03 03:34:01,995][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_overrange_b_1" is new
[2025-03-03 03:34:01,995][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port da_0 as signal sparrow_albatros_spec_sparrow_adc_data_a_0 to top
[2025-03-03 03:34:01,995][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_data_a_0" is new
[2025-03-03 03:34:01,995][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port da_1 as signal sparrow_albatros_spec_sparrow_adc_data_a_1 to top
[2025-03-03 03:34:01,995][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_data_a_1" is new
[2025-03-03 03:34:01,995][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port db_0 as signal sparrow_albatros_spec_sparrow_adc_data_b_0 to top
[2025-03-03 03:34:01,995][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_data_b_0" is new
[2025-03-03 03:34:01,995][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port db_1 as signal sparrow_albatros_spec_sparrow_adc_data_b_1 to top
[2025-03-03 03:34:01,995][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_data_b_1" is new
[2025-03-03 03:34:01,995][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clkout as signal adc_clk to top
[2025-03-03 03:34:01,996][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "adc_clk" is new
[2025-03-03 03:34:01,996][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sync_p to top
[2025-03-03 03:34:01,996][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_sync_p" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,996][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_sync_p" is new
[2025-03-03 03:34:01,996][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sync_n to top
[2025-03-03 03:34:01,996][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_sync_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,996][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_sync_n" is new
[2025-03-03 03:34:01,996][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sreset as signal adc_sreset to top
[2025-03-03 03:34:01,996][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "adc_sreset" is new
[2025-03-03 03:34:01,996][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port enable as signal adc_enable to top
[2025-03-03 03:34:01,996][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "adc_enable" is new
[2025-03-03 03:34:01,996][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port daclk_p to top
[2025-03-03 03:34:01,996][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_daclk_p" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,996][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_daclk_p" is new
[2025-03-03 03:34:01,996][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port daclk_n to top
[2025-03-03 03:34:01,996][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_daclk_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,996][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_daclk_n" is new
[2025-03-03 03:34:01,996][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dbclk_p to top
[2025-03-03 03:34:01,996][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_dbclk_p" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,996][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_dbclk_p" is new
[2025-03-03 03:34:01,996][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dbclk_n to top
[2025-03-03 03:34:01,996][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_dbclk_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,996][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_dbclk_n" is new
[2025-03-03 03:34:01,996][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port syncout_p to top
[2025-03-03 03:34:01,996][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_syncout_p" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,996][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_syncout_p" is new
[2025-03-03 03:34:01,996][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port syncout_n to top
[2025-03-03 03:34:01,996][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_syncout_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,996][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_syncout_n" is new
[2025-03-03 03:34:01,996][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovra_p to top
[2025-03-03 03:34:01,996][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_ovra_p" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,996][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_ovra_p" is new
[2025-03-03 03:34:01,996][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovra_n to top
[2025-03-03 03:34:01,996][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_ovra_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,997][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_ovra_n" is new
[2025-03-03 03:34:01,997][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovrb_p to top
[2025-03-03 03:34:01,997][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_ovrb_p" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,997][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_ovrb_p" is new
[2025-03-03 03:34:01,997][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovrb_n to top
[2025-03-03 03:34:01,997][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_ovrb_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,997][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_ovrb_n" is new
[2025-03-03 03:34:01,997][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port da_p to top
[2025-03-03 03:34:01,997][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_da_p" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,997][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_da_p" is new
[2025-03-03 03:34:01,997][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port da_n to top
[2025-03-03 03:34:01,997][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_da_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,997][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_da_n" is new
[2025-03-03 03:34:01,997][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port db_p to top
[2025-03-03 03:34:01,997][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_db_p" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,997][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_db_p" is new
[2025-03-03 03:34:01,997][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port db_n to top
[2025-03-03 03:34:01,997][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_db_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,997][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_db_n" is new
[2025-03-03 03:34:01,997][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for ads5404_spi
[2025-03-03 03:34:01,997][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port cs to top
[2025-03-03 03:34:01,997][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_cs" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,997][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_cs" is new
[2025-03-03 03:34:01,997][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sclk to top
[2025-03-03 03:34:01,997][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_sclk" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,997][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_sclk" is new
[2025-03-03 03:34:01,997][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mosi to top
[2025-03-03 03:34:01,997][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_mosi" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,997][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_mosi" is new
[2025-03-03 03:34:01,997][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port miso to top
[2025-03-03 03:34:01,997][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_miso" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,997][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_miso" is new
[2025-03-03 03:34:01,998][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_led0_sync
[2025-03-03 03:34:01,998][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal sparrow_albatros_spec_led0_sync_gateway to top
[2025-03-03 03:34:01,998][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_led0_sync_gateway" is new
[2025-03-03 03:34:01,998][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2025-03-03 03:34:01,998][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "gpio_led_0_0_ext" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,998][verilog.py:984][add_port][DEBUG][MainThread]:   Port "gpio_led_0_0_ext" is new
[2025-03-03 03:34:01,998][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_led1_new_acc
[2025-03-03 03:34:01,998][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal sparrow_albatros_spec_led1_new_acc_gateway to top
[2025-03-03 03:34:01,998][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_led1_new_acc_gateway" is new
[2025-03-03 03:34:01,998][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2025-03-03 03:34:01,998][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "gpio_led_1_1_ext" (parent sig: False, parent port: False)
[2025-03-03 03:34:01,998][verilog.py:984][add_port][DEBUG][MainThread]:   Port "gpio_led_1_1_ext" is new
[2025-03-03 03:34:01,998][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_one_gbe
[2025-03-03 03:34:01,998][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_data as signal sparrow_albatros_spec_one_gbe_app_tx_data to top
[2025-03-03 03:34:01,998][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_data" is new
[2025-03-03 03:34:01,998][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_dvld as signal sparrow_albatros_spec_one_gbe_app_tx_dvld to top
[2025-03-03 03:34:01,998][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_dvld" is new
[2025-03-03 03:34:01,998][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_eof as signal sparrow_albatros_spec_one_gbe_app_tx_eof to top
[2025-03-03 03:34:01,998][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_eof" is new
[2025-03-03 03:34:01,998][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_destip as signal sparrow_albatros_spec_one_gbe_app_tx_destip to top
[2025-03-03 03:34:01,998][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_destip" is new
[2025-03-03 03:34:01,998][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_destport as signal sparrow_albatros_spec_one_gbe_app_tx_destport to top
[2025-03-03 03:34:01,998][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_destport" is new
[2025-03-03 03:34:01,998][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_afull as signal sparrow_albatros_spec_one_gbe_app_tx_afull to top
[2025-03-03 03:34:01,998][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_afull" is new
[2025-03-03 03:34:01,998][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_overflow as signal sparrow_albatros_spec_one_gbe_app_tx_overflow to top
[2025-03-03 03:34:01,998][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_overflow" is new
[2025-03-03 03:34:01,998][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_rst as signal sparrow_albatros_spec_one_gbe_app_tx_rst to top
[2025-03-03 03:34:01,998][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_rst" is new
[2025-03-03 03:34:01,998][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_data as signal sparrow_albatros_spec_one_gbe_app_rx_data to top
[2025-03-03 03:34:01,998][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_data" is new
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_dvld as signal sparrow_albatros_spec_one_gbe_app_rx_dvld to top
[2025-03-03 03:34:01,999][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_dvld" is new
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_eof as signal sparrow_albatros_spec_one_gbe_app_rx_eof to top
[2025-03-03 03:34:01,999][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_eof" is new
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_srcip as signal sparrow_albatros_spec_one_gbe_app_rx_srcip to top
[2025-03-03 03:34:01,999][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_srcip" is new
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_srcport as signal sparrow_albatros_spec_one_gbe_app_rx_srcport to top
[2025-03-03 03:34:01,999][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_srcport" is new
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_badframe as signal sparrow_albatros_spec_one_gbe_app_rx_badframe to top
[2025-03-03 03:34:01,999][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_badframe" is new
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_overrun as signal sparrow_albatros_spec_one_gbe_app_rx_overrun to top
[2025-03-03 03:34:01,999][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_overrun" is new
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_ack as signal sparrow_albatros_spec_one_gbe_app_rx_ack to top
[2025-03-03 03:34:01,999][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_ack" is new
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_rst as signal sparrow_albatros_spec_one_gbe_app_rx_rst to top
[2025-03-03 03:34:01,999][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_rst" is new
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_dbg_data as signal sparrow_albatros_spec_one_gbe_app_dbg_data to top
[2025-03-03 03:34:01,999][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_dbg_data" is new
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_dbg_dvld as signal sparrow_albatros_spec_one_gbe_app_dbg_dvld to top
[2025-03-03 03:34:01,999][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_dbg_dvld" is new
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_clk as signal gbe_userclk2_out to top
[2025-03-03 03:34:01,999][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_userclk2_out" is new
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_rst as signal sparrow_albatros_spec_one_gbe_app_tx_rst to top
[2025-03-03 03:34:01,999][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_rst" already exists
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_data as signal sparrow_albatros_spec_one_gbe_mac_tx_data to top
[2025-03-03 03:34:01,999][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_tx_data" is new
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_dvld as signal sparrow_albatros_spec_one_gbe_mac_tx_dvld to top
[2025-03-03 03:34:01,999][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_tx_dvld" is new
[2025-03-03 03:34:01,999][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_ack as signal sparrow_albatros_spec_one_gbe_mac_tx_ack to top
[2025-03-03 03:34:01,999][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_tx_ack" is new
[2025-03-03 03:34:02,005][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_clk as signal gbe_userclk2_out to top
[2025-03-03 03:34:02,005][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "gbe_userclk2_out" already exists
[2025-03-03 03:34:02,005][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_rst as signal sparrow_albatros_spec_one_gbe_app_rx_rst to top
[2025-03-03 03:34:02,005][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_rst" already exists
[2025-03-03 03:34:02,005][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_data as signal sparrow_albatros_spec_one_gbe_mac_rx_data to top
[2025-03-03 03:34:02,006][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_data" is new
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_dvld as signal sparrow_albatros_spec_one_gbe_mac_rx_dvld to top
[2025-03-03 03:34:02,006][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_dvld" is new
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_goodframe as signal sparrow_albatros_spec_one_gbe_mac_rx_goodframe to top
[2025-03-03 03:34:02,006][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_goodframe" is new
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_badframe as signal sparrow_albatros_spec_one_gbe_mac_rx_badframe to top
[2025-03-03 03:34:02,006][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_badframe" is new
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_syncacquired as signal sparrow_albatros_spec_one_gbe_mac_syncacquired to top
[2025-03-03 03:34:02,006][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_syncacquired" is new
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port phy_status as signal sparrow_albatros_spec_one_gbe_phy_status to top
[2025-03-03 03:34:02,006][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_phy_status" is new
[2025-03-03 03:34:02,006][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_one_gbe_mac
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_clk as signal gbe_userclk2_out to top
[2025-03-03 03:34:02,006][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "gbe_userclk2_out" already exists
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk as signal gbe_userclk2_out to top
[2025-03-03 03:34:02,006][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "gbe_userclk2_out" already exists
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_data as signal sparrow_albatros_spec_one_gbe_mac_tx_data to top
[2025-03-03 03:34:02,006][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_tx_data" already exists
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_dvld as signal sparrow_albatros_spec_one_gbe_mac_tx_dvld to top
[2025-03-03 03:34:02,006][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_tx_dvld" already exists
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_ack as signal sparrow_albatros_spec_one_gbe_mac_tx_ack to top
[2025-03-03 03:34:02,006][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_tx_ack" already exists
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_data as signal sparrow_albatros_spec_one_gbe_mac_rx_data to top
[2025-03-03 03:34:02,006][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_data" already exists
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_dvld as signal sparrow_albatros_spec_one_gbe_mac_rx_dvld to top
[2025-03-03 03:34:02,006][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_dvld" already exists
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_goodframe as signal sparrow_albatros_spec_one_gbe_mac_rx_goodframe to top
[2025-03-03 03:34:02,006][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_goodframe" already exists
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_badframe as signal sparrow_albatros_spec_one_gbe_mac_rx_badframe to top
[2025-03-03 03:34:02,006][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_badframe" already exists
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_tx_data as signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_data to top
[2025-03-03 03:34:02,006][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_tx_data" is new
[2025-03-03 03:34:02,006][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_tx_en as signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_en to top
[2025-03-03 03:34:02,007][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_tx_en" is new
[2025-03-03 03:34:02,007][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_tx_er as signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_er to top
[2025-03-03 03:34:02,007][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_tx_er" is new
[2025-03-03 03:34:02,007][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_rx_data as signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_data to top
[2025-03-03 03:34:02,007][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_rx_data" is new
[2025-03-03 03:34:02,007][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_rx_dvld as signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_dvld to top
[2025-03-03 03:34:02,007][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_rx_dvld" is new
[2025-03-03 03:34:02,007][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_rx_er as signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_er to top
[2025-03-03 03:34:02,007][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_rx_er" is new
[2025-03-03 03:34:02,007][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_one_gbe_pcs_pma
[2025-03-03 03:34:02,007][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtrefclk_p to top
[2025-03-03 03:34:02,007][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_mgt_clk_p" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,007][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_mgt_clk_p" is new
[2025-03-03 03:34:02,007][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtrefclk_n to top
[2025-03-03 03:34:02,007][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_mgt_clk_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,007][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_mgt_clk_n" is new
[2025-03-03 03:34:02,007][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtrefclk_out as signal gbe_mgt_clk to top
[2025-03-03 03:34:02,007][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_mgt_clk" is new
[2025-03-03 03:34:02,007][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port txn to top
[2025-03-03 03:34:02,007][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_sfp_tx_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,007][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_sfp_tx_n" is new
[2025-03-03 03:34:02,007][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port txp to top
[2025-03-03 03:34:02,007][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_sfp_tx_p" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,007][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_sfp_tx_p" is new
[2025-03-03 03:34:02,007][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rxn to top
[2025-03-03 03:34:02,007][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_sfp_rx_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,007][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_sfp_rx_n" is new
[2025-03-03 03:34:02,007][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rxp to top
[2025-03-03 03:34:02,007][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_sfp_rx_p" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,007][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_sfp_rx_p" is new
[2025-03-03 03:34:02,007][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port independent_clock_bufg as signal clk_200 to top
[2025-03-03 03:34:02,008][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "clk_200" is new
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port userclk_out as signal gbe_userclk_out to top
[2025-03-03 03:34:02,008][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_userclk_out" is new
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port userclk2_out as signal gbe_userclk2_out to top
[2025-03-03 03:34:02,008][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "gbe_userclk2_out" already exists
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rxuserclk_out as signal gbe_rxuserclk_out to top
[2025-03-03 03:34:02,008][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_rxuserclk_out" is new
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rxuserclk2_out as signal gbe_rxuserclk2_out to top
[2025-03-03 03:34:02,008][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_rxuserclk2_out" is new
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port resetdone as signal sparrow_albatros_spec_one_gbe_reset_done to top
[2025-03-03 03:34:02,008][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_reset_done" is new
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mmcm_locked_out as signal gbe_mmcm_locked_out to top
[2025-03-03 03:34:02,008][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_mmcm_locked_out" is new
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_txd as signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_data to top
[2025-03-03 03:34:02,008][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_tx_data" already exists
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_tx_en as signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_en to top
[2025-03-03 03:34:02,008][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_tx_en" already exists
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_tx_er as signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_er to top
[2025-03-03 03:34:02,008][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_tx_er" already exists
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_rxd as signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_data to top
[2025-03-03 03:34:02,008][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_rx_data" already exists
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_rx_dv as signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_dvld to top
[2025-03-03 03:34:02,008][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_rx_dvld" already exists
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_rx_er as signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_er to top
[2025-03-03 03:34:02,008][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_rx_er" already exists
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port status_vector as signal sparrow_albatros_spec_one_gbe_phy_status to top
[2025-03-03 03:34:02,008][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_phy_status" already exists
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port reset as signal sys_rst to top
[2025-03-03 03:34:02,008][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt0_qplloutclk_out as signal gbe_gt0_qplloutclk_out to top
[2025-03-03 03:34:02,008][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_gt0_qplloutclk_out" is new
[2025-03-03 03:34:02,008][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt0_qplloutrefclk_out as signal gbe_gt0_qplloutrefclk_out to top
[2025-03-03 03:34:02,009][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_gt0_qplloutrefclk_out" is new
[2025-03-03 03:34:02,009][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_bd_inst
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_aclk as signal axil_clk to top
[2025-03-03 03:34:02,009][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_aclk90 as signal axil_clk90 to top
[2025-03-03 03:34:02,009][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_clk90" is new
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_aclk180 as signal axil_clk180 to top
[2025-03-03 03:34:02,009][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_clk180" is new
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_aclk270 as signal axil_clk270 to top
[2025-03-03 03:34:02,009][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_clk270" is new
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_aresetn as signal axil_rst_n to top
[2025-03-03 03:34:02,009][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_200 as signal clk_200 to top
[2025-03-03 03:34:02,009][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "clk_200" already exists
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_10 as signal clk_10 to top
[2025-03-03 03:34:02,009][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "clk_10" is new
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port UART1_rxd as signal wr_uart_tx to top
[2025-03-03 03:34:02,009][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wr_uart_tx" is new
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port UART1_txd as signal wr_uart_rx to top
[2025-03-03 03:34:02,009][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wr_uart_rx" is new
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_araddr as signal M_AXI_araddr to top
[2025-03-03 03:34:02,009][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_arprot as signal M_AXI_arprot to top
[2025-03-03 03:34:02,009][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_arready as signal M_AXI_arready to top
[2025-03-03 03:34:02,009][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_arvalid as signal M_AXI_arvalid to top
[2025-03-03 03:34:02,009][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_awaddr as signal M_AXI_awaddr to top
[2025-03-03 03:34:02,009][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2025-03-03 03:34:02,009][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_awprot as signal M_AXI_awprot to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_awready as signal M_AXI_awready to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_awvalid as signal M_AXI_awvalid to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_bready as signal M_AXI_bready to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_bresp as signal M_AXI_bresp to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_bvalid as signal M_AXI_bvalid to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_rdata as signal M_AXI_rdata to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_rready as signal M_AXI_rready to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_rresp as signal M_AXI_rresp to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_rvalid as signal M_AXI_rvalid to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_wdata as signal M_AXI_wdata to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_wready as signal M_AXI_wready to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_wstrb as signal M_AXI_wstrb to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_wvalid as signal M_AXI_wvalid to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal wbm_cyc_o to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_cyc_o" is new
[2025-03-03 03:34:02,010][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal wbm_stb_o to top
[2025-03-03 03:34:02,010][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_stb_o" is new
[2025-03-03 03:34:02,011][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal wbm_we_o  to top
[2025-03-03 03:34:02,011][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_we_o" is new
[2025-03-03 03:34:02,011][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal wbm_sel_o to top
[2025-03-03 03:34:02,011][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_sel_o" is new
[2025-03-03 03:34:02,011][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal wbm_adr_o to top
[2025-03-03 03:34:02,011][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_adr_o" is new
[2025-03-03 03:34:02,011][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal wbm_dat_o to top
[2025-03-03 03:34:02,011][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_dat_o" is new
[2025-03-03 03:34:02,011][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal wbm_dat_i to top
[2025-03-03 03:34:02,011][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_dat_i" is new
[2025-03-03 03:34:02,011][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal wbm_ack_i to top
[2025-03-03 03:34:02,011][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_ack_i" is new
[2025-03-03 03:34:02,011][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal wbm_rst_o to top
[2025-03-03 03:34:02,011][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_rst_o" is new
[2025-03-03 03:34:02,011][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_addr to top
[2025-03-03 03:34:02,011][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_addr" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,011][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_addr" is new
[2025-03-03 03:34:02,011][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_ba to top
[2025-03-03 03:34:02,011][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_ba" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,011][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_ba" is new
[2025-03-03 03:34:02,011][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_cas_n to top
[2025-03-03 03:34:02,011][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_cas_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,011][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_cas_n" is new
[2025-03-03 03:34:02,011][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_ck_n to top
[2025-03-03 03:34:02,011][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_ck_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,011][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_ck_n" is new
[2025-03-03 03:34:02,011][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_ck_p to top
[2025-03-03 03:34:02,011][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_ck_p" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,011][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_ck_p" is new
[2025-03-03 03:34:02,011][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_cke to top
[2025-03-03 03:34:02,011][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_cke" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,011][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_cke" is new
[2025-03-03 03:34:02,012][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_cs_n to top
[2025-03-03 03:34:02,012][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_cs_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,012][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_cs_n" is new
[2025-03-03 03:34:02,012][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_dm to top
[2025-03-03 03:34:02,012][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_dm" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,012][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_dm" is new
[2025-03-03 03:34:02,012][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_dq to top
[2025-03-03 03:34:02,012][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_dq" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,012][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_dq" is new
[2025-03-03 03:34:02,012][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_dqs_n to top
[2025-03-03 03:34:02,012][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_dqs_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,012][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_dqs_n" is new
[2025-03-03 03:34:02,012][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_dqs_p to top
[2025-03-03 03:34:02,012][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_dqs_p" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,012][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_dqs_p" is new
[2025-03-03 03:34:02,012][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_odt to top
[2025-03-03 03:34:02,012][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_odt" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,012][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_odt" is new
[2025-03-03 03:34:02,012][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_ras_n to top
[2025-03-03 03:34:02,012][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_ras_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,012][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_ras_n" is new
[2025-03-03 03:34:02,012][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_reset_n to top
[2025-03-03 03:34:02,012][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_reset_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,012][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_reset_n" is new
[2025-03-03 03:34:02,012][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_we_n to top
[2025-03-03 03:34:02,012][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_we_n" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,012][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_we_n" is new
[2025-03-03 03:34:02,012][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ddr_vrn to top
[2025-03-03 03:34:02,012][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ddr_vrn" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,012][verilog.py:984][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ddr_vrn" is new
[2025-03-03 03:34:02,012][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ddr_vrp to top
[2025-03-03 03:34:02,012][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ddr_vrp" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,012][verilog.py:984][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ddr_vrp" is new
[2025-03-03 03:34:02,013][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_mio to top
[2025-03-03 03:34:02,013][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_mio" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,013][verilog.py:984][add_port][DEBUG][MainThread]:   Port "FIXED_IO_mio" is new
[2025-03-03 03:34:02,013][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ps_clk to top
[2025-03-03 03:34:02,013][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ps_clk" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,013][verilog.py:984][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ps_clk" is new
[2025-03-03 03:34:02,013][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ps_porb to top
[2025-03-03 03:34:02,013][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ps_porb" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,013][verilog.py:984][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ps_porb" is new
[2025-03-03 03:34:02,013][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ps_srstb to top
[2025-03-03 03:34:02,013][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ps_srstb" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,013][verilog.py:984][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ps_srstb" is new
[2025-03-03 03:34:02,013][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_pll_ctrl_wbspi
[2025-03-03 03:34:02,013][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port cs to top
[2025-03-03 03:34:02,013][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "adc_pll_ctrl_cs" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,013][verilog.py:984][add_port][DEBUG][MainThread]:   Port "adc_pll_ctrl_cs" is new
[2025-03-03 03:34:02,013][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sclk to top
[2025-03-03 03:34:02,013][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "adc_pll_ctrl_sclk" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,013][verilog.py:984][add_port][DEBUG][MainThread]:   Port "adc_pll_ctrl_sclk" is new
[2025-03-03 03:34:02,013][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mosi to top
[2025-03-03 03:34:02,013][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "adc_pll_ctrl_mosi" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,013][verilog.py:984][add_port][DEBUG][MainThread]:   Port "adc_pll_ctrl_mosi" is new
[2025-03-03 03:34:02,013][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port miso to top
[2025-03-03 03:34:02,013][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "adc_pll_ctrl_miso" (parent sig: False, parent port: False)
[2025-03-03 03:34:02,013][verilog.py:984][add_port][DEBUG][MainThread]:   Port "adc_pll_ctrl_miso" is new
[2025-03-03 03:34:02,013][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_acc_cnt
[2025-03-03 03:34:02,013][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_acc_cnt_user_data_in to top
[2025-03-03 03:34:02,013][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_cnt_user_data_in" is new
[2025-03-03 03:34:02,013][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_acc_cnt_in to top
[2025-03-03 03:34:02,013][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_cnt_in" is new
[2025-03-03 03:34:02,013][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_acc_len
[2025-03-03 03:34:02,013][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_acc_len_out to top
[2025-03-03 03:34:02,013][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_len_out" is new
[2025-03-03 03:34:02,014][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_acc_len_user_data_out to top
[2025-03-03 03:34:02,014][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_len_user_data_out" is new
[2025-03-03 03:34:02,014][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_cnt_rst
[2025-03-03 03:34:02,014][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_cnt_rst_out to top
[2025-03-03 03:34:02,014][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_cnt_rst_out" is new
[2025-03-03 03:34:02,014][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_cnt_rst_user_data_out to top
[2025-03-03 03:34:02,014][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_cnt_rst_user_data_out" is new
[2025-03-03 03:34:02,014][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_dest_ip
[2025-03-03 03:34:02,014][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_dest_ip_out to top
[2025-03-03 03:34:02,014][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_ip_out" is new
[2025-03-03 03:34:02,014][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_dest_ip_user_data_out to top
[2025-03-03 03:34:02,014][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_ip_user_data_out" is new
[2025-03-03 03:34:02,014][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_dest_prt
[2025-03-03 03:34:02,014][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_dest_prt_out to top
[2025-03-03 03:34:02,014][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_prt_out" is new
[2025-03-03 03:34:02,014][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_dest_prt_user_data_out to top
[2025-03-03 03:34:02,014][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_prt_user_data_out" is new
[2025-03-03 03:34:02,014][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_fft_of_count
[2025-03-03 03:34:02,014][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_fft_of_count_user_data_in to top
[2025-03-03 03:34:02,014][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_fft_of_count_user_data_in" is new
[2025-03-03 03:34:02,014][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_fft_of_count_in to top
[2025-03-03 03:34:02,014][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_fft_of_count_in" is new
[2025-03-03 03:34:02,014][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_four_bit_quant_clip_count
[2025-03-03 03:34:02,014][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_four_bit_quant_clip_count_user_data_in to top
[2025-03-03 03:34:02,014][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_clip_count_user_data_in" is new
[2025-03-03 03:34:02,014][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_four_bit_quant_clip_count_in to top
[2025-03-03 03:34:02,014][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_clip_count_in" is new
[2025-03-03 03:34:02,014][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_gbe_en
[2025-03-03 03:34:02,014][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_gbe_en_out to top
[2025-03-03 03:34:02,014][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_en_out" is new
[2025-03-03 03:34:02,014][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_gbe_en_user_data_out to top
[2025-03-03 03:34:02,015][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_en_user_data_out" is new
[2025-03-03 03:34:02,015][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_gbe_rst
[2025-03-03 03:34:02,015][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_gbe_rst_out to top
[2025-03-03 03:34:02,015][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_rst_out" is new
[2025-03-03 03:34:02,015][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_gbe_rst_user_data_out to top
[2025-03-03 03:34:02,015][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_rst_user_data_out" is new
[2025-03-03 03:34:02,015][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_pack_rst
[2025-03-03 03:34:02,015][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_pack_rst_out to top
[2025-03-03 03:34:02,015][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pack_rst_out" is new
[2025-03-03 03:34:02,015][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_pack_rst_user_data_out to top
[2025-03-03 03:34:02,015][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pack_rst_user_data_out" is new
[2025-03-03 03:34:02,015][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_packetiser_bytes_per_spectrum
[2025-03-03 03:34:02,015][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_packetiser_bytes_per_spectrum_out to top
[2025-03-03 03:34:02,015][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_bytes_per_spectrum_out" is new
[2025-03-03 03:34:02,015][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_packetiser_bytes_per_spectrum_user_data_out to top
[2025-03-03 03:34:02,015][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_bytes_per_spectrum_user_data_out" is new
[2025-03-03 03:34:02,015][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_packetiser_spectra_per_packet
[2025-03-03 03:34:02,015][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_packetiser_spectra_per_packet_out to top
[2025-03-03 03:34:02,015][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_spectra_per_packet_out" is new
[2025-03-03 03:34:02,015][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_packetiser_spectra_per_packet_user_data_out to top
[2025-03-03 03:34:02,015][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_spectra_per_packet_user_data_out" is new
[2025-03-03 03:34:02,015][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_pfb_fft_shift
[2025-03-03 03:34:02,015][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_pfb_fft_shift_out to top
[2025-03-03 03:34:02,015][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pfb_fft_shift_out" is new
[2025-03-03 03:34:02,015][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_pfb_fft_shift_user_data_out to top
[2025-03-03 03:34:02,015][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pfb_fft_shift_user_data_out" is new
[2025-03-03 03:34:02,015][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_ss_adc_ctrl
[2025-03-03 03:34:02,015][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_ss_adc_ctrl_out to top
[2025-03-03 03:34:02,015][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_ctrl_out" is new
[2025-03-03 03:34:02,015][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_ss_adc_ctrl_user_data_out to top
[2025-03-03 03:34:02,016][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_ctrl_user_data_out" is new
[2025-03-03 03:34:02,016][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_ss_adc_status
[2025-03-03 03:34:02,016][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_ss_adc_status_user_data_in to top
[2025-03-03 03:34:02,016][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_status_user_data_in" is new
[2025-03-03 03:34:02,016][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_ss_adc_status_in to top
[2025-03-03 03:34:02,016][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_status_in" is new
[2025-03-03 03:34:02,016][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_sync
[2025-03-03 03:34:02,016][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_sync_out to top
[2025-03-03 03:34:02,016][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_out" is new
[2025-03-03 03:34:02,016][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_sync_user_data_out to top
[2025-03-03 03:34:02,016][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_user_data_out" is new
[2025-03-03 03:34:02,016][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_sync_adc
[2025-03-03 03:34:02,016][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_sync_adc_out to top
[2025-03-03 03:34:02,016][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_adc_out" is new
[2025-03-03 03:34:02,016][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_sync_adc_user_data_out to top
[2025-03-03 03:34:02,016][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_adc_user_data_out" is new
[2025-03-03 03:34:02,016][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_sync_cnt
[2025-03-03 03:34:02,016][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_sync_cnt_user_data_in to top
[2025-03-03 03:34:02,016][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_cnt_user_data_in" is new
[2025-03-03 03:34:02,016][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_sync_cnt_in to top
[2025-03-03 03:34:02,016][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_cnt_in" is new
[2025-03-03 03:34:02,016][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_tvg16bit_enable
[2025-03-03 03:34:02,016][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_tvg16bit_enable_out to top
[2025-03-03 03:34:02,016][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_enable_out" is new
[2025-03-03 03:34:02,016][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_tvg16bit_enable_user_data_out to top
[2025-03-03 03:34:02,016][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_enable_user_data_out" is new
[2025-03-03 03:34:02,016][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_tx_of_cnt
[2025-03-03 03:34:02,016][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_tx_of_cnt_user_data_in to top
[2025-03-03 03:34:02,016][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tx_of_cnt_user_data_in" is new
[2025-03-03 03:34:02,016][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_tx_of_cnt_in to top
[2025-03-03 03:34:02,017][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tx_of_cnt_in" is new
[2025-03-03 03:34:02,017][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_adc_ads5404_delay_ctrl
[2025-03-03 03:34:02,017][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_data_out as signal sparrow_adc_ads5404_delay_ctrl_user_data_out to top
[2025-03-03 03:34:02,017][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_adc_ads5404_delay_ctrl_user_data_out" is new
[2025-03-03 03:34:02,017][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_adc_ads5404_delay_val
[2025-03-03 03:34:02,017][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_data_out as signal sparrow_adc_ads5404_delay_val_user_data_out to top
[2025-03-03 03:34:02,017][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_adc_ads5404_delay_val_user_data_out" is new
[2025-03-03 03:34:02,017][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_adc_ads5404_hardware_rst
[2025-03-03 03:34:02,017][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_data_out as signal sparrow_adc_ads5404_hardware_rst_user_data_out to top
[2025-03-03 03:34:02,017][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_adc_ads5404_hardware_rst_user_data_out" is new
[2025-03-03 03:34:02,017][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_adc_ads5404_pll_lock
[2025-03-03 03:34:02,017][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_data_in as signal sparrow_adc_ads5404_pll_lock_user_data_in to top
[2025-03-03 03:34:02,017][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_adc_ads5404_pll_lock_user_data_in" is new
[2025-03-03 03:34:02,017][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for SPARROW_sparrow_adc_en
[2025-03-03 03:34:02,017][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_data_out as signal SPARROW_sparrow_adc_en_user_data_out to top
[2025-03-03 03:34:02,017][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "SPARROW_sparrow_adc_en_user_data_out" is new
[2025-03-03 03:34:02,017][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2025-03-03 03:34:02,017][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2025-03-03 03:34:02,017][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2025-03-03 03:34:02,017][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2025-03-03 03:34:02,017][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2025-03-03 03:34:02,017][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol00_pol00_add as signal sparrow_albatros_spec_pol00_addr to top
[2025-03-03 03:34:02,017][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol00_addr" already exists
[2025-03-03 03:34:02,017][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol00_pol00_data_in as signal sparrow_albatros_spec_pol00_data_in to top
[2025-03-03 03:34:02,017][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol00_data_in" already exists
[2025-03-03 03:34:02,017][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol00_pol00_data_out as signal sparrow_albatros_spec_pol00_data_out to top
[2025-03-03 03:34:02,017][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol00_data_out" already exists
[2025-03-03 03:34:02,017][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol00_pol00_we as signal sparrow_albatros_spec_pol00_we to top
[2025-03-03 03:34:02,017][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol00_we" already exists
[2025-03-03 03:34:02,017][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01i_pol01i_add as signal sparrow_albatros_spec_pol01i_addr to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01i_addr" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01i_pol01i_data_in as signal sparrow_albatros_spec_pol01i_data_in to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01i_data_in" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01i_pol01i_data_out as signal sparrow_albatros_spec_pol01i_data_out to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01i_data_out" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01i_pol01i_we as signal sparrow_albatros_spec_pol01i_we to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01i_we" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01r_pol01r_add as signal sparrow_albatros_spec_pol01r_addr to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01r_addr" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01r_pol01r_data_in as signal sparrow_albatros_spec_pol01r_data_in to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01r_data_in" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01r_pol01r_data_out as signal sparrow_albatros_spec_pol01r_data_out to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01r_data_out" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01r_pol01r_we as signal sparrow_albatros_spec_pol01r_we to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01r_we" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol11_pol11_add as signal sparrow_albatros_spec_pol11_addr to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol11_addr" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol11_pol11_data_in as signal sparrow_albatros_spec_pol11_data_in to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol11_data_in" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol11_pol11_data_out as signal sparrow_albatros_spec_pol11_data_out to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol11_data_out" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol11_pol11_we as signal sparrow_albatros_spec_pol11_we to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol11_we" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_ss_adc_bram_ss_adc_bram_add as signal sparrow_albatros_spec_ss_adc_bram_addr to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_bram_addr" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_ss_adc_bram_ss_adc_bram_data_in as signal sparrow_albatros_spec_ss_adc_bram_data_in to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_bram_data_in" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_ss_adc_bram_ss_adc_bram_data_out as signal sparrow_albatros_spec_ss_adc_bram_data_out to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_bram_data_out" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_ss_adc_bram_ss_adc_bram_we as signal sparrow_albatros_spec_ss_adc_bram_we to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_bram_we" already exists
[2025-03-03 03:34:02,018][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_quant_coeffs_four_bit_quant_coeffs_add as signal sparrow_albatros_spec_four_bit_quant_coeffs_addr to top
[2025-03-03 03:34:02,018][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_coeffs_addr" already exists
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_quant_coeffs_four_bit_quant_coeffs_data_in as signal sparrow_albatros_spec_four_bit_quant_coeffs_data_in to top
[2025-03-03 03:34:02,019][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_coeffs_data_in" already exists
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_quant_coeffs_four_bit_quant_coeffs_data_out as signal sparrow_albatros_spec_four_bit_quant_coeffs_data_out to top
[2025-03-03 03:34:02,019][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_coeffs_data_out" already exists
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_quant_coeffs_four_bit_quant_coeffs_we as signal sparrow_albatros_spec_four_bit_quant_coeffs_we to top
[2025-03-03 03:34:02,019][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_coeffs_we" already exists
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tvg16bit_data_tvg16bit_data_add as signal sparrow_albatros_spec_tvg16bit_data_addr to top
[2025-03-03 03:34:02,019][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_data_addr" already exists
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tvg16bit_data_tvg16bit_data_data_in as signal sparrow_albatros_spec_tvg16bit_data_data_in to top
[2025-03-03 03:34:02,019][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_data_data_in" already exists
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tvg16bit_data_tvg16bit_data_data_out as signal sparrow_albatros_spec_tvg16bit_data_data_out to top
[2025-03-03 03:34:02,019][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_data_data_out" already exists
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tvg16bit_data_tvg16bit_data_we as signal sparrow_albatros_spec_tvg16bit_data_we to top
[2025-03-03 03:34:02,019][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_data_we" already exists
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_reorder_map1_four_bit_reorder_map1_add as signal sparrow_albatros_spec_four_bit_reorder_map1_addr to top
[2025-03-03 03:34:02,019][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_reorder_map1_addr" already exists
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_reorder_map1_four_bit_reorder_map1_data_in as signal sparrow_albatros_spec_four_bit_reorder_map1_data_in to top
[2025-03-03 03:34:02,019][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_reorder_map1_data_in" already exists
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_reorder_map1_four_bit_reorder_map1_data_out as signal sparrow_albatros_spec_four_bit_reorder_map1_data_out to top
[2025-03-03 03:34:02,019][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_reorder_map1_data_out" already exists
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_reorder_map1_four_bit_reorder_map1_we as signal sparrow_albatros_spec_four_bit_reorder_map1_we to top
[2025-03-03 03:34:02,019][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_reorder_map1_we" already exists
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_acc_cnt_in as signal sparrow_albatros_spec_acc_cnt_in to top
[2025-03-03 03:34:02,019][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_cnt_in" already exists
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_acc_cnt_in_we as signal sparrow_albatros_spec_acc_cnt_in_we to top
[2025-03-03 03:34:02,019][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_cnt_in_we" is new
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_acc_len_out as signal sparrow_albatros_spec_acc_len_out to top
[2025-03-03 03:34:02,019][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_len_out" already exists
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_acc_len_out_we as signal sparrow_albatros_spec_acc_len_out_we to top
[2025-03-03 03:34:02,019][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_len_out_we" is new
[2025-03-03 03:34:02,019][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_cnt_rst_out as signal sparrow_albatros_spec_cnt_rst_out to top
[2025-03-03 03:34:02,019][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_cnt_rst_out" already exists
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_cnt_rst_out_we as signal sparrow_albatros_spec_cnt_rst_out_we to top
[2025-03-03 03:34:02,020][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_cnt_rst_out_we" is new
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal sparrow_albatros_spec_dest_ip_out to top
[2025-03-03 03:34:02,020][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_ip_out" already exists
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal sparrow_albatros_spec_dest_ip_out_we to top
[2025-03-03 03:34:02,020][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_ip_out_we" is new
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_prt_out as signal sparrow_albatros_spec_dest_prt_out to top
[2025-03-03 03:34:02,020][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_prt_out" already exists
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_prt_out_we as signal sparrow_albatros_spec_dest_prt_out_we to top
[2025-03-03 03:34:02,020][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_prt_out_we" is new
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_fft_of_count_in as signal sparrow_albatros_spec_fft_of_count_in to top
[2025-03-03 03:34:02,020][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_fft_of_count_in" already exists
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_fft_of_count_in_we as signal sparrow_albatros_spec_fft_of_count_in_we to top
[2025-03-03 03:34:02,020][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_fft_of_count_in_we" is new
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_four_bit_quant_clip_count_in as signal sparrow_albatros_spec_four_bit_quant_clip_count_in to top
[2025-03-03 03:34:02,020][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_clip_count_in" already exists
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_four_bit_quant_clip_count_in_we as signal sparrow_albatros_spec_four_bit_quant_clip_count_in_we to top
[2025-03-03 03:34:02,020][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_clip_count_in_we" is new
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe_en_out as signal sparrow_albatros_spec_gbe_en_out to top
[2025-03-03 03:34:02,020][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_en_out" already exists
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe_en_out_we as signal sparrow_albatros_spec_gbe_en_out_we to top
[2025-03-03 03:34:02,020][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_en_out_we" is new
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe_rst_out as signal sparrow_albatros_spec_gbe_rst_out to top
[2025-03-03 03:34:02,020][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_rst_out" already exists
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe_rst_out_we as signal sparrow_albatros_spec_gbe_rst_out_we to top
[2025-03-03 03:34:02,020][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_rst_out_we" is new
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pack_rst_out as signal sparrow_albatros_spec_pack_rst_out to top
[2025-03-03 03:34:02,020][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pack_rst_out" already exists
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pack_rst_out_we as signal sparrow_albatros_spec_pack_rst_out_we to top
[2025-03-03 03:34:02,020][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pack_rst_out_we" is new
[2025-03-03 03:34:02,020][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_packetiser_bytes_per_spectrum_out as signal sparrow_albatros_spec_packetiser_bytes_per_spectrum_out to top
[2025-03-03 03:34:02,021][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_bytes_per_spectrum_out" already exists
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_packetiser_bytes_per_spectrum_out_we as signal sparrow_albatros_spec_packetiser_bytes_per_spectrum_out_we to top
[2025-03-03 03:34:02,021][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_bytes_per_spectrum_out_we" is new
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_packetiser_spectra_per_packet_out as signal sparrow_albatros_spec_packetiser_spectra_per_packet_out to top
[2025-03-03 03:34:02,021][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_spectra_per_packet_out" already exists
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_packetiser_spectra_per_packet_out_we as signal sparrow_albatros_spec_packetiser_spectra_per_packet_out_we to top
[2025-03-03 03:34:02,021][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_spectra_per_packet_out_we" is new
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pfb_fft_shift_out as signal sparrow_albatros_spec_pfb_fft_shift_out to top
[2025-03-03 03:34:02,021][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pfb_fft_shift_out" already exists
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pfb_fft_shift_out_we as signal sparrow_albatros_spec_pfb_fft_shift_out_we to top
[2025-03-03 03:34:02,021][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pfb_fft_shift_out_we" is new
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_ss_adc_ctrl_out as signal sparrow_albatros_spec_ss_adc_ctrl_out to top
[2025-03-03 03:34:02,021][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_ctrl_out" already exists
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_ss_adc_ctrl_out_we as signal sparrow_albatros_spec_ss_adc_ctrl_out_we to top
[2025-03-03 03:34:02,021][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_ctrl_out_we" is new
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_ss_adc_status_in as signal sparrow_albatros_spec_ss_adc_status_in to top
[2025-03-03 03:34:02,021][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_status_in" already exists
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_ss_adc_status_in_we as signal sparrow_albatros_spec_ss_adc_status_in_we to top
[2025-03-03 03:34:02,021][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_status_in_we" is new
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_sync_out as signal sparrow_albatros_spec_sync_out to top
[2025-03-03 03:34:02,021][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_out" already exists
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_sync_out_we as signal sparrow_albatros_spec_sync_out_we to top
[2025-03-03 03:34:02,021][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_out_we" is new
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_sync_adc_out as signal sparrow_albatros_spec_sync_adc_out to top
[2025-03-03 03:34:02,021][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_adc_out" already exists
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_sync_adc_out_we as signal sparrow_albatros_spec_sync_adc_out_we to top
[2025-03-03 03:34:02,021][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_adc_out_we" is new
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_sync_cnt_in as signal sparrow_albatros_spec_sync_cnt_in to top
[2025-03-03 03:34:02,021][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_cnt_in" already exists
[2025-03-03 03:34:02,021][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_sync_cnt_in_we as signal sparrow_albatros_spec_sync_cnt_in_we to top
[2025-03-03 03:34:02,021][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_cnt_in_we" is new
[2025-03-03 03:34:02,022][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tvg16bit_enable_out as signal sparrow_albatros_spec_tvg16bit_enable_out to top
[2025-03-03 03:34:02,022][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_enable_out" already exists
[2025-03-03 03:34:02,022][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tvg16bit_enable_out_we as signal sparrow_albatros_spec_tvg16bit_enable_out_we to top
[2025-03-03 03:34:02,022][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_enable_out_we" is new
[2025-03-03 03:34:02,022][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_of_cnt_in as signal sparrow_albatros_spec_tx_of_cnt_in to top
[2025-03-03 03:34:02,022][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tx_of_cnt_in" already exists
[2025-03-03 03:34:02,022][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_of_cnt_in_we as signal sparrow_albatros_spec_tx_of_cnt_in_we to top
[2025-03-03 03:34:02,022][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tx_of_cnt_in_we" is new
[2025-03-03 03:34:02,022][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_ip_inst
[2025-03-03 03:34:02,022][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_inst
[2025-03-03 03:34:02,022][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for wbs_arbiter_inst
[2025-03-03 03:34:02,022][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal wb_clk_i to top
[2025-03-03 03:34:02,022][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wb_clk_i" already exists
[2025-03-03 03:34:02,022][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal wb_rst_i to top
[2025-03-03 03:34:02,022][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wb_rst_i" already exists
[2025-03-03 03:34:02,022][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_cyc_i as signal wbm_cyc_o to top
[2025-03-03 03:34:02,022][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_cyc_o" already exists
[2025-03-03 03:34:02,022][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_stb_i as signal wbm_stb_o to top
[2025-03-03 03:34:02,022][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_stb_o" already exists
[2025-03-03 03:34:02,022][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_we_i as signal wbm_we_o to top
[2025-03-03 03:34:02,022][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_we_o" already exists
[2025-03-03 03:34:02,022][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_sel_i as signal wbm_sel_o to top
[2025-03-03 03:34:02,022][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_sel_o" already exists
[2025-03-03 03:34:02,022][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_adr_i as signal wbm_adr_o to top
[2025-03-03 03:34:02,022][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_adr_o" already exists
[2025-03-03 03:34:02,022][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_dat_i as signal wbm_dat_o to top
[2025-03-03 03:34:02,022][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_dat_o" already exists
[2025-03-03 03:34:02,022][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_dat_o as signal wbm_dat_i to top
[2025-03-03 03:34:02,022][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_dat_i" already exists
[2025-03-03 03:34:02,022][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_ack_o as signal wbm_ack_i to top
[2025-03-03 03:34:02,022][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_ack_i" already exists
[2025-03-03 03:34:02,023][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_err_o as signal wbm_err_i to top
[2025-03-03 03:34:02,023][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_err_i" is new
[2025-03-03 03:34:02,023][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_cyc_o as signal wbs_cyc_o to top
[2025-03-03 03:34:02,023][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_cyc_o" is new
[2025-03-03 03:34:02,023][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_stb_o as signal wbs_stb_o to top
[2025-03-03 03:34:02,023][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_stb_o" is new
[2025-03-03 03:34:02,023][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_we_o as signal wbs_we_o to top
[2025-03-03 03:34:02,023][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_we_o" is new
[2025-03-03 03:34:02,023][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_sel_o as signal wbs_sel_o to top
[2025-03-03 03:34:02,023][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_sel_o" is new
[2025-03-03 03:34:02,023][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_adr_o as signal wbs_adr_o to top
[2025-03-03 03:34:02,023][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_adr_o" is new
[2025-03-03 03:34:02,023][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_dat_o as signal wbs_dat_o to top
[2025-03-03 03:34:02,023][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_dat_o" is new
[2025-03-03 03:34:02,023][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_dat_i as signal wbs_dat_i to top
[2025-03-03 03:34:02,023][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_dat_i" is new
[2025-03-03 03:34:02,023][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_ack_i as signal wbs_ack_i to top
[2025-03-03 03:34:02,023][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_ack_i" is new
[2025-03-03 03:34:02,023][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_err_i as signal wbs_err_i to top
[2025-03-03 03:34:02,023][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_err_i" is new
[2025-03-03 03:34:02,023][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_da_n
[2025-03-03 03:34:02,023][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_da_p
[2025-03-03 03:34:02,023][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_daclk_n
[2025-03-03 03:34:02,023][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_daclk_p
[2025-03-03 03:34:02,023][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_db_n
[2025-03-03 03:34:02,023][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_db_p
[2025-03-03 03:34:02,023][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_dbclk_n
[2025-03-03 03:34:02,023][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_dbclk_p
[2025-03-03 03:34:02,023][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_miso
[2025-03-03 03:34:02,023][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_ovra_n
[2025-03-03 03:34:02,023][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_ovra_p
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_ovrb_n
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_ovrb_p
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_syncout_n
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_syncout_p
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_cs
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_enable
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_mosi
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_sclk
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_sreset
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_sync_n
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_sync_p
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port enable_led
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sreset_led
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port gpio_led_0_0_ext
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port gpio_led_1_1_ext
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sparrow_albatros_spec_one_gbe_mgt_clk_n
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sparrow_albatros_spec_one_gbe_mgt_clk_p
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sparrow_albatros_spec_one_gbe_sfp_rx_n
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sparrow_albatros_spec_one_gbe_sfp_rx_p
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sparrow_albatros_spec_one_gbe_sfp_tx_n
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sparrow_albatros_spec_one_gbe_sfp_tx_p
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port adc_pll_ctrl_miso
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_addr
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_ba
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_cas_n
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_ck_n
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_ck_p
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_cke
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_cs_n
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_dm
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_dq
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_dqs_n
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_dqs_p
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_odt
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_ras_n
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_reset_n
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_we_n
[2025-03-03 03:34:02,024][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ddr_vrn
[2025-03-03 03:34:02,025][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ddr_vrp
[2025-03-03 03:34:02,025][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_mio
[2025-03-03 03:34:02,025][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ps_clk
[2025-03-03 03:34:02,025][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ps_porb
[2025-03-03 03:34:02,025][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ps_srstb
[2025-03-03 03:34:02,025][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port adc_pll_ctrl_adc_en
[2025-03-03 03:34:02,025][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port adc_pll_ctrl_cs
[2025-03-03 03:34:02,025][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port adc_pll_ctrl_mosi
[2025-03-03 03:34:02,025][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port adc_pll_ctrl_sclk
[2025-03-03 03:34:02,025][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port wr_osc_en
[2025-03-03 03:34:02,025][verilog.py:1303][gen_port_list][DEBUG][MainThread]: i: 60 n_ports: 59
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk180
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk270
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk90
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_enable
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_sreset
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_data_a_0
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_data_a_1
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_data_b_0
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_data_b_1
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_overrange_a_0
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_overrange_a_1
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_overrange_b_0
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_overrange_b_1
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_sync
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_sync_out_0
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_sync_out_1
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_coeffs_addr
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_coeffs_data_in
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_coeffs_data_out
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_coeffs_we
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_reorder_map1_addr
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_reorder_map1_data_in
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_reorder_map1_data_out
[2025-03-03 03:34:02,025][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_reorder_map1_we
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol00_addr
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol00_data_in
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol00_data_out
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol00_we
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01i_addr
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01i_data_in
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01i_data_out
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01i_we
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01r_addr
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01r_data_in
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01r_data_out
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01r_we
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol11_addr
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol11_data_in
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol11_data_out
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol11_we
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_bram_addr
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_bram_data_in
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_bram_data_out
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_bram_we
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg16bit_data_addr
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg16bit_data_data_in
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg16bit_data_data_out
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg16bit_data_we
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_led0_sync_gateway
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_led1_new_acc_gateway
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_200
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_gt0_qplloutclk_out
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_gt0_qplloutrefclk_out
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_mgt_clk
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_mmcm_locked_out
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_rxuserclk2_out
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_rxuserclk_out
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_userclk2_out
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_userclk_out
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_dbg_data
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_dbg_dvld
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_ack
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_badframe
[2025-03-03 03:34:02,026][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_data
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_dvld
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_eof
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_overrun
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_rst
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_srcip
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_srcport
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_afull
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_data
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_destip
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_destport
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_dvld
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_eof
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_overflow
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_rst
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_data
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_dvld
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_er
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_data
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_en
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_er
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_rx_badframe
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_rx_data
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_rx_dvld
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_rx_goodframe
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_syncacquired
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_tx_ack
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_tx_data
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_tx_dvld
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_phy_status
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_reset_done
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2025-03-03 03:34:02,027][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk180
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk270
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk90
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_10
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wb_clk_i
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wb_rst_i
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_ack_i
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_adr_o
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_cyc_o
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_dat_i
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_dat_o
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_rst_o
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_sel_o
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_stb_o
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_we_o
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wr_uart_rx
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wr_uart_tx
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_acc_cnt_in
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_acc_cnt_user_data_in
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_acc_len_out
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_acc_len_user_data_out
[2025-03-03 03:34:02,028][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_cnt_rst_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_cnt_rst_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_dest_ip_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_dest_ip_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_dest_prt_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_dest_prt_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_fft_of_count_in
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_fft_of_count_user_data_in
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_clip_count_in
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_clip_count_user_data_in
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_gbe_en_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_gbe_en_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_gbe_rst_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_gbe_rst_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pack_rst_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pack_rst_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_packetiser_bytes_per_spectrum_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_packetiser_bytes_per_spectrum_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_packetiser_spectra_per_packet_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_packetiser_spectra_per_packet_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pfb_fft_shift_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pfb_fft_shift_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_ctrl_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_ctrl_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_status_in
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_status_user_data_in
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_adc_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_adc_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_cnt_in
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_cnt_user_data_in
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg16bit_enable_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg16bit_enable_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tx_of_cnt_in
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tx_of_cnt_user_data_in
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_adc_ads5404_delay_ctrl_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_adc_ads5404_delay_val_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_adc_ads5404_hardware_rst_user_data_out
[2025-03-03 03:34:02,029][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_adc_ads5404_pll_lock_user_data_in
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal SPARROW_sparrow_adc_en_user_data_out
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_acc_cnt_in_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_acc_len_out_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_cnt_rst_out_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_dest_ip_out_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_dest_prt_out_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_fft_of_count_in_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_clip_count_in_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_gbe_en_out_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_gbe_rst_out_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pack_rst_out_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_packetiser_bytes_per_spectrum_out_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_packetiser_spectra_per_packet_out_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pfb_fft_shift_out_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_ctrl_out_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_status_in_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_adc_out_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_cnt_in_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_out_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg16bit_enable_out_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tx_of_cnt_in_we
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_err_i
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_ack_i
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_adr_o
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_cyc_o
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_dat_i
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_dat_o
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_err_i
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_sel_o
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_stb_o
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_we_o
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2025-03-03 03:34:02,030][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2025-03-03 03:34:02,031][toolflow.py:629][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2025-03-03 03:34:02,032][toolflow.py:228][generate_hdl][INFO][MainThread]: generating auxiliary HDL
[2025-03-03 03:34:02,032][toolflow.py:235][generate_peripheral_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2025-03-03 03:34:02,033][toolflow.py:638][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2025-03-03 03:34:02,033][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block SPARROW
[2025-03-03 03:34:02,033][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block acc_cnt
[2025-03-03 03:34:02,033][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block acc_len
[2025-03-03 03:34:02,033][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block cnt_rst
[2025-03-03 03:34:02,033][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block dest_ip
[2025-03-03 03:34:02,033][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block dest_prt
[2025-03-03 03:34:02,033][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block fft_of_count
[2025-03-03 03:34:02,033][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block clip_count
[2025-03-03 03:34:02,033][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block coeffs
[2025-03-03 03:34:02,033][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block map1
[2025-03-03 03:34:02,033][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block gbe_en
[2025-03-03 03:34:02,033][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block gbe_rst
[2025-03-03 03:34:02,033][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block led0_sync
[2025-03-03 03:34:02,034][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,034][constraints.py:42][__init__][DEBUG][MainThread]:   portname: gpio_led_0_0_ext
[2025-03-03 03:34:02,034][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: led
[2025-03-03 03:34:02,034][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: [0]
[2025-03-03 03:34:02,034][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,034][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,034][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,034][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,034][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,034][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2025-03-03 03:34:02,034][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2025-03-03 03:34:02,034][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_0_0_ext[*]}]
[2025-03-03 03:34:02,034][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2025-03-03 03:34:02,034][constraints.py:408][__init__][DEBUG][MainThread]: New set max delay constraint
[2025-03-03 03:34:02,034][constraints.py:409][__init__][DEBUG][MainThread]: source path: None
[2025-03-03 03:34:02,034][constraints.py:410][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_0_0_ext[*]}]
[2025-03-03 03:34:02,034][constraints.py:411][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2025-03-03 03:34:02,034][constraints.py:437][__init__][DEBUG][MainThread]: New false path constraint
[2025-03-03 03:34:02,034][constraints.py:438][__init__][DEBUG][MainThread]: source path: None
[2025-03-03 03:34:02,034][constraints.py:439][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_0_0_ext[*]}]
[2025-03-03 03:34:02,034][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block led1_new_acc
[2025-03-03 03:34:02,034][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,034][constraints.py:42][__init__][DEBUG][MainThread]:   portname: gpio_led_1_1_ext
[2025-03-03 03:34:02,034][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: led
[2025-03-03 03:34:02,034][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: [0]
[2025-03-03 03:34:02,034][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2025-03-03 03:34:02,034][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,034][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,034][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,034][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,034][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2025-03-03 03:34:02,034][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2025-03-03 03:34:02,034][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_1_1_ext[*]}]
[2025-03-03 03:34:02,034][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2025-03-03 03:34:02,034][constraints.py:408][__init__][DEBUG][MainThread]: New set max delay constraint
[2025-03-03 03:34:02,034][constraints.py:409][__init__][DEBUG][MainThread]: source path: None
[2025-03-03 03:34:02,035][constraints.py:410][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_1_1_ext[*]}]
[2025-03-03 03:34:02,035][constraints.py:411][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2025-03-03 03:34:02,035][constraints.py:437][__init__][DEBUG][MainThread]: New false path constraint
[2025-03-03 03:34:02,035][constraints.py:438][__init__][DEBUG][MainThread]: source path: None
[2025-03-03 03:34:02,035][constraints.py:439][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_1_1_ext[*]}]
[2025-03-03 03:34:02,035][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block one_gbe
[2025-03-03 03:34:02,035][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,035][constraints.py:42][__init__][DEBUG][MainThread]:   portname: sparrow_albatros_spec_one_gbe_sfp_tx_p
[2025-03-03 03:34:02,035][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2025-03-03 03:34:02,035][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,035][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,035][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,035][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,035][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,035][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,035][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,035][constraints.py:42][__init__][DEBUG][MainThread]:   portname: sparrow_albatros_spec_one_gbe_sfp_tx_n
[2025-03-03 03:34:02,035][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2025-03-03 03:34:02,035][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,035][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,035][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,035][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,035][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,035][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,035][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,035][constraints.py:42][__init__][DEBUG][MainThread]:   portname: sparrow_albatros_spec_one_gbe_sfp_rx_p
[2025-03-03 03:34:02,035][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2025-03-03 03:34:02,035][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,035][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,035][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,035][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,035][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,035][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,035][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,035][constraints.py:42][__init__][DEBUG][MainThread]:   portname: sparrow_albatros_spec_one_gbe_sfp_rx_n
[2025-03-03 03:34:02,035][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2025-03-03 03:34:02,035][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,036][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,036][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,036][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,036][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,036][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,036][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,036][constraints.py:42][__init__][DEBUG][MainThread]:   portname: sparrow_albatros_spec_one_gbe_mgt_clk_p
[2025-03-03 03:34:02,036][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: eth_clk_125_p
[2025-03-03 03:34:02,036][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,036][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,036][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,036][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,036][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,036][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,036][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,036][constraints.py:42][__init__][DEBUG][MainThread]:   portname: sparrow_albatros_spec_one_gbe_mgt_clk_n
[2025-03-03 03:34:02,036][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: eth_clk_125_n
[2025-03-03 03:34:02,036][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,036][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,036][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,036][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,036][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,036][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,036][constraints.py:168][__init__][DEBUG][MainThread]: New clock constraint
[2025-03-03 03:34:02,036][constraints.py:169][__init__][DEBUG][MainThread]: clock signal: sparrow_albatros_spec_one_gbe_mgt_clk_p
[2025-03-03 03:34:02,036][constraints.py:170][__init__][DEBUG][MainThread]: name: onegbe_clk
[2025-03-03 03:34:02,036][constraints.py:171][__init__][DEBUG][MainThread]: freq: 125.0
[2025-03-03 03:34:02,036][constraints.py:172][__init__][DEBUG][MainThread]: period: None
[2025-03-03 03:34:02,036][constraints.py:173][__init__][DEBUG][MainThread]: port_en: True
[2025-03-03 03:34:02,036][constraints.py:174][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2025-03-03 03:34:02,036][constraints.py:175][__init__][DEBUG][MainThread]: waveform_max: None
[2025-03-03 03:34:02,036][constraints.py:176][__init__][DEBUG][MainThread]: virtual_en: False
[2025-03-03 03:34:02,036][constraints.py:256][__init__][DEBUG][MainThread]: New clock group constraint
[2025-03-03 03:34:02,036][constraints.py:257][__init__][DEBUG][MainThread]: clock name group 1: -include_generated_clocks -of_objects [get_nets user_clk]
[2025-03-03 03:34:02,036][constraints.py:258][__init__][DEBUG][MainThread]: clock name group 2: -include_generated_clocks -of_objects [get_ports sparrow_albatros_spec_one_gbe_mgt_clk_p]
[2025-03-03 03:34:02,036][constraints.py:259][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2025-03-03 03:34:02,036][constraints.py:256][__init__][DEBUG][MainThread]: New clock group constraint
[2025-03-03 03:34:02,036][constraints.py:257][__init__][DEBUG][MainThread]: clock name group 1: -include_generated_clocks -of_objects [get_nets sys_clk]
[2025-03-03 03:34:02,036][constraints.py:258][__init__][DEBUG][MainThread]: clock name group 2: -include_generated_clocks -of_objects [get_ports sparrow_albatros_spec_one_gbe_mgt_clk_p]
[2025-03-03 03:34:02,036][constraints.py:259][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2025-03-03 03:34:02,037][constraints.py:256][__init__][DEBUG][MainThread]: New clock group constraint
[2025-03-03 03:34:02,037][constraints.py:257][__init__][DEBUG][MainThread]: clock name group 1: -include_generated_clocks -of_objects [get_nets sys_clk]
[2025-03-03 03:34:02,037][constraints.py:258][__init__][DEBUG][MainThread]: clock name group 2: -include_generated_clocks sparrow_albatros_spec_one_gbe*
[2025-03-03 03:34:02,037][constraints.py:259][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2025-03-03 03:34:02,037][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block pack_rst
[2025-03-03 03:34:02,037][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bytes_per_spectrum
[2025-03-03 03:34:02,037][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block spectra_per_packet
[2025-03-03 03:34:02,037][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block pfb_fft_shift
[2025-03-03 03:34:02,037][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block pol00
[2025-03-03 03:34:02,037][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block pol01i
[2025-03-03 03:34:02,037][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block pol01r
[2025-03-03 03:34:02,037][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block pol11
[2025-03-03 03:34:02,037][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sparrow_adc
[2025-03-03 03:34:02,037][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,037][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_sync_p
[2025-03-03 03:34:02,037][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_sync_p
[2025-03-03 03:34:02,037][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,037][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,037][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,037][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,037][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,037][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,037][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,037][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_sync_n
[2025-03-03 03:34:02,037][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_sync_n
[2025-03-03 03:34:02,037][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,038][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,038][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,038][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,038][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,038][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,038][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,038][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_sreset
[2025-03-03 03:34:02,038][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_sreset
[2025-03-03 03:34:02,038][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,038][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,038][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,038][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,038][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,038][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,038][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,038][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_enable
[2025-03-03 03:34:02,038][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_enable
[2025-03-03 03:34:02,038][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,038][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,038][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,038][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,038][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,038][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,038][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,038][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_daclk_p
[2025-03-03 03:34:02,038][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_daclk_p
[2025-03-03 03:34:02,038][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,038][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,038][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,038][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,038][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,038][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,038][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,038][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_daclk_n
[2025-03-03 03:34:02,038][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_daclk_n
[2025-03-03 03:34:02,038][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,038][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,038][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,038][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,039][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,039][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,039][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,039][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_dbclk_p
[2025-03-03 03:34:02,039][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_dbclk_p
[2025-03-03 03:34:02,039][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,039][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,039][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,039][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,039][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,039][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,039][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,039][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_dbclk_n
[2025-03-03 03:34:02,039][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_dbclk_n
[2025-03-03 03:34:02,039][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,039][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,039][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,039][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,039][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,039][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,039][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,039][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_syncout_p
[2025-03-03 03:34:02,039][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_syncout_p
[2025-03-03 03:34:02,039][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,039][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,039][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,039][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,039][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,039][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,039][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,039][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_syncout_n
[2025-03-03 03:34:02,039][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_syncout_n
[2025-03-03 03:34:02,039][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,039][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,039][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,039][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,039][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,040][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,040][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,040][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_ovra_p
[2025-03-03 03:34:02,040][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_ovra_p
[2025-03-03 03:34:02,040][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,040][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,040][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,040][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,040][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,040][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,040][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,040][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_ovra_n
[2025-03-03 03:34:02,040][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_ovra_n
[2025-03-03 03:34:02,040][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,040][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,040][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,040][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,040][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,040][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,040][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,040][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_ovrb_p
[2025-03-03 03:34:02,040][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_ovrb_p
[2025-03-03 03:34:02,040][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,040][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,040][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,040][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,040][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,040][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,040][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,040][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_ovrb_n
[2025-03-03 03:34:02,040][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_ovrb_n
[2025-03-03 03:34:02,040][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,040][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,040][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,040][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,040][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,040][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,041][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,041][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_da_p
[2025-03-03 03:34:02,041][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_da_p
[2025-03-03 03:34:02,041][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-03 03:34:02,041][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-03 03:34:02,041][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,041][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,041][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,041][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,041][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,041][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_da_n
[2025-03-03 03:34:02,041][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_da_n
[2025-03-03 03:34:02,041][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-03 03:34:02,041][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-03 03:34:02,041][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,041][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,041][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,041][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,041][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,041][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_db_p
[2025-03-03 03:34:02,041][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_db_p
[2025-03-03 03:34:02,041][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-03 03:34:02,041][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-03 03:34:02,041][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,041][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,041][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,041][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,041][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,041][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_db_n
[2025-03-03 03:34:02,041][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_db_n
[2025-03-03 03:34:02,041][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-03 03:34:02,041][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-03 03:34:02,041][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,041][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,041][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,041][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,041][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,041][constraints.py:42][__init__][DEBUG][MainThread]:   portname: sreset_led
[2025-03-03 03:34:02,041][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: led
[2025-03-03 03:34:02,042][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,042][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: 6
[2025-03-03 03:34:02,042][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,042][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,042][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,042][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,042][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,042][constraints.py:42][__init__][DEBUG][MainThread]:   portname: enable_led
[2025-03-03 03:34:02,042][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: led
[2025-03-03 03:34:02,042][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,042][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: 7
[2025-03-03 03:34:02,042][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,042][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,042][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,042][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,042][constraints.py:168][__init__][DEBUG][MainThread]: New clock constraint
[2025-03-03 03:34:02,042][constraints.py:169][__init__][DEBUG][MainThread]: clock signal: ads5404_daclk_p
[2025-03-03 03:34:02,042][constraints.py:170][__init__][DEBUG][MainThread]: name: ads5404a_clk
[2025-03-03 03:34:02,042][constraints.py:171][__init__][DEBUG][MainThread]: freq: 125
[2025-03-03 03:34:02,042][constraints.py:172][__init__][DEBUG][MainThread]: period: None
[2025-03-03 03:34:02,042][constraints.py:173][__init__][DEBUG][MainThread]: port_en: True
[2025-03-03 03:34:02,042][constraints.py:174][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2025-03-03 03:34:02,042][constraints.py:175][__init__][DEBUG][MainThread]: waveform_max: None
[2025-03-03 03:34:02,042][constraints.py:176][__init__][DEBUG][MainThread]: virtual_en: False
[2025-03-03 03:34:02,042][constraints.py:256][__init__][DEBUG][MainThread]: New clock group constraint
[2025-03-03 03:34:02,042][constraints.py:257][__init__][DEBUG][MainThread]: clock name group 1: -include_generated_clocks -of_objects [get_nets sys_clk]
[2025-03-03 03:34:02,042][constraints.py:258][__init__][DEBUG][MainThread]: clock name group 2: -include_generated_clocks ads5404a_clk
[2025-03-03 03:34:02,042][constraints.py:259][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2025-03-03 03:34:02,042][constraints.py:168][__init__][DEBUG][MainThread]: New clock constraint
[2025-03-03 03:34:02,042][constraints.py:169][__init__][DEBUG][MainThread]: clock signal: ads5404_dbclk_p
[2025-03-03 03:34:02,042][constraints.py:170][__init__][DEBUG][MainThread]: name: ads5404b_clk
[2025-03-03 03:34:02,042][constraints.py:171][__init__][DEBUG][MainThread]: freq: 125
[2025-03-03 03:34:02,042][constraints.py:172][__init__][DEBUG][MainThread]: period: None
[2025-03-03 03:34:02,042][constraints.py:173][__init__][DEBUG][MainThread]: port_en: True
[2025-03-03 03:34:02,042][constraints.py:174][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2025-03-03 03:34:02,042][constraints.py:175][__init__][DEBUG][MainThread]: waveform_max: None
[2025-03-03 03:34:02,042][constraints.py:176][__init__][DEBUG][MainThread]: virtual_en: False
[2025-03-03 03:34:02,042][constraints.py:256][__init__][DEBUG][MainThread]: New clock group constraint
[2025-03-03 03:34:02,042][constraints.py:257][__init__][DEBUG][MainThread]: clock name group 1: -include_generated_clocks -of_objects [get_nets sys_clk]
[2025-03-03 03:34:02,042][constraints.py:258][__init__][DEBUG][MainThread]: clock name group 2: -include_generated_clocks ads5404b_clk
[2025-03-03 03:34:02,043][constraints.py:259][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2025-03-03 03:34:02,043][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,043][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_cs
[2025-03-03 03:34:02,043][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_sdenb
[2025-03-03 03:34:02,043][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,043][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,043][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,043][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,043][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,043][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,043][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,043][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_sclk
[2025-03-03 03:34:02,043][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_sclk
[2025-03-03 03:34:02,043][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,043][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,043][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,043][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,043][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,043][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,043][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,043][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_mosi
[2025-03-03 03:34:02,043][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_sdio
[2025-03-03 03:34:02,043][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,043][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,043][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,043][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,043][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,043][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,043][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,043][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_miso
[2025-03-03 03:34:02,043][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_sdo
[2025-03-03 03:34:02,043][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,043][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,043][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,043][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,043][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,043][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,043][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2025-03-03 03:34:02,044][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2025-03-03 03:34:02,044][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2025-03-03 03:34:02,044][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sync
[2025-03-03 03:34:02,044][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sync_adc
[2025-03-03 03:34:02,044][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sync_cnt
[2025-03-03 03:34:02,044][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block data
[2025-03-03 03:34:02,044][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block enable
[2025-03-03 03:34:02,044][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block tx_of_cnt
[2025-03-03 03:34:02,044][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sysgen_ip
[2025-03-03 03:34:02,044][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block SPARROW
[2025-03-03 03:34:02,044][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,044][constraints.py:42][__init__][DEBUG][MainThread]:   portname: wr_osc_en
[2025-03-03 03:34:02,044][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: wr_osc_en
[2025-03-03 03:34:02,044][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,044][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,044][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,044][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,044][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,044][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,044][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,044][constraints.py:42][__init__][DEBUG][MainThread]:   portname: adc_pll_ctrl_cs
[2025-03-03 03:34:02,044][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: pll_sen
[2025-03-03 03:34:02,044][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,044][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,044][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,045][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,045][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,045][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,045][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,045][constraints.py:42][__init__][DEBUG][MainThread]:   portname: adc_pll_ctrl_sclk
[2025-03-03 03:34:02,045][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: pll_sclk
[2025-03-03 03:34:02,045][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,045][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,045][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,045][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,045][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,045][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,045][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,045][constraints.py:42][__init__][DEBUG][MainThread]:   portname: adc_pll_ctrl_mosi
[2025-03-03 03:34:02,045][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: pll_sdi
[2025-03-03 03:34:02,045][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,045][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,045][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,045][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,045][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,045][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,045][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,045][constraints.py:42][__init__][DEBUG][MainThread]:   portname: adc_pll_ctrl_miso
[2025-03-03 03:34:02,045][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: pll_sdo
[2025-03-03 03:34:02,045][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,045][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,045][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,045][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,045][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,045][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,045][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-03 03:34:02,045][constraints.py:42][__init__][DEBUG][MainThread]:   portname: adc_pll_ctrl_adc_en
[2025-03-03 03:34:02,045][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: adc_en
[2025-03-03 03:34:02,045][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-03 03:34:02,045][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-03 03:34:02,045][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-03 03:34:02,045][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-03 03:34:02,046][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-03 03:34:02,046][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-03 03:34:02,046][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ads5404_hardware_rst
[2025-03-03 03:34:02,046][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ads5404_pll_lock
[2025-03-03 03:34:02,046][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ads5404_delay_val
[2025-03-03 03:34:02,046][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ads5404_delay_ctrl
[2025-03-03 03:34:02,046][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sys_block0
[2025-03-03 03:34:02,046][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sparrow_adc_en
[2025-03-03 03:34:02,046][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block axi4lite_interconnect
[2025-03-03 03:34:02,046][toolflow.py:654][generate_consts][INFO][MainThread]: Generating physical constraints
[2025-03-03 03:34:02,046][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port gpio_led_0_0_ext on led 
[2025-03-03 03:34:02,046][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: gpio_led_0_0_ext V18
[2025-03-03 03:34:02,046][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: gpio_led_0_0_ext LVCMOS33
[2025-03-03 03:34:02,046][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: gpio_led_0_0_ext None
[2025-03-03 03:34:02,046][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port gpio_led_1_1_ext on led 
[2025-03-03 03:34:02,046][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: gpio_led_1_1_ext W18
[2025-03-03 03:34:02,046][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: gpio_led_1_1_ext LVCMOS33
[2025-03-03 03:34:02,046][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: gpio_led_1_1_ext None
[2025-03-03 03:34:02,046][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port sparrow_albatros_spec_one_gbe_sfp_tx_p on mgt_tx_p 
[2025-03-03 03:34:02,046][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: sparrow_albatros_spec_one_gbe_sfp_tx_p AA2
[2025-03-03 03:34:02,046][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: sparrow_albatros_spec_one_gbe_sfp_tx_p None
[2025-03-03 03:34:02,046][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: sparrow_albatros_spec_one_gbe_sfp_tx_p None
[2025-03-03 03:34:02,046][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port sparrow_albatros_spec_one_gbe_sfp_tx_n on mgt_tx_n 
[2025-03-03 03:34:02,046][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: sparrow_albatros_spec_one_gbe_sfp_tx_n AA1
[2025-03-03 03:34:02,046][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: sparrow_albatros_spec_one_gbe_sfp_tx_n None
[2025-03-03 03:34:02,046][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: sparrow_albatros_spec_one_gbe_sfp_tx_n None
[2025-03-03 03:34:02,046][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port sparrow_albatros_spec_one_gbe_sfp_rx_p on mgt_rx_p 
[2025-03-03 03:34:02,047][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: sparrow_albatros_spec_one_gbe_sfp_rx_p AB4
[2025-03-03 03:34:02,047][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: sparrow_albatros_spec_one_gbe_sfp_rx_p None
[2025-03-03 03:34:02,047][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: sparrow_albatros_spec_one_gbe_sfp_rx_p None
[2025-03-03 03:34:02,047][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port sparrow_albatros_spec_one_gbe_sfp_rx_n on mgt_rx_n 
[2025-03-03 03:34:02,047][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: sparrow_albatros_spec_one_gbe_sfp_rx_n AB3
[2025-03-03 03:34:02,047][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: sparrow_albatros_spec_one_gbe_sfp_rx_n None
[2025-03-03 03:34:02,047][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: sparrow_albatros_spec_one_gbe_sfp_rx_n None
[2025-03-03 03:34:02,052][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port sparrow_albatros_spec_one_gbe_mgt_clk_p on eth_clk_125_p 
[2025-03-03 03:34:02,052][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: sparrow_albatros_spec_one_gbe_mgt_clk_p U6
[2025-03-03 03:34:02,052][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: sparrow_albatros_spec_one_gbe_mgt_clk_p None
[2025-03-03 03:34:02,052][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: sparrow_albatros_spec_one_gbe_mgt_clk_p None
[2025-03-03 03:34:02,052][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port sparrow_albatros_spec_one_gbe_mgt_clk_n on eth_clk_125_n 
[2025-03-03 03:34:02,052][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: sparrow_albatros_spec_one_gbe_mgt_clk_n U5
[2025-03-03 03:34:02,052][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: sparrow_albatros_spec_one_gbe_mgt_clk_n None
[2025-03-03 03:34:02,052][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: sparrow_albatros_spec_one_gbe_mgt_clk_n None
[2025-03-03 03:34:02,052][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_sync_p on ads5404_sync_p 
[2025-03-03 03:34:02,052][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_sync_p J14
[2025-03-03 03:34:02,052][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_sync_p LVDS
[2025-03-03 03:34:02,052][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_sync_p None
[2025-03-03 03:34:02,052][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_sync_n on ads5404_sync_n 
[2025-03-03 03:34:02,053][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_sync_n H14
[2025-03-03 03:34:02,053][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_sync_n LVDS
[2025-03-03 03:34:02,053][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_sync_n None
[2025-03-03 03:34:02,053][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_sreset on ads5404_sreset 
[2025-03-03 03:34:02,053][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_sreset C2
[2025-03-03 03:34:02,053][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_sreset LVCMOS18
[2025-03-03 03:34:02,053][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_sreset None
[2025-03-03 03:34:02,053][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_enable on ads5404_enable 
[2025-03-03 03:34:02,053][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_enable B1
[2025-03-03 03:34:02,053][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_enable LVCMOS18
[2025-03-03 03:34:02,053][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_enable None
[2025-03-03 03:34:02,053][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_daclk_p on ads5404_daclk_p 
[2025-03-03 03:34:02,053][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_daclk_p D15
[2025-03-03 03:34:02,053][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_daclk_p LVDS
[2025-03-03 03:34:02,053][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_daclk_p None
[2025-03-03 03:34:02,053][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_daclk_n on ads5404_daclk_n 
[2025-03-03 03:34:02,053][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_daclk_n D14
[2025-03-03 03:34:02,053][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_daclk_n LVDS
[2025-03-03 03:34:02,053][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_daclk_n None
[2025-03-03 03:34:02,053][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_dbclk_p on ads5404_dbclk_p 
[2025-03-03 03:34:02,053][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_dbclk_p C8
[2025-03-03 03:34:02,053][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_dbclk_p LVDS
[2025-03-03 03:34:02,053][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_dbclk_p None
[2025-03-03 03:34:02,053][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_dbclk_n on ads5404_dbclk_n 
[2025-03-03 03:34:02,053][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_dbclk_n C7
[2025-03-03 03:34:02,053][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_dbclk_n LVDS
[2025-03-03 03:34:02,053][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_dbclk_n None
[2025-03-03 03:34:02,053][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_syncout_p on ads5404_syncout_p 
[2025-03-03 03:34:02,053][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_syncout_p G14
[2025-03-03 03:34:02,053][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_syncout_p LVDS
[2025-03-03 03:34:02,053][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_syncout_p None
[2025-03-03 03:34:02,053][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_syncout_n on ads5404_syncout_n 
[2025-03-03 03:34:02,053][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_syncout_n F14
[2025-03-03 03:34:02,053][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_syncout_n LVDS
[2025-03-03 03:34:02,053][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_syncout_n None
[2025-03-03 03:34:02,053][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_ovra_p on ads5404_ovra_p 
[2025-03-03 03:34:02,053][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_ovra_p K13
[2025-03-03 03:34:02,053][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_ovra_p LVDS
[2025-03-03 03:34:02,054][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_ovra_p None
[2025-03-03 03:34:02,054][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_ovra_n on ads5404_ovra_n 
[2025-03-03 03:34:02,054][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_ovra_n J13
[2025-03-03 03:34:02,054][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_ovra_n LVDS
[2025-03-03 03:34:02,054][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_ovra_n None
[2025-03-03 03:34:02,054][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_ovrb_p on ads5404_ovrb_p 
[2025-03-03 03:34:02,054][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_ovrb_p J10
[2025-03-03 03:34:02,054][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_ovrb_p LVDS
[2025-03-03 03:34:02,054][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_ovrb_p None
[2025-03-03 03:34:02,054][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_ovrb_n on ads5404_ovrb_n 
[2025-03-03 03:34:02,054][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_ovrb_n J9
[2025-03-03 03:34:02,054][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_ovrb_n LVDS
[2025-03-03 03:34:02,054][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_ovrb_n None
[2025-03-03 03:34:02,054][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_da_p on ads5404_da_p 
[2025-03-03 03:34:02,054][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p F12
[2025-03-03 03:34:02,054][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-03 03:34:02,054][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-03 03:34:02,054][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p C11
[2025-03-03 03:34:02,054][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-03 03:34:02,054][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-03 03:34:02,054][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p E11
[2025-03-03 03:34:02,054][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-03 03:34:02,054][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-03 03:34:02,054][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p H13
[2025-03-03 03:34:02,054][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-03 03:34:02,054][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-03 03:34:02,054][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p E10
[2025-03-03 03:34:02,054][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-03 03:34:02,054][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-03 03:34:02,054][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p C14
[2025-03-03 03:34:02,054][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-03 03:34:02,054][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-03 03:34:02,054][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p C12
[2025-03-03 03:34:02,054][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-03 03:34:02,054][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-03 03:34:02,054][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p B16
[2025-03-03 03:34:02,054][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-03 03:34:02,054][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-03 03:34:02,054][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p E16
[2025-03-03 03:34:02,055][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-03 03:34:02,055][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-03 03:34:02,055][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p A13
[2025-03-03 03:34:02,055][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-03 03:34:02,055][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-03 03:34:02,055][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p G16
[2025-03-03 03:34:02,055][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-03 03:34:02,055][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-03 03:34:02,055][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p B17
[2025-03-03 03:34:02,055][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-03 03:34:02,055][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-03 03:34:02,055][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_da_n on ads5404_da_n 
[2025-03-03 03:34:02,055][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n E12
[2025-03-03 03:34:02,055][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-03 03:34:02,055][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-03 03:34:02,055][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n B11
[2025-03-03 03:34:02,055][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-03 03:34:02,055][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-03 03:34:02,055][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n D11
[2025-03-03 03:34:02,055][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-03 03:34:02,055][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-03 03:34:02,055][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n H12
[2025-03-03 03:34:02,055][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-03 03:34:02,055][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-03 03:34:02,055][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n D10
[2025-03-03 03:34:02,055][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-03 03:34:02,055][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-03 03:34:02,055][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n B14
[2025-03-03 03:34:02,055][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-03 03:34:02,055][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-03 03:34:02,055][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n B12
[2025-03-03 03:34:02,055][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-03 03:34:02,055][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-03 03:34:02,055][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n B15
[2025-03-03 03:34:02,055][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-03 03:34:02,055][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-03 03:34:02,055][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n D16
[2025-03-03 03:34:02,055][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-03 03:34:02,055][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-03 03:34:02,055][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n A12
[2025-03-03 03:34:02,056][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-03 03:34:02,056][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-03 03:34:02,056][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n G15
[2025-03-03 03:34:02,056][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-03 03:34:02,056][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-03 03:34:02,056][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n A17
[2025-03-03 03:34:02,056][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-03 03:34:02,056][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-03 03:34:02,056][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_db_p on ads5404_db_p 
[2025-03-03 03:34:02,056][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p B2
[2025-03-03 03:34:02,056][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-03 03:34:02,056][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-03 03:34:02,056][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p A4
[2025-03-03 03:34:02,056][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-03 03:34:02,056][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-03 03:34:02,056][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p E6
[2025-03-03 03:34:02,056][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-03 03:34:02,056][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-03 03:34:02,056][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p F5
[2025-03-03 03:34:02,056][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-03 03:34:02,056][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-03 03:34:02,056][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p B5
[2025-03-03 03:34:02,056][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-03 03:34:02,056][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-03 03:34:02,056][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p G6
[2025-03-03 03:34:02,056][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-03 03:34:02,056][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-03 03:34:02,056][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p A9
[2025-03-03 03:34:02,056][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-03 03:34:02,056][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-03 03:34:02,056][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p B10
[2025-03-03 03:34:02,056][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-03 03:34:02,056][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-03 03:34:02,056][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p D9
[2025-03-03 03:34:02,056][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-03 03:34:02,056][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-03 03:34:02,056][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p H7
[2025-03-03 03:34:02,056][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-03 03:34:02,056][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-03 03:34:02,056][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p B7
[2025-03-03 03:34:02,057][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-03 03:34:02,057][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-03 03:34:02,057][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p J11
[2025-03-03 03:34:02,057][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-03 03:34:02,057][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-03 03:34:02,057][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_db_n on ads5404_db_n 
[2025-03-03 03:34:02,057][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n A2
[2025-03-03 03:34:02,057][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-03 03:34:02,057][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-03 03:34:02,057][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n A3
[2025-03-03 03:34:02,057][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-03 03:34:02,057][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-03 03:34:02,057][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n D5
[2025-03-03 03:34:02,057][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-03 03:34:02,057][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-03 03:34:02,057][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n E5
[2025-03-03 03:34:02,057][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-03 03:34:02,057][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-03 03:34:02,057][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n B4
[2025-03-03 03:34:02,057][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-03 03:34:02,057][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-03 03:34:02,057][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n G5
[2025-03-03 03:34:02,057][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-03 03:34:02,057][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-03 03:34:02,057][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n A8
[2025-03-03 03:34:02,057][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-03 03:34:02,057][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-03 03:34:02,057][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n A10
[2025-03-03 03:34:02,057][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-03 03:34:02,057][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-03 03:34:02,057][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n D8
[2025-03-03 03:34:02,057][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-03 03:34:02,057][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-03 03:34:02,057][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n H6
[2025-03-03 03:34:02,058][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-03 03:34:02,058][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-03 03:34:02,058][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n A7
[2025-03-03 03:34:02,058][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-03 03:34:02,058][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-03 03:34:02,058][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n H11
[2025-03-03 03:34:02,058][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-03 03:34:02,058][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-03 03:34:02,058][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port sreset_led on led 
[2025-03-03 03:34:02,058][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: sreset_led AC24
[2025-03-03 03:34:02,058][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: sreset_led LVCMOS33
[2025-03-03 03:34:02,058][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: sreset_led None
[2025-03-03 03:34:02,058][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port enable_led on led 
[2025-03-03 03:34:02,058][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: enable_led AB25
[2025-03-03 03:34:02,058][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: enable_led LVCMOS33
[2025-03-03 03:34:02,058][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: enable_led None
[2025-03-03 03:34:02,058][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_cs on ads5404_sdenb 
[2025-03-03 03:34:02,058][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_cs C4
[2025-03-03 03:34:02,058][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_cs LVCMOS18
[2025-03-03 03:34:02,058][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_cs None
[2025-03-03 03:34:02,058][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_sclk on ads5404_sclk 
[2025-03-03 03:34:02,058][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_sclk G7
[2025-03-03 03:34:02,058][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_sclk LVCMOS18
[2025-03-03 03:34:02,058][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_sclk None
[2025-03-03 03:34:02,058][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_mosi on ads5404_sdio 
[2025-03-03 03:34:02,058][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_mosi F7
[2025-03-03 03:34:02,058][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_mosi LVCMOS18
[2025-03-03 03:34:02,058][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_mosi None
[2025-03-03 03:34:02,058][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_miso on ads5404_sdo 
[2025-03-03 03:34:02,058][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_miso F8
[2025-03-03 03:34:02,058][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_miso LVCMOS18
[2025-03-03 03:34:02,058][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_miso None
[2025-03-03 03:34:02,058][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port wr_osc_en on wr_osc_en 
[2025-03-03 03:34:02,058][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: wr_osc_en AF15
[2025-03-03 03:34:02,058][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: wr_osc_en LVCMOS33
[2025-03-03 03:34:02,058][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: wr_osc_en None
[2025-03-03 03:34:02,059][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port adc_pll_ctrl_cs on pll_sen 
[2025-03-03 03:34:02,059][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: adc_pll_ctrl_cs AA15
[2025-03-03 03:34:02,059][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: adc_pll_ctrl_cs LVCMOS33
[2025-03-03 03:34:02,059][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: adc_pll_ctrl_cs 4
[2025-03-03 03:34:02,059][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port adc_pll_ctrl_sclk on pll_sclk 
[2025-03-03 03:34:02,059][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: adc_pll_ctrl_sclk AB14
[2025-03-03 03:34:02,059][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: adc_pll_ctrl_sclk LVCMOS33
[2025-03-03 03:34:02,059][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: adc_pll_ctrl_sclk 4
[2025-03-03 03:34:02,059][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port adc_pll_ctrl_mosi on pll_sdi 
[2025-03-03 03:34:02,059][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: adc_pll_ctrl_mosi Y17
[2025-03-03 03:34:02,059][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: adc_pll_ctrl_mosi LVCMOS33
[2025-03-03 03:34:02,059][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: adc_pll_ctrl_mosi 4
[2025-03-03 03:34:02,059][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port adc_pll_ctrl_miso on pll_sdo 
[2025-03-03 03:34:02,059][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: adc_pll_ctrl_miso AB17
[2025-03-03 03:34:02,059][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: adc_pll_ctrl_miso LVCMOS33
[2025-03-03 03:34:02,059][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: adc_pll_ctrl_miso None
[2025-03-03 03:34:02,059][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port adc_pll_ctrl_adc_en on adc_en 
[2025-03-03 03:34:02,059][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: adc_pll_ctrl_adc_en AE17
[2025-03-03 03:34:02,059][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: adc_pll_ctrl_adc_en LVCMOS33
[2025-03-03 03:34:02,059][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: adc_pll_ctrl_adc_en 4
[2025-03-03 03:34:02,059][toolflow.py:531][write_core_info][DEBUG][MainThread]: Opening /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/sparrow/core_info.tab
[2025-03-03 03:34:02,059][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pol00
[2025-03-03 03:34:02,059][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pol01i
[2025-03-03 03:34:02,059][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pol01r
[2025-03-03 03:34:02,059][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pol11
[2025-03-03 03:34:02,059][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ss_adc_bram
[2025-03-03 03:34:02,059][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for four_bit_quant_coeffs
[2025-03-03 03:34:02,059][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tvg16bit_data
[2025-03-03 03:34:02,059][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for four_bit_reorder_map1
[2025-03-03 03:34:02,059][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for acc_cnt
[2025-03-03 03:34:02,059][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for acc_len
[2025-03-03 03:34:02,059][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for cnt_rst
[2025-03-03 03:34:02,059][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_prt
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for fft_of_count
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for four_bit_quant_clip_count
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe_en
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe_rst
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pack_rst
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for packetiser_bytes_per_spectrum
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for packetiser_spectra_per_packet
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pfb_fft_shift
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ss_adc_ctrl
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ss_adc_status
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sync
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sync_adc
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sync_cnt
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tvg16bit_enable
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_of_cnt
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ads5404_spi_controller
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for one_gbe
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sparrow_pll_ctrl
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ads5404_delay_ctrl
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ads5404_delay_val
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ads5404_hardware_rst
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ads5404_pll_lock
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sparrow_adc_en
[2025-03-03 03:34:02,060][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys
[2025-03-03 03:34:02,060][toolflow.py:553][write_core_info][DEBUG][MainThread]: Opening /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/sparrow/core_info.tab
[2025-03-03 03:34:02,060][toolflow.py:569][write_core_jam_info][DEBUG][MainThread]: Opening /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/sparrow/core_info.jam.tab
[2025-03-03 03:34:02,060][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pol00
[2025-03-03 03:34:02,060][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pol01i
[2025-03-03 03:34:02,060][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pol01r
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pol11
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ss_adc_bram
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for four_bit_quant_coeffs
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tvg16bit_data
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for four_bit_reorder_map1
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for acc_cnt
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for acc_len
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for cnt_rst
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_prt
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for fft_of_count
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for four_bit_quant_clip_count
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe_en
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe_rst
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pack_rst
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for packetiser_bytes_per_spectrum
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for packetiser_spectra_per_packet
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pfb_fft_shift
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ss_adc_ctrl
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ss_adc_status
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sync
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sync_adc
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sync_cnt
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tvg16bit_enable
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_of_cnt
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ads5404_spi_controller
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for one_gbe
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sparrow_pll_ctrl
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ads5404_delay_ctrl
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ads5404_delay_val
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ads5404_hardware_rst
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ads5404_pll_lock
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sparrow_adc_en
[2025-03-03 03:34:02,061][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys
[2025-03-03 03:34:02,061][toolflow.py:586][write_core_jam_info][DEBUG][MainThread]: Opening /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/sparrow/core_info.jam.tab
[2025-03-03 03:34:02,091][toolflow.py:666][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2025-03-03 03:34:02,091][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_addr (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,091][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_ba (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,091][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_cas_n (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,091][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_ck_n (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,091][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_ck_p (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,091][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_cke (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,091][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_cs_n (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,091][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_dm (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,091][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_dq (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,091][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_dqs_n (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,092][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_dqs_p (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,096][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_odt (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,097][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_ras_n (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,097][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_reset_n (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,097][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_we_n (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,097][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port FIXED_IO_ddr_vrn (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,097][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port FIXED_IO_ddr_vrp (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,097][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port FIXED_IO_mio (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,097][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port FIXED_IO_ps_clk (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,097][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port FIXED_IO_ps_porb (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,097][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port FIXED_IO_ps_srstb (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-03 03:34:02,097][toolflow.py:675][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2025-03-03 03:34:02,208][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/top.v
[2025-03-03 03:34:02,208][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/top.v
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_config.v
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_config.v
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_rx.v
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_rx.v
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp2.v
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp2.v
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac.v
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac.v
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_master.v
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_master.v
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx2.v
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx2.v
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx.v
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx.v
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_tx.v
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_tx.v
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_chk.v
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_chk.v
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp.v
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp.v
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_gen.v
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_gen.v
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_cpu_attach_wb.v
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_cpu_attach_wb.v
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_rx.v
[2025-03-03 03:34:02,209][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_rx.v
[2025-03-03 03:34:02,209][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_ethernet_pcs_pma_sgmii_autonegotiation.xci
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_ethernet_pcs_pma_sgmii_autonegotiation.xci
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/arp_cache_init.coe
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/arp_cache_init.coe
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_tx_packet_fifo.xci
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_tx_packet_fifo.xci
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_arp_cache.xci
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_arp_cache.xci
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_ctrl_fifo.xci
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_ctrl_fifo.xci
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_cpu_buffer.xci
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_cpu_buffer.xci
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_rx_packet_fifo.xci
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_rx_packet_fifo.xci
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_rx_ctrl_fifo.xci
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_rx_ctrl_fifo.xci
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gig_ethernet_pcs_pma_sgmii_lvds.xci
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gig_ethernet_pcs_pma_sgmii_lvds.xci
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gig_ethernet_pcs_pma_sgmii.xci
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gig_ethernet_pcs_pma_sgmii.xci
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/ads5404/ads5404_top.v
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/ads5404/ads5404_top.v
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/ads5404/ads5404_single.v
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/ads5404/ads5404_single.v
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/ads5404/fifo_36x128.xci
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/ads5404/fifo_36x128.xci
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/spi_master/spi_master.v
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/spi_master/spi_master.v
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/spi_master/wb_spi_master.v
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/spi_master/wb_spi_master.v
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink_sync
[2025-03-03 03:34:02,210][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink_sync
[2025-03-03 03:34:02,210][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc_sync
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc_sync
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/sys_block
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/sys_block
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/axi4lite_ic_wrapper.vhdl
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/axi4lite_ic_wrapper.vhdl
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_reorder_map1_dp_ram.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_reorder_map1_dp_ram.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_quant_coeffs_dp_ram.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_quant_coeffs_dp_ram.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol01r_dp_ram.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol01r_dp_ram.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram_pkg.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram_pkg.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1_muxdemux.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1_muxdemux.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol01i_dp_ram.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol01i_dp_ram.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r_muxdemux.vhd
[2025-03-03 03:34:02,211][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r_muxdemux.vhd
[2025-03-03 03:34:02,211][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_tvg16bit_data_dp_ram.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_tvg16bit_data_dp_ram.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol11_dp_ram.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol11_dp_ram.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram_muxdemux.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram_muxdemux.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i_muxdemux.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i_muxdemux.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2025-03-03 03:34:02,212][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data.vhd
[2025-03-03 03:34:02,212][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data.vhd
[2025-03-03 03:34:02,213][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_ss_adc_bram_dp_ram.vhd
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_ss_adc_bram_dp_ram.vhd
[2025-03-03 03:34:02,213][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pkg.vhd
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pkg.vhd
[2025-03-03 03:34:02,213][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol00_dp_ram.vhd
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol00_dp_ram.vhd
[2025-03-03 03:34:02,213][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i.vhd
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i.vhd
[2025-03-03 03:34:02,213][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11_muxdemux.vhd
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11_muxdemux.vhd
[2025-03-03 03:34:02,213][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_muxdemux.vhd
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_muxdemux.vhd
[2025-03-03 03:34:02,213][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data_muxdemux.vhd
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data_muxdemux.vhd
[2025-03-03 03:34:02,213][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00_muxdemux.vhd
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00_muxdemux.vhd
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set repos [get_property ip_repo_paths [current_project]]
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property ip_repo_paths "$repos /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/sysgen" [current_project]
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_ip_catalog
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_ip -name sparrow_albatros_spec -vendor User_Company -library SysGen -version 1.0 -module_name sparrow_albatros_spec_ip
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set repos [get_property ip_repo_paths [current_project]]
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property ip_repo_paths "$repos /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo" [current_project]
[2025-03-03 03:34:02,213][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_ip_catalog
[2025-03-03 03:34:02,213][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6220>
[2025-03-03 03:34:02,213][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: gpio_led_0_0_ext -> led
[2025-03-03 03:34:02,213][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,213][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V18
[2025-03-03 03:34:02,213][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,213][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-03 03:34:02,214][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name gpio_led_0_0_ext
[2025-03-03 03:34:02,214][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6250>
[2025-03-03 03:34:02,214][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: gpio_led_1_1_ext -> led
[2025-03-03 03:34:02,214][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W18
[2025-03-03 03:34:02,214][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-03 03:34:02,214][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name gpio_led_1_1_ext
[2025-03-03 03:34:02,214][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6280>
[2025-03-03 03:34:02,214][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: sparrow_albatros_spec_one_gbe_sfp_tx_p -> mgt_tx_p
[2025-03-03 03:34:02,214][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA2
[2025-03-03 03:34:02,214][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name sparrow_albatros_spec_one_gbe_sfp_tx_p
[2025-03-03 03:34:02,214][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa62b0>
[2025-03-03 03:34:02,214][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: sparrow_albatros_spec_one_gbe_sfp_tx_n -> mgt_tx_n
[2025-03-03 03:34:02,214][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA1
[2025-03-03 03:34:02,214][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name sparrow_albatros_spec_one_gbe_sfp_tx_n
[2025-03-03 03:34:02,214][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa62e0>
[2025-03-03 03:34:02,214][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: sparrow_albatros_spec_one_gbe_sfp_rx_p -> mgt_rx_p
[2025-03-03 03:34:02,214][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,214][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AB4
[2025-03-03 03:34:02,215][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name sparrow_albatros_spec_one_gbe_sfp_rx_p
[2025-03-03 03:34:02,215][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6310>
[2025-03-03 03:34:02,215][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: sparrow_albatros_spec_one_gbe_sfp_rx_n -> mgt_rx_n
[2025-03-03 03:34:02,215][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AB3
[2025-03-03 03:34:02,215][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name sparrow_albatros_spec_one_gbe_sfp_rx_n
[2025-03-03 03:34:02,215][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6340>
[2025-03-03 03:34:02,215][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: sparrow_albatros_spec_one_gbe_mgt_clk_p -> eth_clk_125_p
[2025-03-03 03:34:02,215][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U6
[2025-03-03 03:34:02,215][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name sparrow_albatros_spec_one_gbe_mgt_clk_p
[2025-03-03 03:34:02,215][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6370>
[2025-03-03 03:34:02,215][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: sparrow_albatros_spec_one_gbe_mgt_clk_n -> eth_clk_125_n
[2025-03-03 03:34:02,215][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U5
[2025-03-03 03:34:02,215][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name sparrow_albatros_spec_one_gbe_mgt_clk_n
[2025-03-03 03:34:02,215][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa63a0>
[2025-03-03 03:34:02,215][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_sync_p -> ads5404_sync_p
[2025-03-03 03:34:02,215][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,215][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J14
[2025-03-03 03:34:02,216][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,216][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_sync_p
[2025-03-03 03:34:02,216][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa63d0>
[2025-03-03 03:34:02,216][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_sync_n -> ads5404_sync_n
[2025-03-03 03:34:02,216][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H14
[2025-03-03 03:34:02,216][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,216][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_sync_n
[2025-03-03 03:34:02,216][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6400>
[2025-03-03 03:34:02,216][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_sreset -> ads5404_sreset
[2025-03-03 03:34:02,216][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C2
[2025-03-03 03:34:02,216][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2025-03-03 03:34:02,216][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_sreset
[2025-03-03 03:34:02,216][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6430>
[2025-03-03 03:34:02,216][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_enable -> ads5404_enable
[2025-03-03 03:34:02,216][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B1
[2025-03-03 03:34:02,216][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2025-03-03 03:34:02,216][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,216][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_enable
[2025-03-03 03:34:02,216][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6460>
[2025-03-03 03:34:02,217][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_daclk_p -> ads5404_daclk_p
[2025-03-03 03:34:02,217][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,217][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D15
[2025-03-03 03:34:02,217][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,217][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,217][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,217][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,217][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_daclk_p
[2025-03-03 03:34:02,217][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6490>
[2025-03-03 03:34:02,217][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_daclk_n -> ads5404_daclk_n
[2025-03-03 03:34:02,217][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,217][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D14
[2025-03-03 03:34:02,217][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,217][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,217][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,217][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,217][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_daclk_n
[2025-03-03 03:34:02,217][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa64c0>
[2025-03-03 03:34:02,217][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_dbclk_p -> ads5404_dbclk_p
[2025-03-03 03:34:02,217][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,217][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C8
[2025-03-03 03:34:02,217][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,217][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,217][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,217][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,217][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_dbclk_p
[2025-03-03 03:34:02,217][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa64f0>
[2025-03-03 03:34:02,217][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_dbclk_n -> ads5404_dbclk_n
[2025-03-03 03:34:02,217][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,217][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C7
[2025-03-03 03:34:02,217][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,217][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,217][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_dbclk_n
[2025-03-03 03:34:02,218][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6520>
[2025-03-03 03:34:02,218][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_syncout_p -> ads5404_syncout_p
[2025-03-03 03:34:02,218][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G14
[2025-03-03 03:34:02,218][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,218][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_syncout_p
[2025-03-03 03:34:02,218][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6550>
[2025-03-03 03:34:02,218][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_syncout_n -> ads5404_syncout_n
[2025-03-03 03:34:02,218][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F14
[2025-03-03 03:34:02,218][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,218][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_syncout_n
[2025-03-03 03:34:02,218][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6580>
[2025-03-03 03:34:02,218][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_ovra_p -> ads5404_ovra_p
[2025-03-03 03:34:02,218][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at K13
[2025-03-03 03:34:02,218][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,218][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_ovra_p
[2025-03-03 03:34:02,218][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa65b0>
[2025-03-03 03:34:02,218][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_ovra_n -> ads5404_ovra_n
[2025-03-03 03:34:02,218][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,218][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J13
[2025-03-03 03:34:02,219][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,219][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,219][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,219][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,219][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_ovra_n
[2025-03-03 03:34:02,219][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa65e0>
[2025-03-03 03:34:02,219][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_ovrb_p -> ads5404_ovrb_p
[2025-03-03 03:34:02,219][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,219][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J10
[2025-03-03 03:34:02,219][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,219][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,219][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,219][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,219][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_ovrb_p
[2025-03-03 03:34:02,219][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6610>
[2025-03-03 03:34:02,219][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_ovrb_n -> ads5404_ovrb_n
[2025-03-03 03:34:02,219][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,219][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J9
[2025-03-03 03:34:02,219][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,219][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,219][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,219][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,219][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_ovrb_n
[2025-03-03 03:34:02,219][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6640>
[2025-03-03 03:34:02,219][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_da_p -> ads5404_da_p
[2025-03-03 03:34:02,219][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,219][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F12
[2025-03-03 03:34:02,219][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2025-03-03 03:34:02,219][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C11
[2025-03-03 03:34:02,219][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2025-03-03 03:34:02,219][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E11
[2025-03-03 03:34:02,219][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2025-03-03 03:34:02,219][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H13
[2025-03-03 03:34:02,220][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 4
[2025-03-03 03:34:02,220][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E10
[2025-03-03 03:34:02,220][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 5
[2025-03-03 03:34:02,220][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C14
[2025-03-03 03:34:02,220][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 6
[2025-03-03 03:34:02,220][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C12
[2025-03-03 03:34:02,220][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 7
[2025-03-03 03:34:02,220][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B16
[2025-03-03 03:34:02,220][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 8
[2025-03-03 03:34:02,220][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E16
[2025-03-03 03:34:02,220][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 9
[2025-03-03 03:34:02,220][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A13
[2025-03-03 03:34:02,220][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 10
[2025-03-03 03:34:02,220][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G16
[2025-03-03 03:34:02,220][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 11
[2025-03-03 03:34:02,220][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B17
[2025-03-03 03:34:02,220][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,220][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,220][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2025-03-03 03:34:02,220][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,220][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2025-03-03 03:34:02,220][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,220][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2025-03-03 03:34:02,220][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,220][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 4
[2025-03-03 03:34:02,220][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,220][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 5
[2025-03-03 03:34:02,220][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,220][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 6
[2025-03-03 03:34:02,220][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,220][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 7
[2025-03-03 03:34:02,220][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,220][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 8
[2025-03-03 03:34:02,220][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,220][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 9
[2025-03-03 03:34:02,220][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,220][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 10
[2025-03-03 03:34:02,220][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,220][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 11
[2025-03-03 03:34:02,221][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,221][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,221][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 1
[2025-03-03 03:34:02,221][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 2
[2025-03-03 03:34:02,221][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 3
[2025-03-03 03:34:02,221][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 4
[2025-03-03 03:34:02,221][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 5
[2025-03-03 03:34:02,221][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 6
[2025-03-03 03:34:02,221][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 7
[2025-03-03 03:34:02,221][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 8
[2025-03-03 03:34:02,221][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 9
[2025-03-03 03:34:02,221][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 10
[2025-03-03 03:34:02,221][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 11
[2025-03-03 03:34:02,221][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,221][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-03 03:34:02,221][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 1
[2025-03-03 03:34:02,221][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-03 03:34:02,221][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 2
[2025-03-03 03:34:02,221][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-03 03:34:02,221][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 3
[2025-03-03 03:34:02,221][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-03 03:34:02,221][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 4
[2025-03-03 03:34:02,221][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-03 03:34:02,221][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 5
[2025-03-03 03:34:02,221][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-03 03:34:02,221][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 6
[2025-03-03 03:34:02,221][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-03 03:34:02,221][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 7
[2025-03-03 03:34:02,221][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-03 03:34:02,221][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 8
[2025-03-03 03:34:02,221][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-03 03:34:02,221][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 9
[2025-03-03 03:34:02,221][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-03 03:34:02,221][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 10
[2025-03-03 03:34:02,221][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-03 03:34:02,221][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 11
[2025-03-03 03:34:02,221][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-03 03:34:02,221][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6670>
[2025-03-03 03:34:02,221][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_da_n -> ads5404_da_n
[2025-03-03 03:34:02,222][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,222][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E12
[2025-03-03 03:34:02,222][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2025-03-03 03:34:02,222][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B11
[2025-03-03 03:34:02,222][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2025-03-03 03:34:02,222][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D11
[2025-03-03 03:34:02,222][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2025-03-03 03:34:02,222][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H12
[2025-03-03 03:34:02,222][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 4
[2025-03-03 03:34:02,222][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D10
[2025-03-03 03:34:02,222][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 5
[2025-03-03 03:34:02,222][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B14
[2025-03-03 03:34:02,222][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 6
[2025-03-03 03:34:02,222][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B12
[2025-03-03 03:34:02,222][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 7
[2025-03-03 03:34:02,222][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B15
[2025-03-03 03:34:02,222][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 8
[2025-03-03 03:34:02,222][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D16
[2025-03-03 03:34:02,222][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 9
[2025-03-03 03:34:02,222][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A12
[2025-03-03 03:34:02,222][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 10
[2025-03-03 03:34:02,222][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G15
[2025-03-03 03:34:02,222][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 11
[2025-03-03 03:34:02,222][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A17
[2025-03-03 03:34:02,222][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,222][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,222][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2025-03-03 03:34:02,222][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,222][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2025-03-03 03:34:02,222][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,222][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2025-03-03 03:34:02,222][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,222][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 4
[2025-03-03 03:34:02,222][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,222][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 5
[2025-03-03 03:34:02,222][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,222][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 6
[2025-03-03 03:34:02,222][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,222][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 7
[2025-03-03 03:34:02,222][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,223][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 8
[2025-03-03 03:34:02,223][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,223][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 9
[2025-03-03 03:34:02,223][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,223][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 10
[2025-03-03 03:34:02,223][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,223][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 11
[2025-03-03 03:34:02,223][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,223][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,223][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 1
[2025-03-03 03:34:02,223][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 2
[2025-03-03 03:34:02,223][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 3
[2025-03-03 03:34:02,223][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 4
[2025-03-03 03:34:02,223][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 5
[2025-03-03 03:34:02,223][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 6
[2025-03-03 03:34:02,223][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 7
[2025-03-03 03:34:02,223][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 8
[2025-03-03 03:34:02,223][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 9
[2025-03-03 03:34:02,223][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 10
[2025-03-03 03:34:02,223][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 11
[2025-03-03 03:34:02,223][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,223][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-03 03:34:02,223][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 1
[2025-03-03 03:34:02,223][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-03 03:34:02,223][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 2
[2025-03-03 03:34:02,223][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-03 03:34:02,223][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 3
[2025-03-03 03:34:02,223][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-03 03:34:02,223][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 4
[2025-03-03 03:34:02,223][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-03 03:34:02,223][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 5
[2025-03-03 03:34:02,223][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-03 03:34:02,223][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 6
[2025-03-03 03:34:02,223][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-03 03:34:02,223][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 7
[2025-03-03 03:34:02,223][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-03 03:34:02,223][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 8
[2025-03-03 03:34:02,223][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-03 03:34:02,223][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 9
[2025-03-03 03:34:02,223][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-03 03:34:02,224][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 10
[2025-03-03 03:34:02,224][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-03 03:34:02,224][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 11
[2025-03-03 03:34:02,224][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-03 03:34:02,224][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa66a0>
[2025-03-03 03:34:02,224][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_db_p -> ads5404_db_p
[2025-03-03 03:34:02,224][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,224][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B2
[2025-03-03 03:34:02,224][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2025-03-03 03:34:02,224][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A4
[2025-03-03 03:34:02,224][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2025-03-03 03:34:02,224][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E6
[2025-03-03 03:34:02,224][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2025-03-03 03:34:02,224][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F5
[2025-03-03 03:34:02,224][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 4
[2025-03-03 03:34:02,224][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B5
[2025-03-03 03:34:02,224][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 5
[2025-03-03 03:34:02,224][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G6
[2025-03-03 03:34:02,224][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 6
[2025-03-03 03:34:02,224][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A9
[2025-03-03 03:34:02,224][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 7
[2025-03-03 03:34:02,224][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B10
[2025-03-03 03:34:02,224][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 8
[2025-03-03 03:34:02,224][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D9
[2025-03-03 03:34:02,224][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 9
[2025-03-03 03:34:02,224][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H7
[2025-03-03 03:34:02,224][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 10
[2025-03-03 03:34:02,224][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B7
[2025-03-03 03:34:02,224][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 11
[2025-03-03 03:34:02,224][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J11
[2025-03-03 03:34:02,224][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,224][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,224][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2025-03-03 03:34:02,224][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,224][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2025-03-03 03:34:02,225][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,225][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2025-03-03 03:34:02,225][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,225][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 4
[2025-03-03 03:34:02,225][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,225][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 5
[2025-03-03 03:34:02,225][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,225][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 6
[2025-03-03 03:34:02,225][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,225][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 7
[2025-03-03 03:34:02,225][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,225][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 8
[2025-03-03 03:34:02,225][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,225][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 9
[2025-03-03 03:34:02,225][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,225][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 10
[2025-03-03 03:34:02,225][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,225][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 11
[2025-03-03 03:34:02,225][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,225][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,225][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 1
[2025-03-03 03:34:02,225][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 2
[2025-03-03 03:34:02,225][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 3
[2025-03-03 03:34:02,225][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 4
[2025-03-03 03:34:02,225][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 5
[2025-03-03 03:34:02,225][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 6
[2025-03-03 03:34:02,225][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 7
[2025-03-03 03:34:02,225][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 8
[2025-03-03 03:34:02,225][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 9
[2025-03-03 03:34:02,225][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 10
[2025-03-03 03:34:02,225][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 11
[2025-03-03 03:34:02,225][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,225][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-03 03:34:02,225][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 1
[2025-03-03 03:34:02,225][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-03 03:34:02,225][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 2
[2025-03-03 03:34:02,226][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-03 03:34:02,226][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 3
[2025-03-03 03:34:02,226][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-03 03:34:02,226][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 4
[2025-03-03 03:34:02,226][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-03 03:34:02,226][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 5
[2025-03-03 03:34:02,226][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-03 03:34:02,226][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 6
[2025-03-03 03:34:02,226][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-03 03:34:02,226][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 7
[2025-03-03 03:34:02,226][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-03 03:34:02,226][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 8
[2025-03-03 03:34:02,226][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-03 03:34:02,226][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 9
[2025-03-03 03:34:02,226][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-03 03:34:02,226][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 10
[2025-03-03 03:34:02,226][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-03 03:34:02,226][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 11
[2025-03-03 03:34:02,226][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-03 03:34:02,226][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa66d0>
[2025-03-03 03:34:02,226][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_db_n -> ads5404_db_n
[2025-03-03 03:34:02,226][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,226][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A2
[2025-03-03 03:34:02,226][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2025-03-03 03:34:02,226][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A3
[2025-03-03 03:34:02,226][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2025-03-03 03:34:02,226][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D5
[2025-03-03 03:34:02,226][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2025-03-03 03:34:02,226][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E5
[2025-03-03 03:34:02,226][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 4
[2025-03-03 03:34:02,226][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B4
[2025-03-03 03:34:02,226][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 5
[2025-03-03 03:34:02,226][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G5
[2025-03-03 03:34:02,226][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 6
[2025-03-03 03:34:02,226][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A8
[2025-03-03 03:34:02,226][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 7
[2025-03-03 03:34:02,227][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A10
[2025-03-03 03:34:02,227][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 8
[2025-03-03 03:34:02,227][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D8
[2025-03-03 03:34:02,227][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 9
[2025-03-03 03:34:02,227][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H6
[2025-03-03 03:34:02,227][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 10
[2025-03-03 03:34:02,227][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A7
[2025-03-03 03:34:02,227][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 11
[2025-03-03 03:34:02,227][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H11
[2025-03-03 03:34:02,227][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,227][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,227][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2025-03-03 03:34:02,227][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,227][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2025-03-03 03:34:02,227][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,227][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2025-03-03 03:34:02,227][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,227][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 4
[2025-03-03 03:34:02,227][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,227][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 5
[2025-03-03 03:34:02,227][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,227][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 6
[2025-03-03 03:34:02,227][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,227][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 7
[2025-03-03 03:34:02,227][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,227][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 8
[2025-03-03 03:34:02,227][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,227][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 9
[2025-03-03 03:34:02,227][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,227][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 10
[2025-03-03 03:34:02,227][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,227][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 11
[2025-03-03 03:34:02,227][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-03 03:34:02,227][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,227][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 1
[2025-03-03 03:34:02,227][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 2
[2025-03-03 03:34:02,227][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 3
[2025-03-03 03:34:02,227][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 4
[2025-03-03 03:34:02,227][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 5
[2025-03-03 03:34:02,227][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 6
[2025-03-03 03:34:02,228][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 7
[2025-03-03 03:34:02,228][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 8
[2025-03-03 03:34:02,228][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 9
[2025-03-03 03:34:02,228][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 10
[2025-03-03 03:34:02,228][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 11
[2025-03-03 03:34:02,228][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,228][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-03 03:34:02,228][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 1
[2025-03-03 03:34:02,228][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-03 03:34:02,228][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 2
[2025-03-03 03:34:02,228][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-03 03:34:02,228][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 3
[2025-03-03 03:34:02,228][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-03 03:34:02,228][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 4
[2025-03-03 03:34:02,228][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-03 03:34:02,228][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 5
[2025-03-03 03:34:02,228][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-03 03:34:02,228][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 6
[2025-03-03 03:34:02,228][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-03 03:34:02,228][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 7
[2025-03-03 03:34:02,228][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-03 03:34:02,228][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 8
[2025-03-03 03:34:02,228][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-03 03:34:02,228][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 9
[2025-03-03 03:34:02,228][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-03 03:34:02,228][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 10
[2025-03-03 03:34:02,228][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-03 03:34:02,228][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 11
[2025-03-03 03:34:02,228][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-03 03:34:02,228][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6700>
[2025-03-03 03:34:02,228][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: sreset_led -> led
[2025-03-03 03:34:02,228][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,228][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AC24
[2025-03-03 03:34:02,228][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,228][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-03 03:34:02,228][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,228][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,229][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name sreset_led
[2025-03-03 03:34:02,229][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6730>
[2025-03-03 03:34:02,229][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: enable_led -> led
[2025-03-03 03:34:02,229][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,229][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AB25
[2025-03-03 03:34:02,229][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,229][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-03 03:34:02,229][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,229][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,229][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name enable_led
[2025-03-03 03:34:02,229][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6760>
[2025-03-03 03:34:02,229][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_cs -> ads5404_sdenb
[2025-03-03 03:34:02,229][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,229][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C4
[2025-03-03 03:34:02,229][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,229][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2025-03-03 03:34:02,229][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,229][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,229][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_cs
[2025-03-03 03:34:02,229][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6790>
[2025-03-03 03:34:02,229][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_sclk -> ads5404_sclk
[2025-03-03 03:34:02,229][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,229][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G7
[2025-03-03 03:34:02,229][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,229][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2025-03-03 03:34:02,229][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,229][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,229][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_sclk
[2025-03-03 03:34:02,229][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa67c0>
[2025-03-03 03:34:02,229][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_mosi -> ads5404_sdio
[2025-03-03 03:34:02,229][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,229][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F7
[2025-03-03 03:34:02,230][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2025-03-03 03:34:02,230][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_mosi
[2025-03-03 03:34:02,230][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa67f0>
[2025-03-03 03:34:02,230][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_miso -> ads5404_sdo
[2025-03-03 03:34:02,230][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F8
[2025-03-03 03:34:02,230][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2025-03-03 03:34:02,230][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_miso
[2025-03-03 03:34:02,230][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6820>
[2025-03-03 03:34:02,230][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: wr_osc_en -> wr_osc_en
[2025-03-03 03:34:02,230][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AF15
[2025-03-03 03:34:02,230][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-03 03:34:02,230][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name wr_osc_en
[2025-03-03 03:34:02,230][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6850>
[2025-03-03 03:34:02,230][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: adc_pll_ctrl_cs -> pll_sen
[2025-03-03 03:34:02,230][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA15
[2025-03-03 03:34:02,230][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-03 03:34:02,230][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2365][get_tcl_const][DEBUG][MainThread]: DRIVE_STRENGTH constraint found: 4
[2025-03-03 03:34:02,230][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,230][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name adc_pll_ctrl_cs
[2025-03-03 03:34:02,230][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6880>
[2025-03-03 03:34:02,231][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: adc_pll_ctrl_sclk -> pll_sclk
[2025-03-03 03:34:02,231][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,231][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AB14
[2025-03-03 03:34:02,231][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,231][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-03 03:34:02,231][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,231][toolflow.py:2365][get_tcl_const][DEBUG][MainThread]: DRIVE_STRENGTH constraint found: 4
[2025-03-03 03:34:02,231][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,231][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name adc_pll_ctrl_sclk
[2025-03-03 03:34:02,231][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa68b0>
[2025-03-03 03:34:02,231][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: adc_pll_ctrl_mosi -> pll_sdi
[2025-03-03 03:34:02,231][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,231][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y17
[2025-03-03 03:34:02,231][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,231][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-03 03:34:02,231][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,231][toolflow.py:2365][get_tcl_const][DEBUG][MainThread]: DRIVE_STRENGTH constraint found: 4
[2025-03-03 03:34:02,231][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,231][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name adc_pll_ctrl_mosi
[2025-03-03 03:34:02,231][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa68e0>
[2025-03-03 03:34:02,231][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: adc_pll_ctrl_miso -> pll_sdo
[2025-03-03 03:34:02,231][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,231][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AB17
[2025-03-03 03:34:02,231][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,231][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-03 03:34:02,231][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,231][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,231][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name adc_pll_ctrl_miso
[2025-03-03 03:34:02,231][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f6879aa6910>
[2025-03-03 03:34:02,231][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: adc_pll_ctrl_adc_en -> adc_en
[2025-03-03 03:34:02,231][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-03 03:34:02,231][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AE17
[2025-03-03 03:34:02,231][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-03 03:34:02,232][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-03 03:34:02,232][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-03 03:34:02,232][toolflow.py:2365][get_tcl_const][DEBUG][MainThread]: DRIVE_STRENGTH constraint found: 4
[2025-03-03 03:34:02,232][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-03 03:34:02,232][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name adc_pll_ctrl_adc_en
[2025-03-03 03:34:02,232][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f6879aa3e80>
[2025-03-03 03:34:02,232][toolflow.py:2383][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2025-03-03 03:34:02,232][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f6879aa3eb0>
[2025-03-03 03:34:02,232][toolflow.py:2383][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2025-03-03 03:34:02,232][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f6879aa3ee0>
[2025-03-03 03:34:02,232][toolflow.py:2383][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2025-03-03 03:34:02,232][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f6879aa3f40>
[2025-03-03 03:34:02,232][toolflow.py:2391][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2025-03-03 03:34:02,232][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f6879aa3f70>
[2025-03-03 03:34:02,232][toolflow.py:2391][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2025-03-03 03:34:02,232][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f6879aa3fa0>
[2025-03-03 03:34:02,232][toolflow.py:2391][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2025-03-03 03:34:02,232][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f6879aa3fd0>
[2025-03-03 03:34:02,232][toolflow.py:2391][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2025-03-03 03:34:02,232][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f6879aa6040>
[2025-03-03 03:34:02,232][toolflow.py:2391][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2025-03-03 03:34:02,232][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f6879aa6100>
[2025-03-03 03:34:02,232][toolflow.py:2403][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2025-03-03 03:34:02,232][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f6879aa6130>
[2025-03-03 03:34:02,233][toolflow.py:2403][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2025-03-03 03:34:02,233][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f6879aa6190>
[2025-03-03 03:34:02,233][toolflow.py:2407][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2025-03-03 03:34:02,233][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f6879aa61c0>
[2025-03-03 03:34:02,233][toolflow.py:2407][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2025-03-03 03:34:02,233][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f6879aa6070>
[2025-03-03 03:34:02,233][toolflow.py:2411][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2025-03-03 03:34:02,233][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f6879aa60a0>
[2025-03-03 03:34:02,233][toolflow.py:2411][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2025-03-03 03:34:02,233][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6940>
[2025-03-03 03:34:02,233][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,233][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6970>
[2025-03-03 03:34:02,233][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,233][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa69a0>
[2025-03-03 03:34:02,233][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,233][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa69d0>
[2025-03-03 03:34:02,233][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,233][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6a00>
[2025-03-03 03:34:02,233][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,233][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6a30>
[2025-03-03 03:34:02,233][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,233][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6a60>
[2025-03-03 03:34:02,234][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,234][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6a90>
[2025-03-03 03:34:02,234][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,234][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6ac0>
[2025-03-03 03:34:02,234][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,234][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6af0>
[2025-03-03 03:34:02,234][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,234][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6b20>
[2025-03-03 03:34:02,234][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,234][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6b50>
[2025-03-03 03:34:02,234][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,234][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6b80>
[2025-03-03 03:34:02,234][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,234][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6bb0>
[2025-03-03 03:34:02,234][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,234][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6be0>
[2025-03-03 03:34:02,234][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,234][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6c10>
[2025-03-03 03:34:02,234][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,234][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6c40>
[2025-03-03 03:34:02,234][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,234][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6c70>
[2025-03-03 03:34:02,234][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,234][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6ca0>
[2025-03-03 03:34:02,235][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,235][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6cd0>
[2025-03-03 03:34:02,235][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,235][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6d00>
[2025-03-03 03:34:02,235][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,235][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6d30>
[2025-03-03 03:34:02,235][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,235][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6d60>
[2025-03-03 03:34:02,235][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,235][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f6879aa6d90>
[2025-03-03 03:34:02,235][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-03 03:34:02,235][toolflow.py:2578][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN V18 [get_ports gpio_led_0_0_ext[0]]
set_property IOSTANDARD LVCMOS33 [get_ports gpio_led_0_0_ext[0]]
set_property PACKAGE_PIN W18 [get_ports gpio_led_1_1_ext[0]]
set_property IOSTANDARD LVCMOS33 [get_ports gpio_led_1_1_ext[0]]
set_property PACKAGE_PIN AA2 [get_ports sparrow_albatros_spec_one_gbe_sfp_tx_p]
set_property PACKAGE_PIN AA1 [get_ports sparrow_albatros_spec_one_gbe_sfp_tx_n]
set_property PACKAGE_PIN AB4 [get_ports sparrow_albatros_spec_one_gbe_sfp_rx_p]
set_property PACKAGE_PIN AB3 [get_ports sparrow_albatros_spec_one_gbe_sfp_rx_n]
set_property PACKAGE_PIN U6 [get_ports sparrow_albatros_spec_one_gbe_mgt_clk_p]
set_property PACKAGE_PIN U5 [get_ports sparrow_albatros_spec_one_gbe_mgt_clk_n]
set_property PACKAGE_PIN J14 [get_ports ads5404_sync_p]
set_property IOSTANDARD LVDS [get_ports ads5404_sync_p]
set_property PACKAGE_PIN H14 [get_ports ads5404_sync_n]
set_property IOSTANDARD LVDS [get_ports ads5404_sync_n]
set_property PACKAGE_PIN C2 [get_ports ads5404_sreset]
set_property IOSTANDARD LVCMOS18 [get_ports ads5404_sreset]
set_property PACKAGE_PIN B1 [get_ports ads5404_enable]
set_property IOSTANDARD LVCMOS18 [get_ports ads5404_enable]
set_property PACKAGE_PIN D15 [get_ports ads5404_daclk_p]
set_property IOSTANDARD LVDS [get_ports ads5404_daclk_p]
set_property PACKAGE_PIN D14 [get_ports ads5404_daclk_n]
set_property IOSTANDARD LVDS [get_ports ads5404_daclk_n]
set_property PACKAGE_PIN C8 [get_ports ads5404_dbclk_p]
set_property IOSTANDARD LVDS [get_ports ads5404_dbclk_p]
set_property PACKAGE_PIN C7 [get_ports ads5404_dbclk_n]
set_property IOSTANDARD LVDS [get_ports ads5404_dbclk_n]
set_property PACKAGE_PIN G14 [get_ports ads5404_syncout_p]
set_property IOSTANDARD LVDS [get_ports ads5404_syncout_p]
set_property PACKAGE_PIN F14 [get_ports ads5404_syncout_n]
set_property IOSTANDARD LVDS [get_ports ads5404_syncout_n]
set_property PACKAGE_PIN K13 [get_ports ads5404_ovra_p]
set_property IOSTANDARD LVDS [get_ports ads5404_ovra_p]
set_property PACKAGE_PIN J13 [get_ports ads5404_ovra_n]
set_property IOSTANDARD LVDS [get_ports ads5404_ovra_n]
set_property PACKAGE_PIN J10 [get_ports ads5404_ovrb_p]
set_property IOSTANDARD LVDS [get_ports ads5404_ovrb_p]
set_property PACKAGE_PIN J9 [get_ports ads5404_ovrb_n]
set_property IOSTANDARD LVDS [get_ports ads5404_ovrb_n]
set_property PACKAGE_PIN F12 [get_ports ads5404_da_p[0]]
set_property PACKAGE_PIN C11 [get_ports ads5404_da_p[1]]
set_property PACKAGE_PIN E11 [get_ports ads5404_da_p[2]]
set_property PACKAGE_PIN H13 [get_ports ads5404_da_p[3]]
set_property PACKAGE_PIN E10 [get_ports ads5404_da_p[4]]
set_property PACKAGE_PIN C14 [get_ports ads5404_da_p[5]]
set_property PACKAGE_PIN C12 [get_ports ads5404_da_p[6]]
set_property PACKAGE_PIN B16 [get_ports ads5404_da_p[7]]
set_property PACKAGE_PIN E16 [get_ports ads5404_da_p[8]]
set_property PACKAGE_PIN A13 [get_ports ads5404_da_p[9]]
set_property PACKAGE_PIN G16 [get_ports ads5404_da_p[10]]
set_property PACKAGE_PIN B17 [get_ports ads5404_da_p[11]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[0]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[1]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[2]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[3]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[4]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[5]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[6]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[7]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[8]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[9]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[10]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[11]]
set_property PACKAGE_PIN E12 [get_ports ads5404_da_n[0]]
set_property PACKAGE_PIN B11 [get_ports ads5404_da_n[1]]
set_property PACKAGE_PIN D11 [get_ports ads5404_da_n[2]]
set_property PACKAGE_PIN H12 [get_ports ads5404_da_n[3]]
set_property PACKAGE_PIN D10 [get_ports ads5404_da_n[4]]
set_property PACKAGE_PIN B14 [get_ports ads5404_da_n[5]]
set_property PACKAGE_PIN B12 [get_ports ads5404_da_n[6]]
set_property PACKAGE_PIN B15 [get_ports ads5404_da_n[7]]
set_property PACKAGE_PIN D16 [get_ports ads5404_da_n[8]]
set_property PACKAGE_PIN A12 [get_ports ads5404_da_n[9]]
set_property PACKAGE_PIN G15 [get_ports ads5404_da_n[10]]
set_property PACKAGE_PIN A17 [get_ports ads5404_da_n[11]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[0]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[1]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[2]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[3]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[4]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[5]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[6]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[7]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[8]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[9]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[10]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[11]]
set_property PACKAGE_PIN B2 [get_ports ads5404_db_p[0]]
set_property PACKAGE_PIN A4 [get_ports ads5404_db_p[1]]
set_property PACKAGE_PIN E6 [get_ports ads5404_db_p[2]]
set_property PACKAGE_PIN F5 [get_ports ads5404_db_p[3]]
set_property PACKAGE_PIN B5 [get_ports ads5404_db_p[4]]
set_property PACKAGE_PIN G6 [get_ports ads5404_db_p[5]]
set_property PACKAGE_PIN A9 [get_ports ads5404_db_p[6]]
set_property PACKAGE_PIN B10 [get_ports ads5404_db_p[7]]
set_property PACKAGE_PIN D9 [get_ports ads5404_db_p[8]]
set_property PACKAGE_PIN H7 [get_ports ads5404_db_p[9]]
set_property PACKAGE_PIN B7 [get_ports ads5404_db_p[10]]
set_property PACKAGE_PIN J11 [get_ports ads5404_db_p[11]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[0]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[1]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[2]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[3]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[4]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[5]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[6]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[7]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[8]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[9]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[10]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[11]]
set_property PACKAGE_PIN A2 [get_ports ads5404_db_n[0]]
set_property PACKAGE_PIN A3 [get_ports ads5404_db_n[1]]
set_property PACKAGE_PIN D5 [get_ports ads5404_db_n[2]]
set_property PACKAGE_PIN E5 [get_ports ads5404_db_n[3]]
set_property PACKAGE_PIN B4 [get_ports ads5404_db_n[4]]
set_property PACKAGE_PIN G5 [get_ports ads5404_db_n[5]]
set_property PACKAGE_PIN A8 [get_ports ads5404_db_n[6]]
set_property PACKAGE_PIN A10 [get_ports ads5404_db_n[7]]
set_property PACKAGE_PIN D8 [get_ports ads5404_db_n[8]]
set_property PACKAGE_PIN H6 [get_ports ads5404_db_n[9]]
set_property PACKAGE_PIN A7 [get_ports ads5404_db_n[10]]
set_property PACKAGE_PIN H11 [get_ports ads5404_db_n[11]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[0]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[1]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[2]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[3]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[4]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[5]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[6]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[7]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[8]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[9]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[10]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[11]]
set_property PACKAGE_PIN AC24 [get_ports sreset_led]
set_property IOSTANDARD LVCMOS33 [get_ports sreset_led]
set_property PACKAGE_PIN AB25 [get_ports enable_led]
set_property IOSTANDARD LVCMOS33 [get_ports enable_led]
set_property PACKAGE_PIN C4 [get_ports ads5404_cs]
set_property IOSTANDARD LVCMOS18 [get_ports ads5404_cs]
set_property PACKAGE_PIN G7 [get_ports ads5404_sclk]
set_property IOSTANDARD LVCMOS18 [get_ports ads5404_sclk]
set_property PACKAGE_PIN F7 [get_ports ads5404_mosi]
set_property IOSTANDARD LVCMOS18 [get_ports ads5404_mosi]
set_property PACKAGE_PIN F8 [get_ports ads5404_miso]
set_property IOSTANDARD LVCMOS18 [get_ports ads5404_miso]
set_property PACKAGE_PIN AF15 [get_ports wr_osc_en]
set_property IOSTANDARD LVCMOS33 [get_ports wr_osc_en]
set_property PACKAGE_PIN AA15 [get_ports adc_pll_ctrl_cs]
set_property IOSTANDARD LVCMOS33 [get_ports adc_pll_ctrl_cs]
set_property DRIVE 4 [get_ports adc_pll_ctrl_cs]
set_property PACKAGE_PIN AB14 [get_ports adc_pll_ctrl_sclk]
set_property IOSTANDARD LVCMOS33 [get_ports adc_pll_ctrl_sclk]
set_property DRIVE 4 [get_ports adc_pll_ctrl_sclk]
set_property PACKAGE_PIN Y17 [get_ports adc_pll_ctrl_mosi]
set_property IOSTANDARD LVCMOS33 [get_ports adc_pll_ctrl_mosi]
set_property DRIVE 4 [get_ports adc_pll_ctrl_mosi]
set_property PACKAGE_PIN AB17 [get_ports adc_pll_ctrl_miso]
set_property IOSTANDARD LVCMOS33 [get_ports adc_pll_ctrl_miso]
set_property PACKAGE_PIN AE17 [get_ports adc_pll_ctrl_adc_en]
set_property IOSTANDARD LVCMOS33 [get_ports adc_pll_ctrl_adc_en]
set_property DRIVE 4 [get_ports adc_pll_ctrl_adc_en]
create_clock -period 8.000 -name onegbe_clk -waveform {0.000 4.000} [get_ports {sparrow_albatros_spec_one_gbe_mgt_clk_p}]
create_clock -period 8.000 -name ads5404a_clk -waveform {0.000 4.000} [get_ports {ads5404_daclk_p}]
create_clock -period 8.000 -name ads5404b_clk -waveform {0.000 4.000} [get_ports {ads5404_dbclk_p}]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks -of_objects [get_nets user_clk]] -group [get_clocks -include_generated_clocks -of_objects [get_ports sparrow_albatros_spec_one_gbe_mgt_clk_p]]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks -of_objects [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of_objects [get_ports sparrow_albatros_spec_one_gbe_mgt_clk_p]]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks -of_objects [get_nets sys_clk]] -group [get_clocks -include_generated_clocks sparrow_albatros_spec_one_gbe*]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks -of_objects [get_nets sys_clk]] -group [get_clocks -include_generated_clocks ads5404a_clk]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks -of_objects [get_nets sys_clk]] -group [get_clocks -include_generated_clocks ads5404b_clk]
set_max_delay 1.0 -to [get_ports {gpio_led_0_0_ext[*]}]
set_max_delay 1.0 -to [get_ports {gpio_led_1_1_ext[*]}]
set_min_delay 1.0 -to [get_ports {gpio_led_0_0_ext[*]}]
set_min_delay 1.0 -to [get_ports {gpio_led_1_1_ext[*]}]
set_false_path -to [get_ports {gpio_led_0_0_ext[*]}]
set_false_path -to [get_ports {gpio_led_1_1_ext[*]}]
set_property DIFF_TERM TRUE [get_ports ads5404_daclk_p]
set_property DIFF_TERM TRUE [get_ports ads5404_syncout_p]
set_property DIFF_TERM TRUE [get_ports ads5404_ovra_p]
set_property DIFF_TERM TRUE [get_ports ads5404_ovrb_p]
set_property DIFF_TERM TRUE [get_ports ads5404_da_p[*]]
set_input_delay -clock ads5404a_clk -max 3.200 [get_ports ads5404_*a_*]
set_input_delay -clock ads5404a_clk -min 0.790 [get_ports ads5404_*a_*]
set_input_delay -clock ads5404a_clk -max 3.200 -clock_fall -add_delay [get_ports ads5404_*a_*]
set_input_delay -clock ads5404a_clk -min 0.790 -clock_fall -add_delay [get_ports ads5404_*a_*]
set_input_delay -clock ads5404a_clk -max 3.200 [get_ports ads5404_syncout_*]
set_input_delay -clock ads5404a_clk -min 0.790 [get_ports ads5404_syncout_*]
set_input_delay -clock ads5404a_clk -max 3.200 -clock_fall -add_delay [get_ports ads5404_syncout_*]
set_input_delay -clock ads5404a_clk -min 0.790 -clock_fall -add_delay [get_ports ads5404_syncout_*]
set_input_delay -clock ads5404b_clk -max 3.050 [get_ports ads5404_*b_*]
set_input_delay -clock ads5404b_clk -min 0.650 [get_ports ads5404_*b_*]
set_input_delay -clock ads5404b_clk -max 3.050 -clock_fall -add_delay [get_ports ads5404_*b_*]
set_input_delay -clock ads5404b_clk -min 0.650 -clock_fall -add_delay [get_ports ads5404_*b_*]
set_clock_uncertainty -from ads5404b_clk -to ads5404a_clk 0.2
set_clock_uncertainty -from ads5404a_clk -to ads5404b_clk 0.2
set_property SLEW SLOW [get_ports adc_pll_ctrl_cs]
set_property SLEW SLOW [get_ports adc_pll_ctrl_sclk]
set_property SLEW SLOW [get_ports adc_pll_ctrl_mosi]
set_property SLEW SLOW [get_ports adc_pll_ctrl_adc_en]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

[2025-03-03 03:34:02,235][toolflow.py:2580][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/user_const.xdc
[2025-03-03 03:34:02,235][toolflow.py:1906][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/user_const.xdc
[2025-03-03 03:34:02,235][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/user_const.xdc
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set impl_dir "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/myproj/myproj.runs/impl_1"
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set bin_file "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/myproj/myproj.runs/impl_1/top.bin"
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set bit_file "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/myproj/myproj.runs/impl_1/top.bit"
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set hex_file "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/myproj/myproj.runs/impl_1/top.hex"
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set mcs_file "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/myproj/myproj.runs/impl_1/top.mcs"
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set prm_file "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/myproj/myproj.runs/impl_1/top.prm"
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set xsa_file "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/myproj/myproj.runs/impl_1/top.xsa"
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set jbd_name "sparrow_bd"
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: 
proc check_timing {run} {
  if { [get_property STATS.WNS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
  } else {
    puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
  }

  if { [get_property STATS.TNS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs $run]] ns"
  }

  if { [get_property STATS.WHS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
  } else {
    puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
  }

  if { [get_property STATS.THS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs $run]] ns"
  }
}

[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: 
proc check_zero_critical {count mess} {
  if {$count > 0} {
    puts "************************************************"
    send_msg_id "CASPER-2" {CRITICAL WARNING} "$mess critical warning count: $count"
    puts "************************************************"
  }
}

[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: 
proc puts_red {s} {
  puts -nonewline "\[1;31m"; #RED
  puts $s
  puts -nonewline "\[0m";# Reset
}

[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj myproj -part xc7z035ffg676-2
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_design $jbd_name
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: current_bd_design $jbd_name
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2025-03-03 03:34:02,236][toolflow.py:2544][gen_bd_tcl_cmds][INFO][MainThread]: Assembling the block design from yellow block peripherals
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: 


[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2025-03-03 03:34:02,236][toolflow.py:2091][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set synth_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2025-03-03 03:34:02,236][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set impl_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2025-03-03 03:34:02,237][toolflow.py:2530][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_pblock ads5404_pblock
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set clkregion [get_clock_regions -of_objects [get_cells sparrow_albatros_spec_sparrow_adc/ads5404_a_inst/ibuf_inst[13]]]
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: resize_pblock [get_pblocks ads5404_pblock] -add CLOCKREGION_${clkregion}:CLOCKREGION_${clkregion}
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_cells_to_pblock [get_pblocks ads5404_pblock] [get_cells -quiet [list sparrow_albatros_spec_sparrow_adc/mmcm_inst]]
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/infrastructure/sparrow_bd.tcl
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: write_cfgmem -force -format bin -interface SMAPx32 -disablebitswap -loadbit "up 0x0 $bit_file" $bin_file
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: save_bd_design
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: validate_bd_design
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/sparrow_bd/sparrow_bd.bd]
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/sparrow_bd/sparrow_bd.bd] -top
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/sparrow_bd/hdl/sparrow_bd_wrapper.vhd
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: check_timing impl_1
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: check_zero_critical $impl_critical_count implementation
[2025-03-03 03:34:02,237][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: check_zero_critical $synth_critical_count synthesis
[2025-03-03 03:42:54,951][toolflow.py:1254][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/core_info.tab
[2025-03-03 03:42:54,951][toolflow.py:1255][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/design_info.tab
[2025-03-03 03:42:54,951][toolflow.py:1256][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/git_info.tab
[2025-03-08 00:23:55,351][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2025-03-08 00:23:55,351][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2025-03-08 00:23:55,400][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2025-03-08 00:23:55,409][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2025-03-08 00:23:55,409][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2025-03-08 00:23:55,409][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2025-03-08 00:23:55,409][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2025-03-08 00:23:55,409][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2025-03-08 00:23:55,409][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2025-03-08 00:23:55,409][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2025-03-08 00:23:55,409][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2025-03-08 00:23:55,410][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2025-03-08 00:23:55,410][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2025-03-08 00:23:55,410][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2025-03-08 00:23:55,410][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2025-03-08 00:23:55,410][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2025-03-08 00:23:55,410][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2025-03-08 00:23:55,410][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2025-03-08 00:23:55,410][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2025-03-08 00:23:55,410][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2025-03-08 00:23:55,410][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2025-03-08 00:23:55,410][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2025-03-08 00:23:55,410][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2025-03-08 00:23:55,410][toolflow.py:983][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2025-03-08 00:23:55,410][toolflow.py:984][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source']
[2025-03-08 00:23:55,410][toolflow.py:985][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output
[2025-03-08 00:23:55,410][toolflow.py:986][xml2vhdl][INFO][MainThread]:   Output directory: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output
[2025-03-08 00:23:55,410][toolflow.py:987][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2025-03-08 00:23:55,410][toolflow.py:988][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2025-03-08 00:23:55,411][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,411][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2025-03-08 00:23:55,411][xml2vhdl.py:119][__init__][INFO][MainThread]: 	pol11
[2025-03-08 00:23:55,411][xml2vhdl.py:119][__init__][INFO][MainThread]: 	four_bit_reorder_map1
[2025-03-08 00:23:55,411][xml2vhdl.py:119][__init__][INFO][MainThread]: 	sw_reg
[2025-03-08 00:23:55,411][xml2vhdl.py:119][__init__][INFO][MainThread]: 	pol00
[2025-03-08 00:23:55,411][xml2vhdl.py:119][__init__][INFO][MainThread]: 	four_bit_quant_coeffs
[2025-03-08 00:23:55,411][xml2vhdl.py:119][__init__][INFO][MainThread]: 	four_bit_quant_coeffs_pol0
[2025-03-08 00:23:55,411][xml2vhdl.py:119][__init__][INFO][MainThread]: 	tvg1_data
[2025-03-08 00:23:55,411][xml2vhdl.py:119][__init__][INFO][MainThread]: 	pol01r
[2025-03-08 00:23:55,411][xml2vhdl.py:119][__init__][INFO][MainThread]: 	tvg16bit_data
[2025-03-08 00:23:55,411][xml2vhdl.py:119][__init__][INFO][MainThread]: 	one_bit_reorder_map1
[2025-03-08 00:23:55,411][xml2vhdl.py:119][__init__][INFO][MainThread]: 	pol01i
[2025-03-08 00:23:55,411][xml2vhdl.py:119][__init__][INFO][MainThread]: 	ss_adc_bram
[2025-03-08 00:23:55,411][xml2vhdl.py:119][__init__][INFO][MainThread]: 	four_bit_quant_coeffs_pol1
[2025-03-08 00:23:55,411][xml2vhdl.py:119][__init__][INFO][MainThread]: 	axi4lite_top
[2025-03-08 00:23:55,412][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol11_memory_map.xml
[2025-03-08 00:23:55,412][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-08 00:23:55,412][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-08 00:23:55,412][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-08 00:23:55,412][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-08 00:23:55,412][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,412][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol11_memory_map.xml"
[2025-03-08 00:23:55,412][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-08 00:23:55,412][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-08 00:23:55,412][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-08 00:23:55,412][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-08 00:23:55,412][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-08 00:23:55,412][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-08 00:23:55,412][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-08 00:23:55,412][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-08 00:23:55,412][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-08 00:23:55,413][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-08 00:23:55,413][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-08 00:23:55,413][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-08 00:23:55,413][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-08 00:23:55,413][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,413][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,413][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,413][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,413][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-08 00:23:55,413][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,413][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-08 00:23:55,413][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,413][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-08 00:23:55,413][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-08 00:23:55,413][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-08 00:23:55,413][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-08 00:23:55,413][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-08 00:23:55,414][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/pol11_memory_map_output.xml
[2025-03-08 00:23:55,414][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11_pkg.vhd
[2025-03-08 00:23:55,415][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11.vhd
[2025-03-08 00:23:55,415][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11_muxdemux.vhd
[2025-03-08 00:23:55,415][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol11_dp_ram.vhd
[2025-03-08 00:23:55,415][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-08 00:23:55,415][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-08 00:23:55,415][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,416][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/four_bit_reorder_map1_memory_map.xml
[2025-03-08 00:23:55,416][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-08 00:23:55,416][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-08 00:23:55,416][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-08 00:23:55,416][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-08 00:23:55,416][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,416][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/four_bit_reorder_map1_memory_map.xml"
[2025-03-08 00:23:55,416][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-08 00:23:55,416][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-08 00:23:55,416][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-08 00:23:55,416][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-08 00:23:55,416][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-08 00:23:55,416][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-08 00:23:55,416][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-08 00:23:55,416][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-08 00:23:55,416][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-08 00:23:55,416][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-08 00:23:55,417][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-08 00:23:55,417][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-08 00:23:55,417][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-08 00:23:55,417][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,417][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,417][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,417][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,417][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-08 00:23:55,417][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,417][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-08 00:23:55,417][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,417][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-08 00:23:55,417][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-08 00:23:55,417][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-08 00:23:55,417][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-08 00:23:55,417][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-08 00:23:55,417][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/four_bit_reorder_map1_memory_map_output.xml
[2025-03-08 00:23:55,418][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1_pkg.vhd
[2025-03-08 00:23:55,418][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1.vhd
[2025-03-08 00:23:55,418][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1_muxdemux.vhd
[2025-03-08 00:23:55,418][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_reorder_map1_dp_ram.vhd
[2025-03-08 00:23:55,419][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-08 00:23:55,419][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-08 00:23:55,419][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,419][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/sw_reg_memory_map.xml
[2025-03-08 00:23:55,419][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-08 00:23:55,419][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-08 00:23:55,419][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-08 00:23:55,419][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-08 00:23:55,419][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,419][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/sw_reg_memory_map.xml"
[2025-03-08 00:23:55,419][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-08 00:23:55,419][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 23
[2025-03-08 00:23:55,420][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-08 00:23:55,420][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-08 00:23:55,420][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-08 00:23:55,420][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-08 00:23:55,420][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-08 00:23:55,420][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-08 00:23:55,420][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-08 00:23:55,420][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-08 00:23:55,420][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-08 00:23:55,420][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 22
[2025-03-08 00:23:55,421][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-08 00:23:55,421][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,423][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,423][slave.py:108][dec_route_add][DEBUG][MainThread]: 22
[2025-03-08 00:23:55,423][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2025-03-08 00:23:55,423][slave.py:110][dec_route_add][DEBUG][MainThread]: 6
[2025-03-08 00:23:55,423][slave.py:111][dec_route_add][DEBUG][MainThread]: 22
[2025-03-08 00:23:55,423][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,424][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,424][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,424][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,424][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-08 00:23:55,424][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2025-03-08 00:23:55,424][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,424][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2025-03-08 00:23:55,424][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2025-03-08 00:23:55,424][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2025-03-08 00:23:55,424][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2025-03-08 00:23:55,424][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-08 00:23:55,424][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2025-03-08 00:23:55,424][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,424][slave.py:108][dec_route_add][DEBUG][MainThread]: 6
[2025-03-08 00:23:55,424][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,424][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,424][slave.py:111][dec_route_add][DEBUG][MainThread]: 6
[2025-03-08 00:23:55,425][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,425][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,425][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,425][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,425][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-08 00:23:55,425][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2025-03-08 00:23:55,425][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-08 00:23:55,425][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2025-03-08 00:23:55,425][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-08 00:23:55,426][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2025-03-08 00:23:55,426][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,426][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2025-03-08 00:23:55,426][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,426][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,426][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2025-03-08 00:23:55,426][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-08 00:23:55,426][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2025-03-08 00:23:55,426][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,426][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2025-03-08 00:23:55,426][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,426][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,426][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2025-03-08 00:23:55,426][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,426][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2025-03-08 00:23:55,426][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,426][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,426][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,426][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,426][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,426][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,426][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2025-03-08 00:23:55,426][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,426][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,426][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,426][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,426][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,427][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,427][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,427][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,427][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,427][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-08 00:23:55,427][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2025-03-08 00:23:55,427][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-08 00:23:55,427][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2025-03-08 00:23:55,427][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-08 00:23:55,427][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2025-03-08 00:23:55,427][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-08 00:23:55,427][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2025-03-08 00:23:55,427][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,427][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2025-03-08 00:23:55,427][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,427][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2025-03-08 00:23:55,427][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,427][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2025-03-08 00:23:55,427][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,428][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,428][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,428][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,428][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,428][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,428][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2025-03-08 00:23:55,428][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,428][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,428][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,428][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,428][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,428][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,428][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2025-03-08 00:23:55,428][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,428][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,428][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,428][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,428][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,428][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,428][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2025-03-08 00:23:55,428][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,428][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,428][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,428][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,428][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,428][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,428][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2025-03-08 00:23:55,428][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,428][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,428][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,428][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,428][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,428][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,428][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2025-03-08 00:23:55,428][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,428][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,428][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,428][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,428][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,428][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,428][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_2v0
[2025-03-08 00:23:55,428][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,428][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_2v1
[2025-03-08 00:23:55,429][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,430][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_2v0
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_2v1
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0
[2025-03-08 00:23:55,430][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,430][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,430][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,430][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,430][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1
[2025-03-08 00:23:55,430][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,430][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,430][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,430][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,430][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,430][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,430][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0
[2025-03-08 00:23:55,430][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,431][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,431][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,431][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,431][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,431][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,431][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1
[2025-03-08 00:23:55,431][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,431][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,431][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,431][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,431][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,431][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,431][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0
[2025-03-08 00:23:55,431][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,431][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,431][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,431][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,431][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,431][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,431][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1
[2025-03-08 00:23:55,431][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,431][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,431][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,431][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,431][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,431][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,431][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0
[2025-03-08 00:23:55,431][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,431][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,431][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,431][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,431][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,431][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,431][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1
[2025-03-08 00:23:55,431][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,431][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,431][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,431][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,431][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,431][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,431][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v0
[2025-03-08 00:23:55,431][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,431][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v1
[2025-03-08 00:23:55,431][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,431][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v0
[2025-03-08 00:23:55,431][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,431][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v1
[2025-03-08 00:23:55,432][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,433][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_2v0
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_2v1
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,433][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0
[2025-03-08 00:23:55,433][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v0
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v1
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v0
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v1
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0_2v0
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0_2v1
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1_2v0
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1_2v1
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0_2v0
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0_2v1
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1_2v0
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1_2v1
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0_2v0
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0_2v1
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1_2v0
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1_2v1
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0_2v0
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0_2v1
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1_2v0
[2025-03-08 00:23:55,434][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2025-03-08 00:23:55,434][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1_2v1
[2025-03-08 00:23:55,435][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,435][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-08 00:23:55,435][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,435][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-08 00:23:55,435][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,435][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,435][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,435][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2025-03-08 00:23:55,435][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,435][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,435][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,435][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2025-03-08 00:23:55,435][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,435][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,435][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,435][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2025-03-08 00:23:55,435][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,435][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,435][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,435][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2025-03-08 00:23:55,435][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,436][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,436][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,436][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2025-03-08 00:23:55,436][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,436][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,436][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,436][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2025-03-08 00:23:55,436][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,436][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,436][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,436][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2025-03-08 00:23:55,436][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,436][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,436][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,436][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2025-03-08 00:23:55,436][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,436][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,436][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,436][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2025-03-08 00:23:55,436][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,436][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,436][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,436][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2025-03-08 00:23:55,436][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,436][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,436][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,436][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2025-03-08 00:23:55,436][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,436][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,436][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,436][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2025-03-08 00:23:55,436][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,436][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,436][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,436][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2025-03-08 00:23:55,436][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,436][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,436][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,436][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2025-03-08 00:23:55,436][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,436][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,436][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,436][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2025-03-08 00:23:55,436][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,436][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2025-03-08 00:23:55,436][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,436][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2025-03-08 00:23:55,436][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,436][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2025-03-08 00:23:55,437][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,437][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2025-03-08 00:23:55,437][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,437][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2025-03-08 00:23:55,437][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,437][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2025-03-08 00:23:55,437][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,437][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2025-03-08 00:23:55,437][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,437][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2025-03-08 00:23:55,437][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,437][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2025-03-08 00:23:55,437][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,437][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2025-03-08 00:23:55,437][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,437][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x54
[2025-03-08 00:23:55,437][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,437][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2025-03-08 00:23:55,437][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,437][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x54
[2025-03-08 00:23:55,437][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-08 00:23:55,437][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-08 00:23:55,437][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 8
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 12
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 16
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 20
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 24
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 28
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 32
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 36
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 40
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 44
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 48
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 52
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 56
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 60
[2025-03-08 00:23:55,437][slave.py:476][get_size][DEBUG][MainThread]: 64
[2025-03-08 00:23:55,438][slave.py:476][get_size][DEBUG][MainThread]: 68
[2025-03-08 00:23:55,438][slave.py:476][get_size][DEBUG][MainThread]: 72
[2025-03-08 00:23:55,438][slave.py:476][get_size][DEBUG][MainThread]: 76
[2025-03-08 00:23:55,438][slave.py:476][get_size][DEBUG][MainThread]: 80
[2025-03-08 00:23:55,438][slave.py:476][get_size][DEBUG][MainThread]: 84
[2025-03-08 00:23:55,438][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2025-03-08 00:23:55,439][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2025-03-08 00:23:55,447][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2025-03-08 00:23:55,448][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2025-03-08 00:23:55,448][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-08 00:23:55,448][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,448][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol00_memory_map.xml
[2025-03-08 00:23:55,448][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-08 00:23:55,448][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-08 00:23:55,448][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-08 00:23:55,449][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-08 00:23:55,449][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,449][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol00_memory_map.xml"
[2025-03-08 00:23:55,449][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-08 00:23:55,449][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-08 00:23:55,449][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-08 00:23:55,449][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-08 00:23:55,449][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-08 00:23:55,449][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-08 00:23:55,450][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-08 00:23:55,450][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-08 00:23:55,450][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-08 00:23:55,450][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-08 00:23:55,450][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-08 00:23:55,450][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-08 00:23:55,450][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-08 00:23:55,450][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,450][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,450][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,450][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,450][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-08 00:23:55,450][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,450][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-08 00:23:55,450][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,450][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-08 00:23:55,450][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-08 00:23:55,451][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-08 00:23:55,451][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-08 00:23:55,451][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-08 00:23:55,451][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/pol00_memory_map_output.xml
[2025-03-08 00:23:55,451][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00_pkg.vhd
[2025-03-08 00:23:55,452][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00.vhd
[2025-03-08 00:23:55,452][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00_muxdemux.vhd
[2025-03-08 00:23:55,452][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol00_dp_ram.vhd
[2025-03-08 00:23:55,452][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-08 00:23:55,452][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-08 00:23:55,452][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,452][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/four_bit_quant_coeffs_memory_map.xml
[2025-03-08 00:23:55,452][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-08 00:23:55,452][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-08 00:23:55,452][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-08 00:23:55,453][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-08 00:23:55,453][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,453][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/four_bit_quant_coeffs_memory_map.xml"
[2025-03-08 00:23:55,453][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-08 00:23:55,453][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-08 00:23:55,453][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-08 00:23:55,453][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-08 00:23:55,453][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-08 00:23:55,453][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-08 00:23:55,453][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-08 00:23:55,453][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-08 00:23:55,453][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-08 00:23:55,453][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-08 00:23:55,453][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-08 00:23:55,453][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-08 00:23:55,453][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-08 00:23:55,453][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,454][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,454][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,454][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,454][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-08 00:23:55,454][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,454][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-08 00:23:55,454][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,454][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-08 00:23:55,454][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-08 00:23:55,454][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-08 00:23:55,454][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-08 00:23:55,454][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-08 00:23:55,454][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/four_bit_quant_coeffs_memory_map_output.xml
[2025-03-08 00:23:55,454][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pkg.vhd
[2025-03-08 00:23:55,455][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs.vhd
[2025-03-08 00:23:55,455][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_muxdemux.vhd
[2025-03-08 00:23:55,455][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_quant_coeffs_dp_ram.vhd
[2025-03-08 00:23:55,455][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-08 00:23:55,455][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-08 00:23:55,456][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,456][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/four_bit_quant_coeffs_pol0_memory_map.xml
[2025-03-08 00:23:55,456][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-08 00:23:55,456][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-08 00:23:55,456][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-08 00:23:55,456][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-08 00:23:55,456][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,456][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/four_bit_quant_coeffs_pol0_memory_map.xml"
[2025-03-08 00:23:55,456][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-08 00:23:55,456][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-08 00:23:55,456][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-08 00:23:55,456][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-08 00:23:55,456][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-08 00:23:55,456][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-08 00:23:55,456][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-08 00:23:55,456][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-08 00:23:55,457][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-08 00:23:55,457][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-08 00:23:55,457][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-08 00:23:55,457][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-08 00:23:55,457][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-08 00:23:55,457][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,457][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,457][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,457][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,457][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-08 00:23:55,457][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,457][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-08 00:23:55,457][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,457][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-08 00:23:55,457][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-08 00:23:55,457][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-08 00:23:55,457][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-08 00:23:55,457][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-08 00:23:55,458][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/four_bit_quant_coeffs_pol0_memory_map_output.xml
[2025-03-08 00:23:55,458][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol0_pkg.vhd
[2025-03-08 00:23:55,458][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol0.vhd
[2025-03-08 00:23:55,459][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol0_muxdemux.vhd
[2025-03-08 00:23:55,459][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_quant_coeffs_pol0_dp_ram.vhd
[2025-03-08 00:23:55,459][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-08 00:23:55,459][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-08 00:23:55,459][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,459][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/tvg1_data_memory_map.xml
[2025-03-08 00:23:55,459][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-08 00:23:55,459][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-08 00:23:55,459][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-08 00:23:55,459][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-08 00:23:55,459][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,459][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/tvg1_data_memory_map.xml"
[2025-03-08 00:23:55,460][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-08 00:23:55,460][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-08 00:23:55,460][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-08 00:23:55,460][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-08 00:23:55,460][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-08 00:23:55,460][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-08 00:23:55,460][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-08 00:23:55,460][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-08 00:23:55,460][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-08 00:23:55,460][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-08 00:23:55,460][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-08 00:23:55,460][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-08 00:23:55,460][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-08 00:23:55,460][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,460][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,460][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,460][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,460][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-08 00:23:55,461][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,461][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-08 00:23:55,461][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,461][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-08 00:23:55,461][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-08 00:23:55,461][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-08 00:23:55,461][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-08 00:23:55,461][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-08 00:23:55,461][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/tvg1_data_memory_map_output.xml
[2025-03-08 00:23:55,461][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg1_data_pkg.vhd
[2025-03-08 00:23:55,462][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg1_data.vhd
[2025-03-08 00:23:55,462][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg1_data_muxdemux.vhd
[2025-03-08 00:23:55,462][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_tvg1_data_dp_ram.vhd
[2025-03-08 00:23:55,462][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-08 00:23:55,462][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-08 00:23:55,462][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,462][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol01r_memory_map.xml
[2025-03-08 00:23:55,462][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-08 00:23:55,462][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-08 00:23:55,462][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-08 00:23:55,462][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-08 00:23:55,462][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,462][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol01r_memory_map.xml"
[2025-03-08 00:23:55,463][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-08 00:23:55,463][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-08 00:23:55,463][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-08 00:23:55,463][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-08 00:23:55,463][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-08 00:23:55,463][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-08 00:23:55,463][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-08 00:23:55,463][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-08 00:23:55,463][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-08 00:23:55,463][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-08 00:23:55,463][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-08 00:23:55,463][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-08 00:23:55,463][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-08 00:23:55,463][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,463][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,463][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,464][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,464][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-08 00:23:55,464][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,464][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-08 00:23:55,464][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,464][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-08 00:23:55,464][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-08 00:23:55,464][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-08 00:23:55,464][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-08 00:23:55,464][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-08 00:23:55,464][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/pol01r_memory_map_output.xml
[2025-03-08 00:23:55,464][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r_pkg.vhd
[2025-03-08 00:23:55,465][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r.vhd
[2025-03-08 00:23:55,465][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r_muxdemux.vhd
[2025-03-08 00:23:55,465][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol01r_dp_ram.vhd
[2025-03-08 00:23:55,465][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-08 00:23:55,465][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-08 00:23:55,465][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,465][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/tvg16bit_data_memory_map.xml
[2025-03-08 00:23:55,465][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-08 00:23:55,465][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-08 00:23:55,465][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-08 00:23:55,466][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-08 00:23:55,466][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,466][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/tvg16bit_data_memory_map.xml"
[2025-03-08 00:23:55,466][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-08 00:23:55,466][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-08 00:23:55,466][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-08 00:23:55,466][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-08 00:23:55,466][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-08 00:23:55,466][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-08 00:23:55,466][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-08 00:23:55,466][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-08 00:23:55,466][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-08 00:23:55,466][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-08 00:23:55,466][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-08 00:23:55,466][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-08 00:23:55,466][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-08 00:23:55,466][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,474][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,474][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,474][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,474][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-08 00:23:55,474][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,474][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-08 00:23:55,474][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,474][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-08 00:23:55,475][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-08 00:23:55,475][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-08 00:23:55,475][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-08 00:23:55,475][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-08 00:23:55,475][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/tvg16bit_data_memory_map_output.xml
[2025-03-08 00:23:55,476][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data_pkg.vhd
[2025-03-08 00:23:55,477][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data.vhd
[2025-03-08 00:23:55,477][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data_muxdemux.vhd
[2025-03-08 00:23:55,477][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_tvg16bit_data_dp_ram.vhd
[2025-03-08 00:23:55,478][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-08 00:23:55,478][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-08 00:23:55,478][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,478][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/one_bit_reorder_map1_memory_map.xml
[2025-03-08 00:23:55,478][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-08 00:23:55,478][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-08 00:23:55,478][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-08 00:23:55,479][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-08 00:23:55,479][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,479][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/one_bit_reorder_map1_memory_map.xml"
[2025-03-08 00:23:55,479][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-08 00:23:55,479][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-08 00:23:55,479][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-08 00:23:55,479][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-08 00:23:55,479][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-08 00:23:55,479][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-08 00:23:55,479][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-08 00:23:55,479][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-08 00:23:55,479][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-08 00:23:55,479][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-08 00:23:55,479][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-08 00:23:55,479][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-08 00:23:55,479][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-08 00:23:55,480][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,480][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,480][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-08 00:23:55,480][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,480][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-08 00:23:55,480][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,480][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-08 00:23:55,480][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-08 00:23:55,480][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-08 00:23:55,480][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-08 00:23:55,480][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-08 00:23:55,480][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/one_bit_reorder_map1_memory_map_output.xml
[2025-03-08 00:23:55,481][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_one_bit_reorder_map1_pkg.vhd
[2025-03-08 00:23:55,481][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_one_bit_reorder_map1.vhd
[2025-03-08 00:23:55,481][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_one_bit_reorder_map1_muxdemux.vhd
[2025-03-08 00:23:55,481][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_one_bit_reorder_map1_dp_ram.vhd
[2025-03-08 00:23:55,481][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-08 00:23:55,481][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-08 00:23:55,481][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,481][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol01i_memory_map.xml
[2025-03-08 00:23:55,482][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-08 00:23:55,482][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-08 00:23:55,482][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-08 00:23:55,482][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-08 00:23:55,482][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,482][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/pol01i_memory_map.xml"
[2025-03-08 00:23:55,482][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-08 00:23:55,482][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-08 00:23:55,482][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-08 00:23:55,482][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-08 00:23:55,482][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-08 00:23:55,482][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-08 00:23:55,482][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-08 00:23:55,482][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-08 00:23:55,482][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-08 00:23:55,482][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-08 00:23:55,482][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-08 00:23:55,482][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-08 00:23:55,483][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-08 00:23:55,483][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,483][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,483][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,483][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,483][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-08 00:23:55,483][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,483][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-08 00:23:55,483][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,483][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-08 00:23:55,483][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-08 00:23:55,483][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-08 00:23:55,483][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-08 00:23:55,483][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-08 00:23:55,483][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/pol01i_memory_map_output.xml
[2025-03-08 00:23:55,484][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i_pkg.vhd
[2025-03-08 00:23:55,484][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i.vhd
[2025-03-08 00:23:55,484][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i_muxdemux.vhd
[2025-03-08 00:23:55,484][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol01i_dp_ram.vhd
[2025-03-08 00:23:55,484][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-08 00:23:55,485][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-08 00:23:55,485][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,485][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/ss_adc_bram_memory_map.xml
[2025-03-08 00:23:55,485][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-08 00:23:55,485][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-08 00:23:55,485][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-08 00:23:55,485][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-08 00:23:55,485][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,485][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/ss_adc_bram_memory_map.xml"
[2025-03-08 00:23:55,485][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-08 00:23:55,485][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-08 00:23:55,485][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-08 00:23:55,485][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-08 00:23:55,485][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-08 00:23:55,485][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-08 00:23:55,486][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-08 00:23:55,486][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-08 00:23:55,486][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-08 00:23:55,486][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-08 00:23:55,486][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-08 00:23:55,486][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-08 00:23:55,486][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-08 00:23:55,486][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,486][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,486][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,486][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,486][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-08 00:23:55,486][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,486][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-08 00:23:55,486][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,486][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-08 00:23:55,486][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-08 00:23:55,486][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-08 00:23:55,486][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-08 00:23:55,486][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-08 00:23:55,487][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/ss_adc_bram_memory_map_output.xml
[2025-03-08 00:23:55,487][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram_pkg.vhd
[2025-03-08 00:23:55,487][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram.vhd
[2025-03-08 00:23:55,487][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram_muxdemux.vhd
[2025-03-08 00:23:55,488][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_ss_adc_bram_dp_ram.vhd
[2025-03-08 00:23:55,488][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-08 00:23:55,488][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-08 00:23:55,488][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,488][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/four_bit_quant_coeffs_pol1_memory_map.xml
[2025-03-08 00:23:55,488][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2025-03-08 00:23:55,488][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2025-03-08 00:23:55,488][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2025-03-08 00:23:55,488][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2025-03-08 00:23:55,488][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,488][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/four_bit_quant_coeffs_pol1_memory_map.xml"
[2025-03-08 00:23:55,488][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2025-03-08 00:23:55,488][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2025-03-08 00:23:55,489][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2025-03-08 00:23:55,489][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2025-03-08 00:23:55,489][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2025-03-08 00:23:55,489][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2025-03-08 00:23:55,489][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2025-03-08 00:23:55,489][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2025-03-08 00:23:55,489][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2025-03-08 00:23:55,489][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2025-03-08 00:23:55,489][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2025-03-08 00:23:55,489][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2025-03-08 00:23:55,489][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-08 00:23:55,489][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,489][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2025-03-08 00:23:55,489][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,489][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,489][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-08 00:23:55,489][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,489][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-08 00:23:55,489][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,489][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2025-03-08 00:23:55,489][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2025-03-08 00:23:55,490][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2025-03-08 00:23:55,490][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2025-03-08 00:23:55,490][slave.py:476][get_size][DEBUG][MainThread]: 0
[2025-03-08 00:23:55,490][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/four_bit_quant_coeffs_pol1_memory_map_output.xml
[2025-03-08 00:23:55,490][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol1_pkg.vhd
[2025-03-08 00:23:55,490][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol1.vhd
[2025-03-08 00:23:55,491][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol1_muxdemux.vhd
[2025-03-08 00:23:55,491][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_quant_coeffs_pol1_dp_ram.vhd
[2025-03-08 00:23:55,491][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-08 00:23:55,491][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2025-03-08 00:23:55,491][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,491][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2025-03-08 00:23:55,491][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,491][xml2ic.py:469][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2025-03-08 00:23:55,491][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2025-03-08 00:23:55,491][xml2ic.py:474][__init__][INFO][MainThread]: 	/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output
[2025-03-08 00:23:55,493][xml2ic.py:668][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/axi4lite_top_ic_memory_map
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.four_bit_quant_coeffs_pol0
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.four_bit_quant_coeffs_pol0.four_bit_quant_coeffs_pol0
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.four_bit_quant_coeffs_pol1
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.four_bit_quant_coeffs_pol1.four_bit_quant_coeffs_pol1
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.four_bit_reorder_map1
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.one_bit_reorder_map1
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.one_bit_reorder_map1.one_bit_reorder_map1
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol00
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol00.pol00
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol01i
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol01i.pol01i
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol01r
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol01r.pol01r
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol11
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.pol11.pol11
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.ss_adc_bram
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.ss_adc_bram.ss_adc_bram
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.acc_cnt
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.acc_len
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.cnt_rst
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_prt
[2025-03-08 00:23:55,493][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.fft_of_count
[2025-03-08 00:23:55,494][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.four_bit_quant_clip_count
[2025-03-08 00:23:55,494][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe_en
[2025-03-08 00:23:55,494][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe_rst
[2025-03-08 00:23:55,494][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pack_rst
[2025-03-08 00:23:55,494][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.packetiser_bytes_per_spectrum
[2025-03-08 00:23:55,494][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.packetiser_spectra_per_packet
[2025-03-08 00:23:55,501][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pfb_fft_shift
[2025-03-08 00:23:55,501][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.sel
[2025-03-08 00:23:55,501][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.ss_adc_ctrl
[2025-03-08 00:23:55,501][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.ss_adc_status
[2025-03-08 00:23:55,501][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.sync
[2025-03-08 00:23:55,501][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.sync_adc
[2025-03-08 00:23:55,501][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.sync_cnt
[2025-03-08 00:23:55,501][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tvg1_enable
[2025-03-08 00:23:55,501][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tvg16bit_enable
[2025-03-08 00:23:55,501][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_of_cnt
[2025-03-08 00:23:55,501][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tvg16bit_data
[2025-03-08 00:23:55,501][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tvg16bit_data.tvg16bit_data
[2025-03-08 00:23:55,501][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tvg1_data
[2025-03-08 00:23:55,501][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tvg1_data.tvg1_data
[2025-03-08 00:23:55,501][xml2ic.py:680][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_source/axi4lite_top_ic_memory_map
[2025-03-08 00:23:55,501][xml2ic.py:686][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2025-03-08 00:23:55,501][xml2ic.py:411][get_decoder_mask][INFO][MainThread]: Addresses are: 12
[2025-03-08 00:23:55,502][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2025-03-08 00:23:55,502][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2025-03-08 00:23:55,502][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2025-03-08 00:23:55,502][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,502][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,502][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 12
[2025-03-08 00:23:55,502][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 8
[2025-03-08 00:23:55,502][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,502][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 12
[2025-03-08 00:23:55,503][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,503][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,503][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2025-03-08 00:23:55,503][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,503][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2025-03-08 00:23:55,503][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0
[2025-03-08 00:23:55,503][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,503][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 8
[2025-03-08 00:23:55,503][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 3
[2025-03-08 00:23:55,503][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 5
[2025-03-08 00:23:55,503][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 8
[2025-03-08 00:23:55,503][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2025-03-08 00:23:55,503][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1
[2025-03-08 00:23:55,503][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,503][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,503][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 3
[2025-03-08 00:23:55,503][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,503][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2025-03-08 00:23:55,504][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_17v0': [], '-1v0_17v1': [], '-1v0_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,504][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_17v0': [], '-1v0_17v1': [], '-1v0_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,504][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2025-03-08 00:23:55,504][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,504][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2025-03-08 00:23:55,504][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0
[2025-03-08 00:23:55,504][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2025-03-08 00:23:55,504][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1
[2025-03-08 00:23:55,504][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-08 00:23:55,504][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v0
[2025-03-08 00:23:55,504][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_17v0_16v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,504][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2025-03-08 00:23:55,504][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,504][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,504][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2025-03-08 00:23:55,505][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-08 00:23:55,505][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1
[2025-03-08 00:23:55,505][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_17v0_16v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,505][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 5
[2025-03-08 00:23:55,505][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,505][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 3
[2025-03-08 00:23:55,505][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 5
[2025-03-08 00:23:55,505][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,505][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v0
[2025-03-08 00:23:55,505][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_17v1_14v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,505][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2025-03-08 00:23:55,505][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,505][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,505][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2025-03-08 00:23:55,505][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,505][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v1
[2025-03-08 00:23:55,505][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_17v0': [], '-1v0_17v1': [], '-1v0_17v0_16v0': [], '-1v0_17v0_16v1': [], '-1v0_17v1_14v0': [], '-1v0_17v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,506][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_17v0': [], '-1v0_17v1': [], '-1v0_17v0_16v0': [], '-1v0_17v0_16v1': [], '-1v0_17v1_14v0': [], '-1v0_17v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,506][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2025-03-08 00:23:55,506][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,506][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2025-03-08 00:23:55,506][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0
[2025-03-08 00:23:55,506][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2025-03-08 00:23:55,506][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1
[2025-03-08 00:23:55,506][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-08 00:23:55,506][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v0
[2025-03-08 00:23:55,506][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-08 00:23:55,506][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1
[2025-03-08 00:23:55,506][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,506][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v0
[2025-03-08 00:23:55,506][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,506][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v1
[2025-03-08 00:23:55,506][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-08 00:23:55,506][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v0_15v0
[2025-03-08 00:23:55,506][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-08 00:23:55,506][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v0_15v1
[2025-03-08 00:23:55,506][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_17v0_16v0_15v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,506][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,506][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,506][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,506][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,506][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-08 00:23:55,506][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v0
[2025-03-08 00:23:55,506][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_17v0_16v1_15v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,506][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,506][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,506][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,506][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,506][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-08 00:23:55,506][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v1
[2025-03-08 00:23:55,506][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_17v0_16v1_15v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,506][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2025-03-08 00:23:55,506][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,506][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,506][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2025-03-08 00:23:55,506][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  13
[2025-03-08 00:23:55,506][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v0_13v0
[2025-03-08 00:23:55,506][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  13
[2025-03-08 00:23:55,506][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v0_13v1
[2025-03-08 00:23:55,506][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_17v1_14v0_13v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,506][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,506][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,506][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,506][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,507][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_17v0': [], '-1v0_17v1': [], '-1v0_17v0_16v0': [], '-1v0_17v0_16v1': [], '-1v0_17v1_14v0': [], '-1v0_17v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v1': [], '-1v0_17v0_16v1_15v0': [], '-1v0_17v0_16v1_15v1': [], '-1v0_17v1_14v0_13v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v1': [], '-1v0_17v0_16v0_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v0_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v1_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v1_12v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,507][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_17v0': [], '-1v0_17v1': [], '-1v0_17v0_16v0': [], '-1v0_17v0_16v1': [], '-1v0_17v1_14v0': [], '-1v0_17v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v1': [], '-1v0_17v0_16v1_15v0': [], '-1v0_17v0_16v1_15v1': [], '-1v0_17v1_14v0_13v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v1': [], '-1v0_17v0_16v0_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v0_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v1_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v1_12v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,507][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2025-03-08 00:23:55,507][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,507][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2025-03-08 00:23:55,507][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0
[2025-03-08 00:23:55,507][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2025-03-08 00:23:55,507][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1
[2025-03-08 00:23:55,507][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-08 00:23:55,507][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v0
[2025-03-08 00:23:55,507][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-08 00:23:55,507][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1
[2025-03-08 00:23:55,507][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,507][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v0
[2025-03-08 00:23:55,507][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,507][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v1
[2025-03-08 00:23:55,507][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-08 00:23:55,507][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v0_15v0
[2025-03-08 00:23:55,508][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-08 00:23:55,508][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v0_15v1
[2025-03-08 00:23:55,508][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-08 00:23:55,508][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v0
[2025-03-08 00:23:55,508][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-08 00:23:55,508][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v1
[2025-03-08 00:23:55,508][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  13
[2025-03-08 00:23:55,508][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v0_13v0
[2025-03-08 00:23:55,508][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  13
[2025-03-08 00:23:55,508][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v0_13v1
[2025-03-08 00:23:55,508][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,508][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v0_15v1_14v0
[2025-03-08 00:23:55,508][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,508][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v0_15v1_14v1
[2025-03-08 00:23:55,508][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,508][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v0_14v0
[2025-03-08 00:23:55,508][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,508][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v0_14v1
[2025-03-08 00:23:55,508][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,508][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v1_14v0
[2025-03-08 00:23:55,508][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,508][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v1_14v1
[2025-03-08 00:23:55,508][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_17v0_16v1_15v1_14v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2025-03-08 00:23:55,508][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,508][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,508][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2025-03-08 00:23:55,508][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2025-03-08 00:23:55,508][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  12
[2025-03-08 00:23:55,508][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v0_13v1_12v0
[2025-03-08 00:23:55,508][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  12
[2025-03-08 00:23:55,508][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v0_13v1_12v1
[2025-03-08 00:23:55,508][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_17v0': [], '-1v0_17v1': [], '-1v0_17v0_16v0': [], '-1v0_17v0_16v1': [], '-1v0_17v1_14v0': [], '-1v0_17v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v1': [], '-1v0_17v0_16v1_15v0': [], '-1v0_17v0_16v1_15v1': [], '-1v0_17v1_14v0_13v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v1': [], '-1v0_17v0_16v0_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v0_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v1': [], '-1v0_17v1_14v0_13v1_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v1_12v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v1_13v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v1_13v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,509][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_17v0': [], '-1v0_17v1': [], '-1v0_17v0_16v0': [], '-1v0_17v0_16v1': [], '-1v0_17v1_14v0': [], '-1v0_17v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v1': [], '-1v0_17v0_16v1_15v0': [], '-1v0_17v0_16v1_15v1': [], '-1v0_17v1_14v0_13v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v1': [], '-1v0_17v0_16v0_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v0_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v1': [], '-1v0_17v1_14v0_13v1_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v1_12v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v1_13v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v1_13v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v0
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v0
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v1
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v0_15v0
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v0_15v1
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v0
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  15
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v1
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  13
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v0_13v0
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  13
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v0_13v1
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v0_15v1_14v0
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v0_15v1_14v1
[2025-03-08 00:23:55,509][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,509][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v0_14v0
[2025-03-08 00:23:55,510][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,510][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v0_14v1
[2025-03-08 00:23:55,510][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,510][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v1_14v0
[2025-03-08 00:23:55,510][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2025-03-08 00:23:55,510][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v1_14v1
[2025-03-08 00:23:55,510][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  12
[2025-03-08 00:23:55,510][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v0_13v1_12v0
[2025-03-08 00:23:55,510][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  12
[2025-03-08 00:23:55,510][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v1_14v0_13v1_12v1
[2025-03-08 00:23:55,510][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  13
[2025-03-08 00:23:55,510][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v1_14v1_13v0
[2025-03-08 00:23:55,510][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  13
[2025-03-08 00:23:55,510][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_17v0_16v1_15v1_14v1_13v1
[2025-03-08 00:23:55,510][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_17v0': [], '-1v0_17v1': [], '-1v0_17v0_16v0': [], '-1v0_17v0_16v1': [], '-1v0_17v1_14v0': [], '-1v0_17v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v1': [], '-1v0_17v0_16v1_15v0': [], '-1v0_17v0_16v1_15v1': [], '-1v0_17v1_14v0_13v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v1': [], '-1v0_17v0_16v0_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v0_15v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v0_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v0_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v1': [], '-1v0_17v1_14v0_13v1_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v1_14v0_13v1_12v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v1_13v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_17v0_16v1_15v1_14v1_13v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2025-03-08 00:23:55,510][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2025-03-08 00:23:55,510][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,510][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2025-03-08 00:23:55,510][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,510][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x38000
[2025-03-08 00:23:55,510][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,510][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	114688
[2025-03-08 00:23:55,510][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,510][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3e000
[2025-03-08 00:23:55,510][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,510][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	122880
[2025-03-08 00:23:55,510][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,510][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3e000
[2025-03-08 00:23:55,511][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,511][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2025-03-08 00:23:55,511][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,511][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x26000
[2025-03-08 00:23:55,511][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,511][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	139264
[2025-03-08 00:23:55,511][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,511][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x27000
[2025-03-08 00:23:55,511][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,511][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	143360
[2025-03-08 00:23:55,511][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,511][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x27000
[2025-03-08 00:23:55,511][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,511][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	147456
[2025-03-08 00:23:55,511][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,511][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x24000
[2025-03-08 00:23:55,511][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,511][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	32768
[2025-03-08 00:23:55,511][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,511][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c000
[2025-03-08 00:23:55,511][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,511][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	49152
[2025-03-08 00:23:55,511][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,511][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c000
[2025-03-08 00:23:55,511][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,511][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	65536
[2025-03-08 00:23:55,511][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,511][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c000
[2025-03-08 00:23:55,511][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,511][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	81920
[2025-03-08 00:23:55,511][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,511][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c000
[2025-03-08 00:23:55,511][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2025-03-08 00:23:55,511][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	98304
[2025-03-08 00:23:55,511][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2025-03-08 00:23:55,511][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c000
[2025-03-08 00:23:55,511][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2025-03-08 00:23:55,512][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2025-03-08 00:23:55,512][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2025-03-08 00:23:55,512][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2025-03-08 00:23:55,513][xml2ic.py:853][__init__][INFO][MainThread]: Writing XML output file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2025-03-08 00:23:55,514][xml2ic.py:862][__init__][INFO][MainThread]: Generating HTML Tables from: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tvg1_data.tvg1_data', '0x50000000', 0, 32, 'rw', 'tvg1_data', 'tvg1_data_tvg1_data', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.pol00.pol00', '0x50008000', 0, 32, 'rw', 'pol00', 'pol00_pol00', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.pol01i.pol01i', '0x5000C000', 0, 32, 'rw', 'pol01i', 'pol01i_pol01i', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.pol01r.pol01r', '0x50010000', 0, 32, 'rw', 'pol01r', 'pol01r_pol01r', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.pol11.pol11', '0x50014000', 0, 32, 'rw', 'pol11', 'pol11_pol11', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.ss_adc_bram.ss_adc_bram', '0x50018000', 0, 32, 'rw', 'ss_adc_bram', 'ss_adc_bram_ss_adc_bram', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.four_bit_quant_coeffs_pol0.four_bit_quant_coeffs_pol0', '0x5001C000', 0, 32, 'rw', 'four_bit_quant_coeffs_pol0', 'four_bit_quant_coeffs_pol0_four_bit_quant_coeffs_pol0', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.four_bit_quant_coeffs_pol1.four_bit_quant_coeffs_pol1', '0x5001E000', 0, 32, 'rw', 'four_bit_quant_coeffs_pol1', 'four_bit_quant_coeffs_pol1_four_bit_quant_coeffs_pol1', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tvg16bit_data.tvg16bit_data', '0x50020000', 0, 32, 'rw', 'tvg16bit_data', 'tvg16bit_data_tvg16bit_data', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1', '0x50022000', 0, 32, 'rw', 'four_bit_reorder_map1', 'four_bit_reorder_map1_four_bit_reorder_map1', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.one_bit_reorder_map1.one_bit_reorder_map1', '0x50023000', 0, 32, 'rw', 'one_bit_reorder_map1', 'one_bit_reorder_map1_one_bit_reorder_map1', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.acc_cnt', '0x50024000', 0, 32, 'r', 'acc_cnt', 'sw_reg_acc_cnt', '0xffffffff', '0x0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.acc_len', '0x50024004', 0, 32, 'rw', 'acc_len', 'sw_reg_acc_len', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.cnt_rst', '0x50024008', 0, 32, 'rw', 'cnt_rst', 'sw_reg_cnt_rst', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0x5002400C', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_prt', '0x50024010', 0, 32, 'rw', 'dest_prt', 'sw_reg_dest_prt', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.fft_of_count', '0x50024014', 0, 32, 'r', 'fft_of_count', 'sw_reg_fft_of_count', '0xffffffff', '0x0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.four_bit_quant_clip_count', '0x50024018', 0, 32, 'r', 'four_bit_quant_clip_count', 'sw_reg_four_bit_quant_clip_count', '0xffffffff', '0x0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe_en', '0x5002401C', 0, 32, 'rw', 'gbe_en', 'sw_reg_gbe_en', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,514][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe_rst', '0x50024020', 0, 32, 'rw', 'gbe_rst', 'sw_reg_gbe_rst', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pack_rst', '0x50024024', 0, 32, 'rw', 'pack_rst', 'sw_reg_pack_rst', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.packetiser_bytes_per_spectrum', '0x50024028', 0, 32, 'rw', 'packetiser_bytes_per_spectrum', 'sw_reg_packetiser_bytes_per_spectrum', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.packetiser_spectra_per_packet', '0x5002402C', 0, 32, 'rw', 'packetiser_spectra_per_packet', 'sw_reg_packetiser_spectra_per_packet', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pfb_fft_shift', '0x50024030', 0, 32, 'rw', 'pfb_fft_shift', 'sw_reg_pfb_fft_shift', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.sel', '0x50024034', 0, 32, 'rw', 'sel', 'sw_reg_sel', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.ss_adc_ctrl', '0x50024038', 0, 32, 'rw', 'ss_adc_ctrl', 'sw_reg_ss_adc_ctrl', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.ss_adc_status', '0x5002403C', 0, 32, 'r', 'ss_adc_status', 'sw_reg_ss_adc_status', '0xffffffff', '0x0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.sync', '0x50024040', 0, 32, 'rw', 'sync', 'sw_reg_sync', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.sync_adc', '0x50024044', 0, 32, 'rw', 'sync_adc', 'sw_reg_sync_adc', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.sync_cnt', '0x50024048', 0, 32, 'r', 'sync_cnt', 'sw_reg_sync_cnt', '0xffffffff', '0x0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tvg1_enable', '0x5002404C', 0, 32, 'rw', 'tvg1_enable', 'sw_reg_tvg1_enable', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tvg16bit_enable', '0x50024050', 0, 32, 'rw', 'tvg16bit_enable', 'sw_reg_tvg16bit_enable', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_of_cnt', '0x50024054', 0, 32, 'r', 'tx_of_cnt', 'sw_reg_tx_of_cnt', '0xffffffff', '0x0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tvg1_data.tvg1_data, Changed from: 
[2025-03-08 00:23:55,515][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tvg1_data.tvg1_data, Field: tvg1_data
[2025-03-08 00:23:55,515][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.pol00.pol00, Changed from: axi4lite_top.tvg1_data.tvg1_data
[2025-03-08 00:23:55,515][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.pol00.pol00
[2025-03-08 00:23:55,515][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.pol00.pol00
[2025-03-08 00:23:55,515][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.pol00.pol00
[2025-03-08 00:23:55,515][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,515][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tvg1_data.tvg1_data', '0x50000000', 0, 32, 'rw', 'tvg1_data', 'tvg1_data_tvg1_data', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.pol00.pol00, Field: pol00
[2025-03-08 00:23:55,515][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.pol01i.pol01i, Changed from: axi4lite_top.pol00.pol00
[2025-03-08 00:23:55,515][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.pol01i.pol01i
[2025-03-08 00:23:55,515][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.pol01i.pol01i
[2025-03-08 00:23:55,515][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.pol01i.pol01i
[2025-03-08 00:23:55,515][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,515][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.pol00.pol00', '0x50008000', 0, 32, 'rw', 'pol00', 'pol00_pol00', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.pol01i.pol01i, Field: pol01i
[2025-03-08 00:23:55,515][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.pol01r.pol01r, Changed from: axi4lite_top.pol01i.pol01i
[2025-03-08 00:23:55,515][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.pol01r.pol01r
[2025-03-08 00:23:55,515][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.pol01r.pol01r
[2025-03-08 00:23:55,515][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.pol01r.pol01r
[2025-03-08 00:23:55,515][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,515][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.pol01i.pol01i', '0x5000C000', 0, 32, 'rw', 'pol01i', 'pol01i_pol01i', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.pol01r.pol01r, Field: pol01r
[2025-03-08 00:23:55,515][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.pol11.pol11, Changed from: axi4lite_top.pol01r.pol01r
[2025-03-08 00:23:55,515][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.pol11.pol11
[2025-03-08 00:23:55,515][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.pol11.pol11
[2025-03-08 00:23:55,515][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.pol11.pol11
[2025-03-08 00:23:55,515][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,515][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.pol01r.pol01r', '0x50010000', 0, 32, 'rw', 'pol01r', 'pol01r_pol01r', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,515][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.pol11.pol11, Field: pol11
[2025-03-08 00:23:55,515][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.ss_adc_bram.ss_adc_bram, Changed from: axi4lite_top.pol11.pol11
[2025-03-08 00:23:55,516][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.ss_adc_bram.ss_adc_bram
[2025-03-08 00:23:55,516][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.ss_adc_bram.ss_adc_bram
[2025-03-08 00:23:55,516][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.ss_adc_bram.ss_adc_bram
[2025-03-08 00:23:55,516][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,516][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.pol11.pol11', '0x50014000', 0, 32, 'rw', 'pol11', 'pol11_pol11', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,516][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.ss_adc_bram.ss_adc_bram, Field: ss_adc_bram
[2025-03-08 00:23:55,516][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.four_bit_quant_coeffs_pol0.four_bit_quant_coeffs_pol0, Changed from: axi4lite_top.ss_adc_bram.ss_adc_bram
[2025-03-08 00:23:55,516][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.four_bit_quant_coeffs_pol0.four_bit_quant_coeffs_pol0
[2025-03-08 00:23:55,516][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.four_bit_quant_coeffs_pol0.four_bit_quant_coeffs_pol0
[2025-03-08 00:23:55,516][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.four_bit_quant_coeffs_pol0.four_bit_quant_coeffs_pol0
[2025-03-08 00:23:55,516][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,516][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.ss_adc_bram.ss_adc_bram', '0x50018000', 0, 32, 'rw', 'ss_adc_bram', 'ss_adc_bram_ss_adc_bram', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,516][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.four_bit_quant_coeffs_pol0.four_bit_quant_coeffs_pol0, Field: four_bit_quant_coeffs_pol0
[2025-03-08 00:23:55,516][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.four_bit_quant_coeffs_pol1.four_bit_quant_coeffs_pol1, Changed from: axi4lite_top.four_bit_quant_coeffs_pol0.four_bit_quant_coeffs_pol0
[2025-03-08 00:23:55,516][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.four_bit_quant_coeffs_pol1.four_bit_quant_coeffs_pol1
[2025-03-08 00:23:55,516][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.four_bit_quant_coeffs_pol1.four_bit_quant_coeffs_pol1
[2025-03-08 00:23:55,516][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.four_bit_quant_coeffs_pol1.four_bit_quant_coeffs_pol1
[2025-03-08 00:23:55,516][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,516][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.four_bit_quant_coeffs_pol0.four_bit_quant_coeffs_pol0', '0x5001C000', 0, 32, 'rw', 'four_bit_quant_coeffs_pol0', 'four_bit_quant_coeffs_pol0_four_bit_quant_coeffs_pol0', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,516][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.four_bit_quant_coeffs_pol1.four_bit_quant_coeffs_pol1, Field: four_bit_quant_coeffs_pol1
[2025-03-08 00:23:55,516][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tvg16bit_data.tvg16bit_data, Changed from: axi4lite_top.four_bit_quant_coeffs_pol1.four_bit_quant_coeffs_pol1
[2025-03-08 00:23:55,516][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tvg16bit_data.tvg16bit_data
[2025-03-08 00:23:55,516][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tvg16bit_data.tvg16bit_data
[2025-03-08 00:23:55,516][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tvg16bit_data.tvg16bit_data
[2025-03-08 00:23:55,516][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,516][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.four_bit_quant_coeffs_pol1.four_bit_quant_coeffs_pol1', '0x5001E000', 0, 32, 'rw', 'four_bit_quant_coeffs_pol1', 'four_bit_quant_coeffs_pol1_four_bit_quant_coeffs_pol1', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,516][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tvg16bit_data.tvg16bit_data, Field: tvg16bit_data
[2025-03-08 00:23:55,516][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1, Changed from: axi4lite_top.tvg16bit_data.tvg16bit_data
[2025-03-08 00:23:55,516][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1
[2025-03-08 00:23:55,516][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1
[2025-03-08 00:23:55,516][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1
[2025-03-08 00:23:55,516][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,516][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tvg16bit_data.tvg16bit_data', '0x50020000', 0, 32, 'rw', 'tvg16bit_data', 'tvg16bit_data_tvg16bit_data', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,516][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1, Field: four_bit_reorder_map1
[2025-03-08 00:23:55,516][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.one_bit_reorder_map1.one_bit_reorder_map1, Changed from: axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1
[2025-03-08 00:23:55,516][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.one_bit_reorder_map1.one_bit_reorder_map1
[2025-03-08 00:23:55,516][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.one_bit_reorder_map1.one_bit_reorder_map1
[2025-03-08 00:23:55,516][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.one_bit_reorder_map1.one_bit_reorder_map1
[2025-03-08 00:23:55,516][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,516][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1', '0x50022000', 0, 32, 'rw', 'four_bit_reorder_map1', 'four_bit_reorder_map1_four_bit_reorder_map1', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,516][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.one_bit_reorder_map1.one_bit_reorder_map1, Field: one_bit_reorder_map1
[2025-03-08 00:23:55,516][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.acc_cnt, Changed from: axi4lite_top.one_bit_reorder_map1.one_bit_reorder_map1
[2025-03-08 00:23:55,516][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.acc_cnt
[2025-03-08 00:23:55,516][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.acc_cnt
[2025-03-08 00:23:55,516][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.acc_cnt
[2025-03-08 00:23:55,517][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,517][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.one_bit_reorder_map1.one_bit_reorder_map1', '0x50023000', 0, 32, 'rw', 'one_bit_reorder_map1', 'one_bit_reorder_map1_one_bit_reorder_map1', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,517][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.acc_cnt, Field: acc_cnt
[2025-03-08 00:23:55,517][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.acc_len, Changed from: axi4lite_top.sw_reg.acc_cnt
[2025-03-08 00:23:55,517][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.acc_len
[2025-03-08 00:23:55,517][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.acc_len
[2025-03-08 00:23:55,517][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.acc_len
[2025-03-08 00:23:55,517][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,517][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.acc_cnt', '0x50024000', 0, 32, 'r', 'acc_cnt', 'sw_reg_acc_cnt', '0xffffffff', '0x0', 0]
[2025-03-08 00:23:55,517][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.acc_len, Field: acc_len
[2025-03-08 00:23:55,517][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.cnt_rst, Changed from: axi4lite_top.sw_reg.acc_len
[2025-03-08 00:23:55,517][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.cnt_rst
[2025-03-08 00:23:55,517][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.cnt_rst
[2025-03-08 00:23:55,517][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.cnt_rst
[2025-03-08 00:23:55,517][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,517][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.acc_len', '0x50024004', 0, 32, 'rw', 'acc_len', 'sw_reg_acc_len', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,517][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.cnt_rst, Field: cnt_rst
[2025-03-08 00:23:55,517][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.sw_reg.cnt_rst
[2025-03-08 00:23:55,517][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2025-03-08 00:23:55,517][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2025-03-08 00:23:55,517][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2025-03-08 00:23:55,517][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,517][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.cnt_rst', '0x50024008', 0, 32, 'rw', 'cnt_rst', 'sw_reg_cnt_rst', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,517][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2025-03-08 00:23:55,517][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_prt, Changed from: axi4lite_top.sw_reg.dest_ip
[2025-03-08 00:23:55,517][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_prt
[2025-03-08 00:23:55,517][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_prt
[2025-03-08 00:23:55,517][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_prt
[2025-03-08 00:23:55,517][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,517][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0x5002400C', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,517][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_prt, Field: dest_prt
[2025-03-08 00:23:55,517][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.fft_of_count, Changed from: axi4lite_top.sw_reg.dest_prt
[2025-03-08 00:23:55,517][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.fft_of_count
[2025-03-08 00:23:55,517][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.fft_of_count
[2025-03-08 00:23:55,517][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.fft_of_count
[2025-03-08 00:23:55,517][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,517][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_prt', '0x50024010', 0, 32, 'rw', 'dest_prt', 'sw_reg_dest_prt', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,517][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.fft_of_count, Field: fft_of_count
[2025-03-08 00:23:55,517][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.four_bit_quant_clip_count, Changed from: axi4lite_top.sw_reg.fft_of_count
[2025-03-08 00:23:55,517][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.four_bit_quant_clip_count
[2025-03-08 00:23:55,517][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.four_bit_quant_clip_count
[2025-03-08 00:23:55,517][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.four_bit_quant_clip_count
[2025-03-08 00:23:55,517][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,517][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.fft_of_count', '0x50024014', 0, 32, 'r', 'fft_of_count', 'sw_reg_fft_of_count', '0xffffffff', '0x0', 0]
[2025-03-08 00:23:55,517][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.four_bit_quant_clip_count, Field: four_bit_quant_clip_count
[2025-03-08 00:23:55,517][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe_en, Changed from: axi4lite_top.sw_reg.four_bit_quant_clip_count
[2025-03-08 00:23:55,518][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe_en
[2025-03-08 00:23:55,518][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe_en
[2025-03-08 00:23:55,518][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe_en
[2025-03-08 00:23:55,518][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,518][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.four_bit_quant_clip_count', '0x50024018', 0, 32, 'r', 'four_bit_quant_clip_count', 'sw_reg_four_bit_quant_clip_count', '0xffffffff', '0x0', 0]
[2025-03-08 00:23:55,518][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe_en, Field: gbe_en
[2025-03-08 00:23:55,518][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe_rst, Changed from: axi4lite_top.sw_reg.gbe_en
[2025-03-08 00:23:55,518][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe_rst
[2025-03-08 00:23:55,518][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe_rst
[2025-03-08 00:23:55,518][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe_rst
[2025-03-08 00:23:55,518][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,518][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe_en', '0x5002401C', 0, 32, 'rw', 'gbe_en', 'sw_reg_gbe_en', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,518][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe_rst, Field: gbe_rst
[2025-03-08 00:23:55,518][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pack_rst, Changed from: axi4lite_top.sw_reg.gbe_rst
[2025-03-08 00:23:55,518][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pack_rst
[2025-03-08 00:23:55,518][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pack_rst
[2025-03-08 00:23:55,518][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pack_rst
[2025-03-08 00:23:55,518][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,518][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe_rst', '0x50024020', 0, 32, 'rw', 'gbe_rst', 'sw_reg_gbe_rst', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,518][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pack_rst, Field: pack_rst
[2025-03-08 00:23:55,518][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.packetiser_bytes_per_spectrum, Changed from: axi4lite_top.sw_reg.pack_rst
[2025-03-08 00:23:55,518][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.packetiser_bytes_per_spectrum
[2025-03-08 00:23:55,518][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.packetiser_bytes_per_spectrum
[2025-03-08 00:23:55,518][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.packetiser_bytes_per_spectrum
[2025-03-08 00:23:55,518][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,518][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pack_rst', '0x50024024', 0, 32, 'rw', 'pack_rst', 'sw_reg_pack_rst', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,518][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.packetiser_bytes_per_spectrum, Field: packetiser_bytes_per_spectrum
[2025-03-08 00:23:55,518][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.packetiser_spectra_per_packet, Changed from: axi4lite_top.sw_reg.packetiser_bytes_per_spectrum
[2025-03-08 00:23:55,518][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.packetiser_spectra_per_packet
[2025-03-08 00:23:55,518][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.packetiser_spectra_per_packet
[2025-03-08 00:23:55,518][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.packetiser_spectra_per_packet
[2025-03-08 00:23:55,518][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,518][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.packetiser_bytes_per_spectrum', '0x50024028', 0, 32, 'rw', 'packetiser_bytes_per_spectrum', 'sw_reg_packetiser_bytes_per_spectrum', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,518][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.packetiser_spectra_per_packet, Field: packetiser_spectra_per_packet
[2025-03-08 00:23:55,518][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pfb_fft_shift, Changed from: axi4lite_top.sw_reg.packetiser_spectra_per_packet
[2025-03-08 00:23:55,518][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pfb_fft_shift
[2025-03-08 00:23:55,518][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pfb_fft_shift
[2025-03-08 00:23:55,518][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pfb_fft_shift
[2025-03-08 00:23:55,518][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,518][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.packetiser_spectra_per_packet', '0x5002402C', 0, 32, 'rw', 'packetiser_spectra_per_packet', 'sw_reg_packetiser_spectra_per_packet', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,518][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pfb_fft_shift, Field: pfb_fft_shift
[2025-03-08 00:23:55,518][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.sel, Changed from: axi4lite_top.sw_reg.pfb_fft_shift
[2025-03-08 00:23:55,518][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.sel
[2025-03-08 00:23:55,518][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.sel
[2025-03-08 00:23:55,518][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.sel
[2025-03-08 00:23:55,518][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,518][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pfb_fft_shift', '0x50024030', 0, 32, 'rw', 'pfb_fft_shift', 'sw_reg_pfb_fft_shift', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,518][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.sel, Field: sel
[2025-03-08 00:23:55,518][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.ss_adc_ctrl, Changed from: axi4lite_top.sw_reg.sel
[2025-03-08 00:23:55,519][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.ss_adc_ctrl
[2025-03-08 00:23:55,519][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.ss_adc_ctrl
[2025-03-08 00:23:55,519][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.ss_adc_ctrl
[2025-03-08 00:23:55,519][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,519][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.sel', '0x50024034', 0, 32, 'rw', 'sel', 'sw_reg_sel', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,519][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.ss_adc_ctrl, Field: ss_adc_ctrl
[2025-03-08 00:23:55,519][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.ss_adc_status, Changed from: axi4lite_top.sw_reg.ss_adc_ctrl
[2025-03-08 00:23:55,519][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.ss_adc_status
[2025-03-08 00:23:55,519][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.ss_adc_status
[2025-03-08 00:23:55,519][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.ss_adc_status
[2025-03-08 00:23:55,519][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,519][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.ss_adc_ctrl', '0x50024038', 0, 32, 'rw', 'ss_adc_ctrl', 'sw_reg_ss_adc_ctrl', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,519][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.ss_adc_status, Field: ss_adc_status
[2025-03-08 00:23:55,519][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.sync, Changed from: axi4lite_top.sw_reg.ss_adc_status
[2025-03-08 00:23:55,519][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.sync
[2025-03-08 00:23:55,519][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.sync
[2025-03-08 00:23:55,519][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.sync
[2025-03-08 00:23:55,519][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,519][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.ss_adc_status', '0x5002403C', 0, 32, 'r', 'ss_adc_status', 'sw_reg_ss_adc_status', '0xffffffff', '0x0', 0]
[2025-03-08 00:23:55,519][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.sync, Field: sync
[2025-03-08 00:23:55,519][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.sync_adc, Changed from: axi4lite_top.sw_reg.sync
[2025-03-08 00:23:55,519][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.sync_adc
[2025-03-08 00:23:55,519][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.sync_adc
[2025-03-08 00:23:55,519][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.sync_adc
[2025-03-08 00:23:55,519][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,519][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.sync', '0x50024040', 0, 32, 'rw', 'sync', 'sw_reg_sync', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,519][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.sync_adc, Field: sync_adc
[2025-03-08 00:23:55,519][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.sync_cnt, Changed from: axi4lite_top.sw_reg.sync_adc
[2025-03-08 00:23:55,519][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.sync_cnt
[2025-03-08 00:23:55,519][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.sync_cnt
[2025-03-08 00:23:55,519][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.sync_cnt
[2025-03-08 00:23:55,519][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,519][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.sync_adc', '0x50024044', 0, 32, 'rw', 'sync_adc', 'sw_reg_sync_adc', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,519][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.sync_cnt, Field: sync_cnt
[2025-03-08 00:23:55,519][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tvg1_enable, Changed from: axi4lite_top.sw_reg.sync_cnt
[2025-03-08 00:23:55,519][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tvg1_enable
[2025-03-08 00:23:55,519][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tvg1_enable
[2025-03-08 00:23:55,519][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tvg1_enable
[2025-03-08 00:23:55,519][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,519][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.sync_cnt', '0x50024048', 0, 32, 'r', 'sync_cnt', 'sw_reg_sync_cnt', '0xffffffff', '0x0', 0]
[2025-03-08 00:23:55,519][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tvg1_enable, Field: tvg1_enable
[2025-03-08 00:23:55,519][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tvg16bit_enable, Changed from: axi4lite_top.sw_reg.tvg1_enable
[2025-03-08 00:23:55,519][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tvg16bit_enable
[2025-03-08 00:23:55,519][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tvg16bit_enable
[2025-03-08 00:23:55,519][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tvg16bit_enable
[2025-03-08 00:23:55,519][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,519][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tvg1_enable', '0x5002404C', 0, 32, 'rw', 'tvg1_enable', 'sw_reg_tvg1_enable', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,519][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tvg16bit_enable, Field: tvg16bit_enable
[2025-03-08 00:23:55,519][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_of_cnt, Changed from: axi4lite_top.sw_reg.tvg16bit_enable
[2025-03-08 00:23:55,520][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_of_cnt
[2025-03-08 00:23:55,520][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_of_cnt
[2025-03-08 00:23:55,520][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_of_cnt
[2025-03-08 00:23:55,520][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,520][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tvg16bit_enable', '0x50024050', 0, 32, 'rw', 'tvg16bit_enable', 'sw_reg_tvg16bit_enable', '0xffffffff', '0', 0]
[2025-03-08 00:23:55,520][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_of_cnt, Field: tx_of_cnt
[2025-03-08 00:23:55,520][xml2htmltable.py:283][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sw_reg.tx_of_cnt
[2025-03-08 00:23:55,520][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2025-03-08 00:23:55,520][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_of_cnt', '0x50024054', 0, 32, 'r', 'tx_of_cnt', 'sw_reg_tx_of_cnt', '0xffffffff', '0x0', 0]
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tvg1_data.tvg1_data"><tt><a href="#axi4lite_top.tvg1_data.tvg1_data">axi4lite_top.tvg1_data.tvg1_data</a></tt></td>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50000000</tt></td>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.pol00.pol00"><tt><a href="#axi4lite_top.pol00.pol00">axi4lite_top.pol00.pol00</a></tt></td>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50008000</tt></td>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.pol01i.pol01i"><tt><a href="#axi4lite_top.pol01i.pol01i">axi4lite_top.pol01i.pol01i</a></tt></td>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x5000C000</tt></td>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.pol01r.pol01r"><tt><a href="#axi4lite_top.pol01r.pol01r">axi4lite_top.pol01r.pol01r</a></tt></td>
[2025-03-08 00:23:55,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50010000</tt></td>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.pol11.pol11"><tt><a href="#axi4lite_top.pol11.pol11">axi4lite_top.pol11.pol11</a></tt></td>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50014000</tt></td>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.ss_adc_bram.ss_adc_bram"><tt><a href="#axi4lite_top.ss_adc_bram.ss_adc_bram">axi4lite_top.ss_adc_bram.ss_adc_bram</a></tt></td>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50018000</tt></td>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.four_bit_quant_coeffs_pol0.four_bit_quant_coeffs_pol0"><tt><a href="#axi4lite_top.four_bit_quant_coeffs_pol0.four_bit_quant_coeffs_pol0">axi4lite_top.four_bit_quant_coeffs_pol0.four_bit_quant_coeffs_pol0</a></tt></td>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x5001C000</tt></td>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.four_bit_quant_coeffs_pol1.four_bit_quant_coeffs_pol1"><tt><a href="#axi4lite_top.four_bit_quant_coeffs_pol1.four_bit_quant_coeffs_pol1">axi4lite_top.four_bit_quant_coeffs_pol1.four_bit_quant_coeffs_pol1</a></tt></td>
[2025-03-08 00:23:55,528][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x5001E000</tt></td>
[2025-03-08 00:23:55,528][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,528][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tvg16bit_data.tvg16bit_data"><tt><a href="#axi4lite_top.tvg16bit_data.tvg16bit_data">axi4lite_top.tvg16bit_data.tvg16bit_data</a></tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50020000</tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1"><tt><a href="#axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1">axi4lite_top.four_bit_reorder_map1.four_bit_reorder_map1</a></tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50022000</tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.one_bit_reorder_map1.one_bit_reorder_map1"><tt><a href="#axi4lite_top.one_bit_reorder_map1.one_bit_reorder_map1">axi4lite_top.one_bit_reorder_map1.one_bit_reorder_map1</a></tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50023000</tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.acc_cnt"><tt><a href="#axi4lite_top.sw_reg.acc_cnt">axi4lite_top.sw_reg.acc_cnt</a></tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024000</tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.acc_len"><tt><a href="#axi4lite_top.sw_reg.acc_len">axi4lite_top.sw_reg.acc_len</a></tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024004</tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.cnt_rst"><tt><a href="#axi4lite_top.sw_reg.cnt_rst">axi4lite_top.sw_reg.cnt_rst</a></tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024008</tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x5002400C</tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_prt"><tt><a href="#axi4lite_top.sw_reg.dest_prt">axi4lite_top.sw_reg.dest_prt</a></tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024010</tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.fft_of_count"><tt><a href="#axi4lite_top.sw_reg.fft_of_count">axi4lite_top.sw_reg.fft_of_count</a></tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024014</tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.four_bit_quant_clip_count"><tt><a href="#axi4lite_top.sw_reg.four_bit_quant_clip_count">axi4lite_top.sw_reg.four_bit_quant_clip_count</a></tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024018</tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe_en"><tt><a href="#axi4lite_top.sw_reg.gbe_en">axi4lite_top.sw_reg.gbe_en</a></tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x5002401C</tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe_rst"><tt><a href="#axi4lite_top.sw_reg.gbe_rst">axi4lite_top.sw_reg.gbe_rst</a></tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024020</tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pack_rst"><tt><a href="#axi4lite_top.sw_reg.pack_rst">axi4lite_top.sw_reg.pack_rst</a></tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024024</tt></td>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,529][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.packetiser_bytes_per_spectrum"><tt><a href="#axi4lite_top.sw_reg.packetiser_bytes_per_spectrum">axi4lite_top.sw_reg.packetiser_bytes_per_spectrum</a></tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024028</tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.packetiser_spectra_per_packet"><tt><a href="#axi4lite_top.sw_reg.packetiser_spectra_per_packet">axi4lite_top.sw_reg.packetiser_spectra_per_packet</a></tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x5002402C</tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pfb_fft_shift"><tt><a href="#axi4lite_top.sw_reg.pfb_fft_shift">axi4lite_top.sw_reg.pfb_fft_shift</a></tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024030</tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.sel"><tt><a href="#axi4lite_top.sw_reg.sel">axi4lite_top.sw_reg.sel</a></tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024034</tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.ss_adc_ctrl"><tt><a href="#axi4lite_top.sw_reg.ss_adc_ctrl">axi4lite_top.sw_reg.ss_adc_ctrl</a></tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024038</tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.ss_adc_status"><tt><a href="#axi4lite_top.sw_reg.ss_adc_status">axi4lite_top.sw_reg.ss_adc_status</a></tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x5002403C</tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.sync"><tt><a href="#axi4lite_top.sw_reg.sync">axi4lite_top.sw_reg.sync</a></tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024040</tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.sync_adc"><tt><a href="#axi4lite_top.sw_reg.sync_adc">axi4lite_top.sw_reg.sync_adc</a></tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024044</tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.sync_cnt"><tt><a href="#axi4lite_top.sw_reg.sync_cnt">axi4lite_top.sw_reg.sync_cnt</a></tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024048</tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tvg1_enable"><tt><a href="#axi4lite_top.sw_reg.tvg1_enable">axi4lite_top.sw_reg.tvg1_enable</a></tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x5002404C</tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tvg16bit_enable"><tt><a href="#axi4lite_top.sw_reg.tvg16bit_enable">axi4lite_top.sw_reg.tvg16bit_enable</a></tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024050</tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_of_cnt"><tt><a href="#axi4lite_top.sw_reg.tx_of_cnt">axi4lite_top.sw_reg.tx_of_cnt</a></tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x50024054</tt></td>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2025-03-08 00:23:55,530][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2025-03-08 00:23:55,531][xml2ic.py:867][__init__][INFO][MainThread]: Generated HTML File: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2025-03-08 00:23:55,531][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2025-03-08 00:23:55,531][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2025-03-08 00:23:55,532][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2025-03-08 00:23:55,532][toolflow.py:222][generate_hdl][INFO][MainThread]: instantiating user_ip
[2025-03-08 00:23:55,532][verilog.py:645][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2025-03-08 00:23:55,532][verilog.py:645][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: sparrow_albatros_spec_ip
[2025-03-08 00:23:55,532][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,532][verilog.py:984][add_port][DEBUG][MainThread]:   Port "clk" is new
[2025-03-08 00:23:55,532][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_acc_len_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,532][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_acc_len_user_data_out" is new
[2025-03-08 00:23:55,532][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_cnt_rst_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,532][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_cnt_rst_user_data_out" is new
[2025-03-08 00:23:55,532][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,532][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_dest_ip_user_data_out" is new
[2025-03-08 00:23:55,532][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_dest_prt_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,532][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_dest_prt_user_data_out" is new
[2025-03-08 00:23:55,532][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_quant_coeffs_pol0_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,532][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_quant_coeffs_pol0_data_out" is new
[2025-03-08 00:23:55,532][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_quant_coeffs_pol1_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,532][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_quant_coeffs_pol1_data_out" is new
[2025-03-08 00:23:55,532][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_reorder_map1_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,532][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_reorder_map1_data_out" is new
[2025-03-08 00:23:55,532][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_gbe_en_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,532][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_gbe_en_user_data_out" is new
[2025-03-08 00:23:55,532][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_gbe_rst_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,532][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_gbe_rst_user_data_out" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_bit_reorder_map1_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_bit_reorder_map1_data_out" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_dbg_data" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_dbg_data" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_dbg_dvld" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_dbg_dvld" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_badframe" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_badframe" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_data" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_data" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_dvld" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_dvld" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_eof" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_eof" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_overrun" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_overrun" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_srcip" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_srcip" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_srcport" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_srcport" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_afull" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_afull" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_overflow" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_overflow" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pack_rst_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pack_rst_user_data_out" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_packetiser_bytes_per_spectrum_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_packetiser_bytes_per_spectrum_user_data_out" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_packetiser_spectra_per_packet_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,533][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_packetiser_spectra_per_packet_user_data_out" is new
[2025-03-08 00:23:55,533][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pfb_fft_shift_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pfb_fft_shift_user_data_out" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol00_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol00_data_out" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01i_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01i_data_out" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01r_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01r_data_out" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol11_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol11_data_out" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sel_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sel_user_data_out" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_data_a_0" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_data_a_0" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_data_a_1" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_data_a_1" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_data_b_0" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_data_b_0" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_data_b_1" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_data_b_1" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_overrange_a_0" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_overrange_a_0" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_overrange_a_1" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_overrange_a_1" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_overrange_b_0" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_overrange_b_0" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_overrange_b_1" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_overrange_b_1" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_sync_out_0" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_sync_out_0" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_sync_out_1" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_sync_out_1" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_ss_adc_bram_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,534][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_ss_adc_bram_data_out" is new
[2025-03-08 00:23:55,534][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_ss_adc_ctrl_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_ss_adc_ctrl_user_data_out" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sync_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sync_user_data_out" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sync_adc_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sync_adc_user_data_out" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg1_data_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg1_data_data_out" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg1_enable_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg1_enable_user_data_out" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg16bit_data_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg16bit_data_data_out" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg16bit_enable_user_data_out" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg16bit_enable_user_data_out" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_acc_cnt_user_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_acc_cnt_user_data_in" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_fft_of_count_user_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_fft_of_count_user_data_in" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_quant_clip_count_user_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_quant_clip_count_user_data_in" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_quant_coeffs_pol0_addr" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_quant_coeffs_pol0_addr" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_quant_coeffs_pol0_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_quant_coeffs_pol0_data_in" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_quant_coeffs_pol0_we" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_quant_coeffs_pol0_we" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_quant_coeffs_pol1_addr" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_quant_coeffs_pol1_addr" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_quant_coeffs_pol1_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_quant_coeffs_pol1_data_in" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_quant_coeffs_pol1_we" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_quant_coeffs_pol1_we" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_reorder_map1_addr" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,535][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_reorder_map1_addr" is new
[2025-03-08 00:23:55,535][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_reorder_map1_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_reorder_map1_data_in" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_four_bit_reorder_map1_we" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_four_bit_reorder_map1_we" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_led0_sync_gateway" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_led0_sync_gateway" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_led1_new_acc_gateway" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_led1_new_acc_gateway" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_bit_reorder_map1_addr" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_bit_reorder_map1_addr" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_bit_reorder_map1_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_bit_reorder_map1_data_in" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_bit_reorder_map1_we" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_bit_reorder_map1_we" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_ack" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_ack" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_rx_rst" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_rx_rst" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_data" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_data" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_destip" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_destip" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_destport" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_destport" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_dvld" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_dvld" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_eof" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_eof" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_app_tx_rst" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_app_tx_rst" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol00_addr" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol00_addr" is new
[2025-03-08 00:23:55,536][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol00_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,536][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol00_data_in" is new
[2025-03-08 00:23:55,537][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol00_we" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,537][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol00_we" is new
[2025-03-08 00:23:55,537][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01i_addr" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,537][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01i_addr" is new
[2025-03-08 00:23:55,537][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01i_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,537][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01i_data_in" is new
[2025-03-08 00:23:55,537][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01i_we" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,537][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01i_we" is new
[2025-03-08 00:23:55,537][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01r_addr" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,537][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01r_addr" is new
[2025-03-08 00:23:55,537][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01r_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,537][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01r_data_in" is new
[2025-03-08 00:23:55,537][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol01r_we" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,537][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol01r_we" is new
[2025-03-08 00:23:55,537][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol11_addr" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,537][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol11_addr" is new
[2025-03-08 00:23:55,537][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol11_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,537][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol11_data_in" is new
[2025-03-08 00:23:55,537][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_pol11_we" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,537][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_pol11_we" is new
[2025-03-08 00:23:55,537][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sparrow_adc_sync" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,537][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sparrow_adc_sync" is new
[2025-03-08 00:23:55,537][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_ss_adc_bram_addr" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,537][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_ss_adc_bram_addr" is new
[2025-03-08 00:23:55,537][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_ss_adc_bram_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,537][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_ss_adc_bram_data_in" is new
[2025-03-08 00:23:55,537][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_ss_adc_bram_we" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,537][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_ss_adc_bram_we" is new
[2025-03-08 00:23:55,538][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_ss_adc_status_user_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,538][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_ss_adc_status_user_data_in" is new
[2025-03-08 00:23:55,538][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_sync_cnt_user_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,538][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_sync_cnt_user_data_in" is new
[2025-03-08 00:23:55,538][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg1_data_addr" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,538][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg1_data_addr" is new
[2025-03-08 00:23:55,538][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg1_data_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,538][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg1_data_data_in" is new
[2025-03-08 00:23:55,538][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg1_data_we" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,538][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg1_data_we" is new
[2025-03-08 00:23:55,538][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg16bit_data_addr" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,538][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg16bit_data_addr" is new
[2025-03-08 00:23:55,538][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg16bit_data_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,538][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg16bit_data_data_in" is new
[2025-03-08 00:23:55,538][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tvg16bit_data_we" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,538][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tvg16bit_data_we" is new
[2025-03-08 00:23:55,538][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_tx_of_cnt_user_data_in" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,538][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_tx_of_cnt_user_data_in" is new
[2025-03-08 00:23:55,538][toolflow.py:224][generate_hdl][INFO][MainThread]: Finalizing top-level design
[2025-03-08 00:23:55,538][toolflow.py:226][generate_hdl][INFO][MainThread]: regenerating top
[2025-03-08 00:23:55,538][toolflow.py:610][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2025-03-08 00:23:55,538][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance ads5404_top
[2025-03-08 00:23:55,538][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_spi_master
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gpio_simulink2ext
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gpio_simulink2ext
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gbe_udp
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gig_eth_mac
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gig_ethernet_pcs_pma_sgmii
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance sparrow_bd
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_spi_master
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_simulink2ppc_sync
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance axi4lite_ic_wrapper
[2025-03-08 00:23:55,539][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance sparrow_albatros_spec_ip
[2025-03-08 00:23:55,540][verilog.py:684][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance sys_block
[2025-03-08 00:23:55,540][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance ads5404_top
[2025-03-08 00:23:55,540][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_spi_master
[2025-03-08 00:23:55,540][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (ads5404_spi_controller)
[2025-03-08 00:23:55,540][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,540][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-08 00:23:55,540][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,540][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-08 00:23:55,540][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,540][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-08 00:23:55,540][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,540][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-08 00:23:55,540][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,540][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-08 00:23:55,540][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,540][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-08 00:23:55,540][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,540][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-08 00:23:55,540][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,540][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-08 00:23:55,540][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,540][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-08 00:23:55,540][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,540][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-08 00:23:55,540][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,540][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-08 00:23:55,540][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance wb_spi_master
[2025-03-08 00:23:55,540][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gpio_simulink2ext
[2025-03-08 00:23:55,540][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gpio_simulink2ext
[2025-03-08 00:23:55,540][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gbe_udp
[2025-03-08 00:23:55,540][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (one_gbe)
[2025-03-08 00:23:55,540][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,540][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-08 00:23:55,541][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,541][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-08 00:23:55,541][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,541][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-08 00:23:55,541][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,541][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-08 00:23:55,541][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,541][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-08 00:23:55,541][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,541][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-08 00:23:55,541][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,541][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-08 00:23:55,541][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,541][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-08 00:23:55,541][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,541][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-08 00:23:55,541][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,541][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-08 00:23:55,541][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,541][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-08 00:23:55,541][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance gbe_udp
[2025-03-08 00:23:55,541][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gig_eth_mac
[2025-03-08 00:23:55,541][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance gig_ethernet_pcs_pma_sgmii
[2025-03-08 00:23:55,541][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance sparrow_bd
[2025-03-08 00:23:55,541][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_spi_master
[2025-03-08 00:23:55,541][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (sparrow_pll_ctrl)
[2025-03-08 00:23:55,541][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,541][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-08 00:23:55,541][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,541][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-08 00:23:55,541][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,541][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-08 00:23:55,541][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,541][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-08 00:23:55,542][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,542][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-08 00:23:55,542][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,542][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-08 00:23:55,542][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,542][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-08 00:23:55,542][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,542][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-08 00:23:55,542][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,542][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-08 00:23:55,542][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,542][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-08 00:23:55,542][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,542][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-08 00:23:55,542][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance wb_spi_master
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,542][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,543][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance cdc_synchroniser
[2025-03-08 00:23:55,543][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-08 00:23:55,543][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (ads5404_delay_ctrl)
[2025-03-08 00:23:55,543][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,543][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-08 00:23:55,543][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,543][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-08 00:23:55,543][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,543][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-08 00:23:55,543][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,543][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-08 00:23:55,543][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,543][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-08 00:23:55,543][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,543][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-08 00:23:55,543][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,543][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-08 00:23:55,543][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,543][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-08 00:23:55,543][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,543][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-08 00:23:55,543][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,543][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-08 00:23:55,543][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,543][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-08 00:23:55,543][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance wb_register_ppc2simulink_sync
[2025-03-08 00:23:55,543][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-08 00:23:55,543][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (ads5404_delay_val)
[2025-03-08 00:23:55,543][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,543][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-08 00:23:55,543][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,543][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-08 00:23:55,543][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-08 00:23:55,544][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance wb_register_ppc2simulink_sync
[2025-03-08 00:23:55,544][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-08 00:23:55,544][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (ads5404_hardware_rst)
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-08 00:23:55,544][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,544][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-08 00:23:55,545][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance wb_register_ppc2simulink_sync
[2025-03-08 00:23:55,545][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_simulink2ppc_sync
[2025-03-08 00:23:55,545][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (ads5404_pll_lock)
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-08 00:23:55,545][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,545][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-08 00:23:55,545][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance wb_register_simulink2ppc_sync
[2025-03-08 00:23:55,545][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance wb_register_ppc2simulink_sync
[2025-03-08 00:23:55,546][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (sparrow_adc_en)
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-08 00:23:55,546][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance wb_register_ppc2simulink_sync
[2025-03-08 00:23:55,546][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance axi4lite_ic_wrapper
[2025-03-08 00:23:55,546][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance sparrow_albatros_spec_ip
[2025-03-08 00:23:55,546][verilog.py:713][wb_compute][DEBUG][MainThread]: Looking for WB slaves for instance sys_block
[2025-03-08 00:23:55,546][verilog.py:716][wb_compute][DEBUG][MainThread]: Assigning interface 0 (sys)
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_clk_i" already exists
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_rst_i" already exists
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_cyc_i" already exists
[2025-03-08 00:23:55,546][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,546][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_stb_i" already exists
[2025-03-08 00:23:55,547][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,547][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_we_i" already exists
[2025-03-08 00:23:55,547][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,547][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_sel_i" already exists
[2025-03-08 00:23:55,547][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,547][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_adr_i" already exists
[2025-03-08 00:23:55,547][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,547][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_i" already exists
[2025-03-08 00:23:55,547][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,547][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_dat_o" already exists
[2025-03-08 00:23:55,547][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,547][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_ack_o" already exists
[2025-03-08 00:23:55,547][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,547][verilog.py:987][add_port][DEBUG][MainThread]:   Port "wb_err_o" already exists
[2025-03-08 00:23:55,547][verilog.py:726][wb_compute][DEBUG][MainThread]: Found new WB slave for instance sys_block
[2025-03-08 00:23:55,547][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "ADS5404_SPI_WBID0" is new
[2025-03-08 00:23:55,547][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SPARROW_ALBATROS_SPEC_ONE_GBE_WBID0" is new
[2025-03-08 00:23:55,547][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SPARROW_PLL_CTRL_WBSPI_WBID0" is new
[2025-03-08 00:23:55,547][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SPARROW_ADC_ADS5404_DELAY_CTRL_WBID0" is new
[2025-03-08 00:23:55,547][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SPARROW_ADC_ADS5404_DELAY_VAL_WBID0" is new
[2025-03-08 00:23:55,547][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SPARROW_ADC_ADS5404_HARDWARE_RST_WBID0" is new
[2025-03-08 00:23:55,547][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SPARROW_ADC_ADS5404_PLL_LOCK_WBID0" is new
[2025-03-08 00:23:55,547][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SPARROW_SPARROW_ADC_EN_WBID0" is new
[2025-03-08 00:23:55,547][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SYS_BLOCK_INST_WBID0" is new
[2025-03-08 00:23:55,547][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "N_WB_SLAVES" is new
[2025-03-08 00:23:55,547][verilog.py:645][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2025-03-08 00:23:55,547][verilog.py:1000][add_parameter][DEBUG][MainThread]:   Parameter "N_SLAVES" is new
[2025-03-08 00:23:55,547][verilog.py:1000][add_parameter][DEBUG][MainThread]:   Parameter "SLAVE_ADDR" is new
[2025-03-08 00:23:55,547][verilog.py:1000][add_parameter][DEBUG][MainThread]:   Parameter "SLAVE_HIGH" is new
[2025-03-08 00:23:55,547][verilog.py:1000][add_parameter][DEBUG][MainThread]:   Parameter "TIMEOUT" is new
[2025-03-08 00:23:55,547][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_clk_i" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wb_clk_i" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wb_rst_i" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wb_rst_i" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_cyc_i" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_cyc_i" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_stb_i" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_stb_i" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_we_i" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_we_i" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_sel_i" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_sel_i" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_adr_i" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_adr_i" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_dat_i" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_dat_i" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_dat_o" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_dat_o" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_ack_o" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_ack_o" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbm_err_o" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbm_err_o" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_cyc_o" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_cyc_o" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_stb_o" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_stb_o" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_we_o" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_we_o" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_sel_o" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_sel_o" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_adr_o" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_adr_o" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_dat_o" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_dat_o" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_dat_i" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,548][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_dat_i" is new
[2025-03-08 00:23:55,548][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_ack_i" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,549][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_ack_i" is new
[2025-03-08 00:23:55,549][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "wbs_err_i" (parent sig: True, parent port: False)
[2025-03-08 00:23:55,549][verilog.py:984][add_port][DEBUG][MainThread]:   Port "wbs_err_i" is new
[2025-03-08 00:23:55,549][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wb_clk_i" already exists
[2025-03-08 00:23:55,549][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SLAVE_ADDR" is new
[2025-03-08 00:23:55,549][verilog.py:1016][add_localparam][DEBUG][MainThread]:   Local Parameter "SLAVE_HIGH" is new
[2025-03-08 00:23:55,549][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_sparrow_adc
[2025-03-08 00:23:55,549][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_sync as signal sparrow_albatros_spec_sparrow_adc_sync to top
[2025-03-08 00:23:55,549][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_sync" is new
[2025-03-08 00:23:55,549][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port idelay_clk as signal wb_clk_i to top
[2025-03-08 00:23:55,549][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wb_clk_i" already exists
[2025-03-08 00:23:55,549][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sync_out_0 as signal sparrow_albatros_spec_sparrow_adc_sync_out_0 to top
[2025-03-08 00:23:55,549][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_sync_out_0" is new
[2025-03-08 00:23:55,549][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sync_out_1 as signal sparrow_albatros_spec_sparrow_adc_sync_out_1 to top
[2025-03-08 00:23:55,549][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_sync_out_1" is new
[2025-03-08 00:23:55,549][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovra_0 as signal sparrow_albatros_spec_sparrow_adc_overrange_a_0 to top
[2025-03-08 00:23:55,549][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_overrange_a_0" is new
[2025-03-08 00:23:55,549][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovra_1 as signal sparrow_albatros_spec_sparrow_adc_overrange_a_1 to top
[2025-03-08 00:23:55,549][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_overrange_a_1" is new
[2025-03-08 00:23:55,549][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovrb_0 as signal sparrow_albatros_spec_sparrow_adc_overrange_b_0 to top
[2025-03-08 00:23:55,549][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_overrange_b_0" is new
[2025-03-08 00:23:55,549][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovrb_1 as signal sparrow_albatros_spec_sparrow_adc_overrange_b_1 to top
[2025-03-08 00:23:55,549][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_overrange_b_1" is new
[2025-03-08 00:23:55,549][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port da_0 as signal sparrow_albatros_spec_sparrow_adc_data_a_0 to top
[2025-03-08 00:23:55,549][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_data_a_0" is new
[2025-03-08 00:23:55,549][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port da_1 as signal sparrow_albatros_spec_sparrow_adc_data_a_1 to top
[2025-03-08 00:23:55,549][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_data_a_1" is new
[2025-03-08 00:23:55,549][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port db_0 as signal sparrow_albatros_spec_sparrow_adc_data_b_0 to top
[2025-03-08 00:23:55,549][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_data_b_0" is new
[2025-03-08 00:23:55,549][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port db_1 as signal sparrow_albatros_spec_sparrow_adc_data_b_1 to top
[2025-03-08 00:23:55,550][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sparrow_adc_data_b_1" is new
[2025-03-08 00:23:55,550][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clkout as signal adc_clk to top
[2025-03-08 00:23:55,550][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "adc_clk" is new
[2025-03-08 00:23:55,550][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sync_p to top
[2025-03-08 00:23:55,550][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_sync_p" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,550][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_sync_p" is new
[2025-03-08 00:23:55,550][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sync_n to top
[2025-03-08 00:23:55,550][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_sync_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,550][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_sync_n" is new
[2025-03-08 00:23:55,550][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sreset as signal adc_sreset to top
[2025-03-08 00:23:55,550][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "adc_sreset" is new
[2025-03-08 00:23:55,550][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port enable as signal adc_enable to top
[2025-03-08 00:23:55,550][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "adc_enable" is new
[2025-03-08 00:23:55,550][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port daclk_p to top
[2025-03-08 00:23:55,550][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_daclk_p" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,550][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_daclk_p" is new
[2025-03-08 00:23:55,550][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port daclk_n to top
[2025-03-08 00:23:55,550][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_daclk_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,550][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_daclk_n" is new
[2025-03-08 00:23:55,550][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dbclk_p to top
[2025-03-08 00:23:55,550][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_dbclk_p" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,550][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_dbclk_p" is new
[2025-03-08 00:23:55,550][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dbclk_n to top
[2025-03-08 00:23:55,550][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_dbclk_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,550][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_dbclk_n" is new
[2025-03-08 00:23:55,550][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port syncout_p to top
[2025-03-08 00:23:55,550][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_syncout_p" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,550][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_syncout_p" is new
[2025-03-08 00:23:55,550][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port syncout_n to top
[2025-03-08 00:23:55,550][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_syncout_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,550][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_syncout_n" is new
[2025-03-08 00:23:55,550][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovra_p to top
[2025-03-08 00:23:55,550][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_ovra_p" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,550][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_ovra_p" is new
[2025-03-08 00:23:55,551][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovra_n to top
[2025-03-08 00:23:55,551][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_ovra_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,551][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_ovra_n" is new
[2025-03-08 00:23:55,551][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovrb_p to top
[2025-03-08 00:23:55,551][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_ovrb_p" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,561][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_ovrb_p" is new
[2025-03-08 00:23:55,561][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ovrb_n to top
[2025-03-08 00:23:55,561][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_ovrb_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,561][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_ovrb_n" is new
[2025-03-08 00:23:55,561][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port da_p to top
[2025-03-08 00:23:55,561][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_da_p" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,561][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_da_p" is new
[2025-03-08 00:23:55,561][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port da_n to top
[2025-03-08 00:23:55,561][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_da_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,561][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_da_n" is new
[2025-03-08 00:23:55,561][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port db_p to top
[2025-03-08 00:23:55,561][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_db_p" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,561][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_db_p" is new
[2025-03-08 00:23:55,561][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port db_n to top
[2025-03-08 00:23:55,561][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_db_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,561][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_db_n" is new
[2025-03-08 00:23:55,561][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for ads5404_spi
[2025-03-08 00:23:55,561][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port cs to top
[2025-03-08 00:23:55,561][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_cs" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,561][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_cs" is new
[2025-03-08 00:23:55,561][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sclk to top
[2025-03-08 00:23:55,561][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_sclk" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,561][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_sclk" is new
[2025-03-08 00:23:55,561][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mosi to top
[2025-03-08 00:23:55,561][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_mosi" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,561][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_mosi" is new
[2025-03-08 00:23:55,561][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port miso to top
[2025-03-08 00:23:55,562][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "ads5404_miso" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,562][verilog.py:984][add_port][DEBUG][MainThread]:   Port "ads5404_miso" is new
[2025-03-08 00:23:55,562][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_led0_sync
[2025-03-08 00:23:55,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal sparrow_albatros_spec_led0_sync_gateway to top
[2025-03-08 00:23:55,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_led0_sync_gateway" is new
[2025-03-08 00:23:55,562][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2025-03-08 00:23:55,562][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "gpio_led_0_0_ext" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,562][verilog.py:984][add_port][DEBUG][MainThread]:   Port "gpio_led_0_0_ext" is new
[2025-03-08 00:23:55,562][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_led1_new_acc
[2025-03-08 00:23:55,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal sparrow_albatros_spec_led1_new_acc_gateway to top
[2025-03-08 00:23:55,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_led1_new_acc_gateway" is new
[2025-03-08 00:23:55,562][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2025-03-08 00:23:55,562][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "gpio_led_1_1_ext" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,562][verilog.py:984][add_port][DEBUG][MainThread]:   Port "gpio_led_1_1_ext" is new
[2025-03-08 00:23:55,562][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_one_gbe
[2025-03-08 00:23:55,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_data as signal sparrow_albatros_spec_one_gbe_app_tx_data to top
[2025-03-08 00:23:55,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_data" is new
[2025-03-08 00:23:55,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_dvld as signal sparrow_albatros_spec_one_gbe_app_tx_dvld to top
[2025-03-08 00:23:55,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_dvld" is new
[2025-03-08 00:23:55,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_eof as signal sparrow_albatros_spec_one_gbe_app_tx_eof to top
[2025-03-08 00:23:55,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_eof" is new
[2025-03-08 00:23:55,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_destip as signal sparrow_albatros_spec_one_gbe_app_tx_destip to top
[2025-03-08 00:23:55,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_destip" is new
[2025-03-08 00:23:55,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_destport as signal sparrow_albatros_spec_one_gbe_app_tx_destport to top
[2025-03-08 00:23:55,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_destport" is new
[2025-03-08 00:23:55,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_afull as signal sparrow_albatros_spec_one_gbe_app_tx_afull to top
[2025-03-08 00:23:55,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_afull" is new
[2025-03-08 00:23:55,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_overflow as signal sparrow_albatros_spec_one_gbe_app_tx_overflow to top
[2025-03-08 00:23:55,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_overflow" is new
[2025-03-08 00:23:55,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_tx_rst as signal sparrow_albatros_spec_one_gbe_app_tx_rst to top
[2025-03-08 00:23:55,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_rst" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_data as signal sparrow_albatros_spec_one_gbe_app_rx_data to top
[2025-03-08 00:23:55,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_data" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_dvld as signal sparrow_albatros_spec_one_gbe_app_rx_dvld to top
[2025-03-08 00:23:55,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_dvld" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_eof as signal sparrow_albatros_spec_one_gbe_app_rx_eof to top
[2025-03-08 00:23:55,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_eof" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_srcip as signal sparrow_albatros_spec_one_gbe_app_rx_srcip to top
[2025-03-08 00:23:55,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_srcip" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_srcport as signal sparrow_albatros_spec_one_gbe_app_rx_srcport to top
[2025-03-08 00:23:55,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_srcport" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_badframe as signal sparrow_albatros_spec_one_gbe_app_rx_badframe to top
[2025-03-08 00:23:55,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_badframe" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_overrun as signal sparrow_albatros_spec_one_gbe_app_rx_overrun to top
[2025-03-08 00:23:55,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_overrun" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_ack as signal sparrow_albatros_spec_one_gbe_app_rx_ack to top
[2025-03-08 00:23:55,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_ack" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_rx_rst as signal sparrow_albatros_spec_one_gbe_app_rx_rst to top
[2025-03-08 00:23:55,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_rst" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_dbg_data as signal sparrow_albatros_spec_one_gbe_app_dbg_data to top
[2025-03-08 00:23:55,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_dbg_data" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port app_dbg_dvld as signal sparrow_albatros_spec_one_gbe_app_dbg_dvld to top
[2025-03-08 00:23:55,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_dbg_dvld" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_clk as signal gbe_userclk2_out to top
[2025-03-08 00:23:55,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_userclk2_out" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_rst as signal sparrow_albatros_spec_one_gbe_app_tx_rst to top
[2025-03-08 00:23:55,563][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_tx_rst" already exists
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_data as signal sparrow_albatros_spec_one_gbe_mac_tx_data to top
[2025-03-08 00:23:55,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_tx_data" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_dvld as signal sparrow_albatros_spec_one_gbe_mac_tx_dvld to top
[2025-03-08 00:23:55,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_tx_dvld" is new
[2025-03-08 00:23:55,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_ack as signal sparrow_albatros_spec_one_gbe_mac_tx_ack to top
[2025-03-08 00:23:55,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_tx_ack" is new
[2025-03-08 00:23:55,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_clk as signal gbe_userclk2_out to top
[2025-03-08 00:23:55,564][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "gbe_userclk2_out" already exists
[2025-03-08 00:23:55,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_rst as signal sparrow_albatros_spec_one_gbe_app_rx_rst to top
[2025-03-08 00:23:55,564][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_app_rx_rst" already exists
[2025-03-08 00:23:55,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_data as signal sparrow_albatros_spec_one_gbe_mac_rx_data to top
[2025-03-08 00:23:55,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_data" is new
[2025-03-08 00:23:55,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_dvld as signal sparrow_albatros_spec_one_gbe_mac_rx_dvld to top
[2025-03-08 00:23:55,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_dvld" is new
[2025-03-08 00:23:55,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_goodframe as signal sparrow_albatros_spec_one_gbe_mac_rx_goodframe to top
[2025-03-08 00:23:55,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_goodframe" is new
[2025-03-08 00:23:55,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_badframe as signal sparrow_albatros_spec_one_gbe_mac_rx_badframe to top
[2025-03-08 00:23:55,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_badframe" is new
[2025-03-08 00:23:55,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_syncacquired as signal sparrow_albatros_spec_one_gbe_mac_syncacquired to top
[2025-03-08 00:23:55,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_syncacquired" is new
[2025-03-08 00:23:55,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port phy_status as signal sparrow_albatros_spec_one_gbe_phy_status to top
[2025-03-08 00:23:55,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_phy_status" is new
[2025-03-08 00:23:55,564][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_one_gbe_mac
[2025-03-08 00:23:55,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_clk as signal gbe_userclk2_out to top
[2025-03-08 00:23:55,564][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "gbe_userclk2_out" already exists
[2025-03-08 00:23:55,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk as signal gbe_userclk2_out to top
[2025-03-08 00:23:55,564][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "gbe_userclk2_out" already exists
[2025-03-08 00:23:55,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_data as signal sparrow_albatros_spec_one_gbe_mac_tx_data to top
[2025-03-08 00:23:55,564][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_tx_data" already exists
[2025-03-08 00:23:55,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_dvld as signal sparrow_albatros_spec_one_gbe_mac_tx_dvld to top
[2025-03-08 00:23:55,564][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_tx_dvld" already exists
[2025-03-08 00:23:55,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_tx_ack as signal sparrow_albatros_spec_one_gbe_mac_tx_ack to top
[2025-03-08 00:23:55,564][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_tx_ack" already exists
[2025-03-08 00:23:55,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_data as signal sparrow_albatros_spec_one_gbe_mac_rx_data to top
[2025-03-08 00:23:55,565][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_data" already exists
[2025-03-08 00:23:55,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_dvld as signal sparrow_albatros_spec_one_gbe_mac_rx_dvld to top
[2025-03-08 00:23:55,565][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_dvld" already exists
[2025-03-08 00:23:55,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_goodframe as signal sparrow_albatros_spec_one_gbe_mac_rx_goodframe to top
[2025-03-08 00:23:55,565][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_goodframe" already exists
[2025-03-08 00:23:55,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mac_rx_badframe as signal sparrow_albatros_spec_one_gbe_mac_rx_badframe to top
[2025-03-08 00:23:55,565][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_rx_badframe" already exists
[2025-03-08 00:23:55,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_tx_data as signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_data to top
[2025-03-08 00:23:55,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_tx_data" is new
[2025-03-08 00:23:55,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_tx_en as signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_en to top
[2025-03-08 00:23:55,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_tx_en" is new
[2025-03-08 00:23:55,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_tx_er as signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_er to top
[2025-03-08 00:23:55,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_tx_er" is new
[2025-03-08 00:23:55,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_rx_data as signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_data to top
[2025-03-08 00:23:55,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_rx_data" is new
[2025-03-08 00:23:55,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_rx_dvld as signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_dvld to top
[2025-03-08 00:23:55,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_rx_dvld" is new
[2025-03-08 00:23:55,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_rx_er as signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_er to top
[2025-03-08 00:23:55,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_rx_er" is new
[2025-03-08 00:23:55,565][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_one_gbe_pcs_pma
[2025-03-08 00:23:55,565][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtrefclk_p to top
[2025-03-08 00:23:55,565][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_mgt_clk_p" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,565][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_mgt_clk_p" is new
[2025-03-08 00:23:55,565][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtrefclk_n to top
[2025-03-08 00:23:55,565][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_mgt_clk_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,565][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_mgt_clk_n" is new
[2025-03-08 00:23:55,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtrefclk_out as signal gbe_mgt_clk to top
[2025-03-08 00:23:55,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_mgt_clk" is new
[2025-03-08 00:23:55,565][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port txn to top
[2025-03-08 00:23:55,565][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_sfp_tx_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,566][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_sfp_tx_n" is new
[2025-03-08 00:23:55,566][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port txp to top
[2025-03-08 00:23:55,566][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_sfp_tx_p" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,566][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_sfp_tx_p" is new
[2025-03-08 00:23:55,566][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rxn to top
[2025-03-08 00:23:55,566][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_sfp_rx_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,566][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_sfp_rx_n" is new
[2025-03-08 00:23:55,566][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rxp to top
[2025-03-08 00:23:55,566][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sparrow_albatros_spec_one_gbe_sfp_rx_p" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,566][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sparrow_albatros_spec_one_gbe_sfp_rx_p" is new
[2025-03-08 00:23:55,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port independent_clock_bufg as signal clk_200 to top
[2025-03-08 00:23:55,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "clk_200" is new
[2025-03-08 00:23:55,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port userclk_out as signal gbe_userclk_out to top
[2025-03-08 00:23:55,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_userclk_out" is new
[2025-03-08 00:23:55,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port userclk2_out as signal gbe_userclk2_out to top
[2025-03-08 00:23:55,566][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "gbe_userclk2_out" already exists
[2025-03-08 00:23:55,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rxuserclk_out as signal gbe_rxuserclk_out to top
[2025-03-08 00:23:55,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_rxuserclk_out" is new
[2025-03-08 00:23:55,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rxuserclk2_out as signal gbe_rxuserclk2_out to top
[2025-03-08 00:23:55,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_rxuserclk2_out" is new
[2025-03-08 00:23:55,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port resetdone as signal sparrow_albatros_spec_one_gbe_reset_done to top
[2025-03-08 00:23:55,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_reset_done" is new
[2025-03-08 00:23:55,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mmcm_locked_out as signal gbe_mmcm_locked_out to top
[2025-03-08 00:23:55,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_mmcm_locked_out" is new
[2025-03-08 00:23:55,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_txd as signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_data to top
[2025-03-08 00:23:55,566][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_tx_data" already exists
[2025-03-08 00:23:55,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_tx_en as signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_en to top
[2025-03-08 00:23:55,566][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_tx_en" already exists
[2025-03-08 00:23:55,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_tx_er as signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_er to top
[2025-03-08 00:23:55,566][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_tx_er" already exists
[2025-03-08 00:23:55,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_rxd as signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_data to top
[2025-03-08 00:23:55,567][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_rx_data" already exists
[2025-03-08 00:23:55,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_rx_dv as signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_dvld to top
[2025-03-08 00:23:55,567][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_rx_dvld" already exists
[2025-03-08 00:23:55,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gmii_rx_er as signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_er to top
[2025-03-08 00:23:55,567][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_mac_gmii_rx_er" already exists
[2025-03-08 00:23:55,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port status_vector as signal sparrow_albatros_spec_one_gbe_phy_status to top
[2025-03-08 00:23:55,567][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_gbe_phy_status" already exists
[2025-03-08 00:23:55,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port reset as signal sys_rst to top
[2025-03-08 00:23:55,567][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2025-03-08 00:23:55,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt0_qplloutclk_out as signal gbe_gt0_qplloutclk_out to top
[2025-03-08 00:23:55,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_gt0_qplloutclk_out" is new
[2025-03-08 00:23:55,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt0_qplloutrefclk_out as signal gbe_gt0_qplloutrefclk_out to top
[2025-03-08 00:23:55,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "gbe_gt0_qplloutrefclk_out" is new
[2025-03-08 00:23:55,567][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_bd_inst
[2025-03-08 00:23:55,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_aclk as signal axil_clk to top
[2025-03-08 00:23:55,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2025-03-08 00:23:55,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_aclk90 as signal axil_clk90 to top
[2025-03-08 00:23:55,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_clk90" is new
[2025-03-08 00:23:55,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_aclk180 as signal axil_clk180 to top
[2025-03-08 00:23:55,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_clk180" is new
[2025-03-08 00:23:55,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_aclk270 as signal axil_clk270 to top
[2025-03-08 00:23:55,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_clk270" is new
[2025-03-08 00:23:55,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_aresetn as signal axil_rst_n to top
[2025-03-08 00:23:55,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2025-03-08 00:23:55,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_200 as signal clk_200 to top
[2025-03-08 00:23:55,567][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "clk_200" already exists
[2025-03-08 00:23:55,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_10 as signal clk_10 to top
[2025-03-08 00:23:55,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "clk_10" is new
[2025-03-08 00:23:55,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port UART1_rxd as signal wr_uart_tx to top
[2025-03-08 00:23:55,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wr_uart_tx" is new
[2025-03-08 00:23:55,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port UART1_txd as signal wr_uart_rx to top
[2025-03-08 00:23:55,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wr_uart_rx" is new
[2025-03-08 00:23:55,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_araddr as signal M_AXI_araddr to top
[2025-03-08 00:23:55,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2025-03-08 00:23:55,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_arprot as signal M_AXI_arprot to top
[2025-03-08 00:23:55,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2025-03-08 00:23:55,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_arready as signal M_AXI_arready to top
[2025-03-08 00:23:55,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2025-03-08 00:23:55,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_arvalid as signal M_AXI_arvalid to top
[2025-03-08 00:23:55,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2025-03-08 00:23:55,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_awaddr as signal M_AXI_awaddr to top
[2025-03-08 00:23:55,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2025-03-08 00:23:55,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_awprot as signal M_AXI_awprot to top
[2025-03-08 00:23:55,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2025-03-08 00:23:55,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_awready as signal M_AXI_awready to top
[2025-03-08 00:23:55,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2025-03-08 00:23:55,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_awvalid as signal M_AXI_awvalid to top
[2025-03-08 00:23:55,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2025-03-08 00:23:55,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_bready as signal M_AXI_bready to top
[2025-03-08 00:23:55,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2025-03-08 00:23:55,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_bresp as signal M_AXI_bresp to top
[2025-03-08 00:23:55,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2025-03-08 00:23:55,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_bvalid as signal M_AXI_bvalid to top
[2025-03-08 00:23:55,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2025-03-08 00:23:55,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_rdata as signal M_AXI_rdata to top
[2025-03-08 00:23:55,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_rready as signal M_AXI_rready to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_rresp as signal M_AXI_rresp to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_rvalid as signal M_AXI_rvalid to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_wdata as signal M_AXI_wdata to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_wready as signal M_AXI_wready to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_wstrb as signal M_AXI_wstrb to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axil_wvalid as signal M_AXI_wvalid to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal wbm_cyc_o to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_cyc_o" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal wbm_stb_o to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_stb_o" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal wbm_we_o  to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_we_o" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal wbm_sel_o to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_sel_o" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal wbm_adr_o to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_adr_o" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal wbm_dat_o to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_dat_o" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal wbm_dat_i to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_dat_i" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal wbm_ack_i to top
[2025-03-08 00:23:55,569][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_ack_i" is new
[2025-03-08 00:23:55,569][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal wbm_rst_o to top
[2025-03-08 00:23:55,570][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_rst_o" is new
[2025-03-08 00:23:55,570][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_addr to top
[2025-03-08 00:23:55,570][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_addr" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,570][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_addr" is new
[2025-03-08 00:23:55,570][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_ba to top
[2025-03-08 00:23:55,570][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_ba" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,570][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_ba" is new
[2025-03-08 00:23:55,570][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_cas_n to top
[2025-03-08 00:23:55,570][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_cas_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,570][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_cas_n" is new
[2025-03-08 00:23:55,570][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_ck_n to top
[2025-03-08 00:23:55,570][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_ck_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,570][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_ck_n" is new
[2025-03-08 00:23:55,570][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_ck_p to top
[2025-03-08 00:23:55,570][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_ck_p" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,570][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_ck_p" is new
[2025-03-08 00:23:55,570][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_cke to top
[2025-03-08 00:23:55,570][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_cke" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,570][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_cke" is new
[2025-03-08 00:23:55,570][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_cs_n to top
[2025-03-08 00:23:55,570][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_cs_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,570][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_cs_n" is new
[2025-03-08 00:23:55,570][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_dm to top
[2025-03-08 00:23:55,570][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_dm" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,570][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_dm" is new
[2025-03-08 00:23:55,570][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_dq to top
[2025-03-08 00:23:55,570][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_dq" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,570][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_dq" is new
[2025-03-08 00:23:55,570][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_dqs_n to top
[2025-03-08 00:23:55,570][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_dqs_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,570][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_dqs_n" is new
[2025-03-08 00:23:55,570][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_dqs_p to top
[2025-03-08 00:23:55,570][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_dqs_p" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,570][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_dqs_p" is new
[2025-03-08 00:23:55,571][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_odt to top
[2025-03-08 00:23:55,571][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_odt" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,571][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_odt" is new
[2025-03-08 00:23:55,571][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_ras_n to top
[2025-03-08 00:23:55,571][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_ras_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,571][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_ras_n" is new
[2025-03-08 00:23:55,571][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_reset_n to top
[2025-03-08 00:23:55,571][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_reset_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,571][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_reset_n" is new
[2025-03-08 00:23:55,571][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_we_n to top
[2025-03-08 00:23:55,571][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "DDR_we_n" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,571][verilog.py:984][add_port][DEBUG][MainThread]:   Port "DDR_we_n" is new
[2025-03-08 00:23:55,571][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ddr_vrn to top
[2025-03-08 00:23:55,571][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ddr_vrn" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,571][verilog.py:984][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ddr_vrn" is new
[2025-03-08 00:23:55,571][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ddr_vrp to top
[2025-03-08 00:23:55,571][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ddr_vrp" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,571][verilog.py:984][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ddr_vrp" is new
[2025-03-08 00:23:55,571][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_mio to top
[2025-03-08 00:23:55,571][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_mio" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,571][verilog.py:984][add_port][DEBUG][MainThread]:   Port "FIXED_IO_mio" is new
[2025-03-08 00:23:55,571][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ps_clk to top
[2025-03-08 00:23:55,571][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ps_clk" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,571][verilog.py:984][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ps_clk" is new
[2025-03-08 00:23:55,571][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ps_porb to top
[2025-03-08 00:23:55,571][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ps_porb" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,571][verilog.py:984][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ps_porb" is new
[2025-03-08 00:23:55,571][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ps_srstb to top
[2025-03-08 00:23:55,571][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ps_srstb" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,571][verilog.py:984][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ps_srstb" is new
[2025-03-08 00:23:55,571][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_pll_ctrl_wbspi
[2025-03-08 00:23:55,571][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port cs to top
[2025-03-08 00:23:55,571][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "adc_pll_ctrl_cs" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,572][verilog.py:984][add_port][DEBUG][MainThread]:   Port "adc_pll_ctrl_cs" is new
[2025-03-08 00:23:55,572][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sclk to top
[2025-03-08 00:23:55,572][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "adc_pll_ctrl_sclk" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,572][verilog.py:984][add_port][DEBUG][MainThread]:   Port "adc_pll_ctrl_sclk" is new
[2025-03-08 00:23:55,572][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mosi to top
[2025-03-08 00:23:55,572][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "adc_pll_ctrl_mosi" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,572][verilog.py:984][add_port][DEBUG][MainThread]:   Port "adc_pll_ctrl_mosi" is new
[2025-03-08 00:23:55,572][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port miso to top
[2025-03-08 00:23:55,572][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "adc_pll_ctrl_miso" (parent sig: False, parent port: False)
[2025-03-08 00:23:55,572][verilog.py:984][add_port][DEBUG][MainThread]:   Port "adc_pll_ctrl_miso" is new
[2025-03-08 00:23:55,572][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_acc_cnt
[2025-03-08 00:23:55,572][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_acc_cnt_user_data_in to top
[2025-03-08 00:23:55,572][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_cnt_user_data_in" is new
[2025-03-08 00:23:55,572][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_acc_cnt_in to top
[2025-03-08 00:23:55,572][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_cnt_in" is new
[2025-03-08 00:23:55,572][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_acc_len
[2025-03-08 00:23:55,572][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_acc_len_out to top
[2025-03-08 00:23:55,572][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_len_out" is new
[2025-03-08 00:23:55,572][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_acc_len_user_data_out to top
[2025-03-08 00:23:55,572][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_len_user_data_out" is new
[2025-03-08 00:23:55,572][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_cnt_rst
[2025-03-08 00:23:55,572][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_cnt_rst_out to top
[2025-03-08 00:23:55,572][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_cnt_rst_out" is new
[2025-03-08 00:23:55,572][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_cnt_rst_user_data_out to top
[2025-03-08 00:23:55,572][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_cnt_rst_user_data_out" is new
[2025-03-08 00:23:55,572][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_dest_ip
[2025-03-08 00:23:55,572][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_dest_ip_out to top
[2025-03-08 00:23:55,572][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_ip_out" is new
[2025-03-08 00:23:55,572][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_dest_ip_user_data_out to top
[2025-03-08 00:23:55,572][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_ip_user_data_out" is new
[2025-03-08 00:23:55,573][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_dest_prt
[2025-03-08 00:23:55,573][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_dest_prt_out to top
[2025-03-08 00:23:55,573][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_prt_out" is new
[2025-03-08 00:23:55,573][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_dest_prt_user_data_out to top
[2025-03-08 00:23:55,573][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_prt_user_data_out" is new
[2025-03-08 00:23:55,573][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_fft_of_count
[2025-03-08 00:23:55,573][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_fft_of_count_user_data_in to top
[2025-03-08 00:23:55,573][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_fft_of_count_user_data_in" is new
[2025-03-08 00:23:55,573][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_fft_of_count_in to top
[2025-03-08 00:23:55,573][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_fft_of_count_in" is new
[2025-03-08 00:23:55,573][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_four_bit_quant_clip_count
[2025-03-08 00:23:55,573][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_four_bit_quant_clip_count_user_data_in to top
[2025-03-08 00:23:55,573][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_clip_count_user_data_in" is new
[2025-03-08 00:23:55,573][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_four_bit_quant_clip_count_in to top
[2025-03-08 00:23:55,573][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_clip_count_in" is new
[2025-03-08 00:23:55,573][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_gbe_en
[2025-03-08 00:23:55,573][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_gbe_en_out to top
[2025-03-08 00:23:55,573][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_en_out" is new
[2025-03-08 00:23:55,573][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_gbe_en_user_data_out to top
[2025-03-08 00:23:55,573][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_en_user_data_out" is new
[2025-03-08 00:23:55,573][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_gbe_rst
[2025-03-08 00:23:55,573][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_gbe_rst_out to top
[2025-03-08 00:23:55,573][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_rst_out" is new
[2025-03-08 00:23:55,573][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_gbe_rst_user_data_out to top
[2025-03-08 00:23:55,573][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_rst_user_data_out" is new
[2025-03-08 00:23:55,573][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_pack_rst
[2025-03-08 00:23:55,573][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_pack_rst_out to top
[2025-03-08 00:23:55,573][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pack_rst_out" is new
[2025-03-08 00:23:55,573][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_pack_rst_user_data_out to top
[2025-03-08 00:23:55,573][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pack_rst_user_data_out" is new
[2025-03-08 00:23:55,573][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_packetiser_bytes_per_spectrum
[2025-03-08 00:23:55,574][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_packetiser_bytes_per_spectrum_out to top
[2025-03-08 00:23:55,574][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_bytes_per_spectrum_out" is new
[2025-03-08 00:23:55,574][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_packetiser_bytes_per_spectrum_user_data_out to top
[2025-03-08 00:23:55,574][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_bytes_per_spectrum_user_data_out" is new
[2025-03-08 00:23:55,574][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_packetiser_spectra_per_packet
[2025-03-08 00:23:55,574][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_packetiser_spectra_per_packet_out to top
[2025-03-08 00:23:55,574][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_spectra_per_packet_out" is new
[2025-03-08 00:23:55,574][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_packetiser_spectra_per_packet_user_data_out to top
[2025-03-08 00:23:55,574][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_spectra_per_packet_user_data_out" is new
[2025-03-08 00:23:55,574][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_pfb_fft_shift
[2025-03-08 00:23:55,574][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_pfb_fft_shift_out to top
[2025-03-08 00:23:55,574][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pfb_fft_shift_out" is new
[2025-03-08 00:23:55,574][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_pfb_fft_shift_user_data_out to top
[2025-03-08 00:23:55,574][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pfb_fft_shift_user_data_out" is new
[2025-03-08 00:23:55,574][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_sel
[2025-03-08 00:23:55,574][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_sel_out to top
[2025-03-08 00:23:55,574][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sel_out" is new
[2025-03-08 00:23:55,574][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_sel_user_data_out to top
[2025-03-08 00:23:55,574][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sel_user_data_out" is new
[2025-03-08 00:23:55,574][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_ss_adc_ctrl
[2025-03-08 00:23:55,574][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_ss_adc_ctrl_out to top
[2025-03-08 00:23:55,574][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_ctrl_out" is new
[2025-03-08 00:23:55,574][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_ss_adc_ctrl_user_data_out to top
[2025-03-08 00:23:55,574][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_ctrl_user_data_out" is new
[2025-03-08 00:23:55,574][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_ss_adc_status
[2025-03-08 00:23:55,574][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_ss_adc_status_user_data_in to top
[2025-03-08 00:23:55,574][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_status_user_data_in" is new
[2025-03-08 00:23:55,574][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_ss_adc_status_in to top
[2025-03-08 00:23:55,574][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_status_in" is new
[2025-03-08 00:23:55,574][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_sync
[2025-03-08 00:23:55,574][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_sync_out to top
[2025-03-08 00:23:55,575][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_out" is new
[2025-03-08 00:23:55,575][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_sync_user_data_out to top
[2025-03-08 00:23:55,575][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_user_data_out" is new
[2025-03-08 00:23:55,575][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_sync_adc
[2025-03-08 00:23:55,575][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_sync_adc_out to top
[2025-03-08 00:23:55,575][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_adc_out" is new
[2025-03-08 00:23:55,575][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_sync_adc_user_data_out to top
[2025-03-08 00:23:55,575][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_adc_user_data_out" is new
[2025-03-08 00:23:55,575][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_sync_cnt
[2025-03-08 00:23:55,575][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_sync_cnt_user_data_in to top
[2025-03-08 00:23:55,575][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_cnt_user_data_in" is new
[2025-03-08 00:23:55,575][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_sync_cnt_in to top
[2025-03-08 00:23:55,575][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_cnt_in" is new
[2025-03-08 00:23:55,575][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_tvg1_enable
[2025-03-08 00:23:55,575][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_tvg1_enable_out to top
[2025-03-08 00:23:55,575][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg1_enable_out" is new
[2025-03-08 00:23:55,575][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_tvg1_enable_user_data_out to top
[2025-03-08 00:23:55,575][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg1_enable_user_data_out" is new
[2025-03-08 00:23:55,575][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_tvg16bit_enable
[2025-03-08 00:23:55,575][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_tvg16bit_enable_out to top
[2025-03-08 00:23:55,575][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_enable_out" is new
[2025-03-08 00:23:55,575][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_tvg16bit_enable_user_data_out to top
[2025-03-08 00:23:55,575][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_enable_user_data_out" is new
[2025-03-08 00:23:55,575][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_tx_of_cnt
[2025-03-08 00:23:55,575][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal sparrow_albatros_spec_tx_of_cnt_user_data_in to top
[2025-03-08 00:23:55,575][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tx_of_cnt_user_data_in" is new
[2025-03-08 00:23:55,575][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal sparrow_albatros_spec_tx_of_cnt_in to top
[2025-03-08 00:23:55,575][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tx_of_cnt_in" is new
[2025-03-08 00:23:55,575][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_adc_ads5404_delay_ctrl
[2025-03-08 00:23:55,575][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_data_out as signal sparrow_adc_ads5404_delay_ctrl_user_data_out to top
[2025-03-08 00:23:55,576][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_adc_ads5404_delay_ctrl_user_data_out" is new
[2025-03-08 00:23:55,576][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_adc_ads5404_delay_val
[2025-03-08 00:23:55,576][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_data_out as signal sparrow_adc_ads5404_delay_val_user_data_out to top
[2025-03-08 00:23:55,576][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_adc_ads5404_delay_val_user_data_out" is new
[2025-03-08 00:23:55,576][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_adc_ads5404_hardware_rst
[2025-03-08 00:23:55,576][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_data_out as signal sparrow_adc_ads5404_hardware_rst_user_data_out to top
[2025-03-08 00:23:55,576][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_adc_ads5404_hardware_rst_user_data_out" is new
[2025-03-08 00:23:55,576][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_adc_ads5404_pll_lock
[2025-03-08 00:23:55,576][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_data_in as signal sparrow_adc_ads5404_pll_lock_user_data_in to top
[2025-03-08 00:23:55,576][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_adc_ads5404_pll_lock_user_data_in" is new
[2025-03-08 00:23:55,576][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for SPARROW_sparrow_adc_en
[2025-03-08 00:23:55,576][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_data_out as signal SPARROW_sparrow_adc_en_user_data_out to top
[2025-03-08 00:23:55,576][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "SPARROW_sparrow_adc_en_user_data_out" is new
[2025-03-08 00:23:55,576][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2025-03-08 00:23:55,576][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2025-03-08 00:23:55,576][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2025-03-08 00:23:55,576][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2025-03-08 00:23:55,576][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2025-03-08 00:23:55,576][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tvg1_data_tvg1_data_add as signal sparrow_albatros_spec_tvg1_data_addr to top
[2025-03-08 00:23:55,576][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg1_data_addr" already exists
[2025-03-08 00:23:55,576][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tvg1_data_tvg1_data_data_in as signal sparrow_albatros_spec_tvg1_data_data_in to top
[2025-03-08 00:23:55,576][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg1_data_data_in" already exists
[2025-03-08 00:23:55,576][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tvg1_data_tvg1_data_data_out as signal sparrow_albatros_spec_tvg1_data_data_out to top
[2025-03-08 00:23:55,576][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg1_data_data_out" already exists
[2025-03-08 00:23:55,576][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tvg1_data_tvg1_data_we as signal sparrow_albatros_spec_tvg1_data_we to top
[2025-03-08 00:23:55,576][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg1_data_we" already exists
[2025-03-08 00:23:55,576][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol00_pol00_add as signal sparrow_albatros_spec_pol00_addr to top
[2025-03-08 00:23:55,576][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol00_addr" already exists
[2025-03-08 00:23:55,576][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol00_pol00_data_in as signal sparrow_albatros_spec_pol00_data_in to top
[2025-03-08 00:23:55,576][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol00_data_in" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol00_pol00_data_out as signal sparrow_albatros_spec_pol00_data_out to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol00_data_out" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol00_pol00_we as signal sparrow_albatros_spec_pol00_we to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol00_we" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01i_pol01i_add as signal sparrow_albatros_spec_pol01i_addr to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01i_addr" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01i_pol01i_data_in as signal sparrow_albatros_spec_pol01i_data_in to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01i_data_in" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01i_pol01i_data_out as signal sparrow_albatros_spec_pol01i_data_out to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01i_data_out" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01i_pol01i_we as signal sparrow_albatros_spec_pol01i_we to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01i_we" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01r_pol01r_add as signal sparrow_albatros_spec_pol01r_addr to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01r_addr" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01r_pol01r_data_in as signal sparrow_albatros_spec_pol01r_data_in to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01r_data_in" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01r_pol01r_data_out as signal sparrow_albatros_spec_pol01r_data_out to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01r_data_out" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol01r_pol01r_we as signal sparrow_albatros_spec_pol01r_we to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol01r_we" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol11_pol11_add as signal sparrow_albatros_spec_pol11_addr to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol11_addr" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol11_pol11_data_in as signal sparrow_albatros_spec_pol11_data_in to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol11_data_in" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol11_pol11_data_out as signal sparrow_albatros_spec_pol11_data_out to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol11_data_out" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_pol11_pol11_we as signal sparrow_albatros_spec_pol11_we to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pol11_we" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_ss_adc_bram_ss_adc_bram_add as signal sparrow_albatros_spec_ss_adc_bram_addr to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_bram_addr" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_ss_adc_bram_ss_adc_bram_data_in as signal sparrow_albatros_spec_ss_adc_bram_data_in to top
[2025-03-08 00:23:55,577][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_bram_data_in" already exists
[2025-03-08 00:23:55,577][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_ss_adc_bram_ss_adc_bram_data_out as signal sparrow_albatros_spec_ss_adc_bram_data_out to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_bram_data_out" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_ss_adc_bram_ss_adc_bram_we as signal sparrow_albatros_spec_ss_adc_bram_we to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_bram_we" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_quant_coeffs_pol0_four_bit_quant_coeffs_pol0_add as signal sparrow_albatros_spec_four_bit_quant_coeffs_pol0_addr to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_coeffs_pol0_addr" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_quant_coeffs_pol0_four_bit_quant_coeffs_pol0_data_in as signal sparrow_albatros_spec_four_bit_quant_coeffs_pol0_data_in to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_coeffs_pol0_data_in" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_quant_coeffs_pol0_four_bit_quant_coeffs_pol0_data_out as signal sparrow_albatros_spec_four_bit_quant_coeffs_pol0_data_out to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_coeffs_pol0_data_out" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_quant_coeffs_pol0_four_bit_quant_coeffs_pol0_we as signal sparrow_albatros_spec_four_bit_quant_coeffs_pol0_we to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_coeffs_pol0_we" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_quant_coeffs_pol1_four_bit_quant_coeffs_pol1_add as signal sparrow_albatros_spec_four_bit_quant_coeffs_pol1_addr to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_coeffs_pol1_addr" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_quant_coeffs_pol1_four_bit_quant_coeffs_pol1_data_in as signal sparrow_albatros_spec_four_bit_quant_coeffs_pol1_data_in to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_coeffs_pol1_data_in" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_quant_coeffs_pol1_four_bit_quant_coeffs_pol1_data_out as signal sparrow_albatros_spec_four_bit_quant_coeffs_pol1_data_out to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_coeffs_pol1_data_out" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_quant_coeffs_pol1_four_bit_quant_coeffs_pol1_we as signal sparrow_albatros_spec_four_bit_quant_coeffs_pol1_we to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_coeffs_pol1_we" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tvg16bit_data_tvg16bit_data_add as signal sparrow_albatros_spec_tvg16bit_data_addr to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_data_addr" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tvg16bit_data_tvg16bit_data_data_in as signal sparrow_albatros_spec_tvg16bit_data_data_in to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_data_data_in" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tvg16bit_data_tvg16bit_data_data_out as signal sparrow_albatros_spec_tvg16bit_data_data_out to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_data_data_out" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tvg16bit_data_tvg16bit_data_we as signal sparrow_albatros_spec_tvg16bit_data_we to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_data_we" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_reorder_map1_four_bit_reorder_map1_add as signal sparrow_albatros_spec_four_bit_reorder_map1_addr to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_reorder_map1_addr" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_reorder_map1_four_bit_reorder_map1_data_in as signal sparrow_albatros_spec_four_bit_reorder_map1_data_in to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_reorder_map1_data_in" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_reorder_map1_four_bit_reorder_map1_data_out as signal sparrow_albatros_spec_four_bit_reorder_map1_data_out to top
[2025-03-08 00:23:55,578][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_reorder_map1_data_out" already exists
[2025-03-08 00:23:55,578][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_four_bit_reorder_map1_four_bit_reorder_map1_we as signal sparrow_albatros_spec_four_bit_reorder_map1_we to top
[2025-03-08 00:23:55,579][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_reorder_map1_we" already exists
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_one_bit_reorder_map1_one_bit_reorder_map1_add as signal sparrow_albatros_spec_one_bit_reorder_map1_addr to top
[2025-03-08 00:23:55,579][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_bit_reorder_map1_addr" already exists
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_one_bit_reorder_map1_one_bit_reorder_map1_data_in as signal sparrow_albatros_spec_one_bit_reorder_map1_data_in to top
[2025-03-08 00:23:55,579][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_bit_reorder_map1_data_in" already exists
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_one_bit_reorder_map1_one_bit_reorder_map1_data_out as signal sparrow_albatros_spec_one_bit_reorder_map1_data_out to top
[2025-03-08 00:23:55,579][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_bit_reorder_map1_data_out" already exists
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_one_bit_reorder_map1_one_bit_reorder_map1_we as signal sparrow_albatros_spec_one_bit_reorder_map1_we to top
[2025-03-08 00:23:55,579][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_one_bit_reorder_map1_we" already exists
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_acc_cnt_in as signal sparrow_albatros_spec_acc_cnt_in to top
[2025-03-08 00:23:55,579][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_cnt_in" already exists
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_acc_cnt_in_we as signal sparrow_albatros_spec_acc_cnt_in_we to top
[2025-03-08 00:23:55,579][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_cnt_in_we" is new
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_acc_len_out as signal sparrow_albatros_spec_acc_len_out to top
[2025-03-08 00:23:55,579][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_len_out" already exists
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_acc_len_out_we as signal sparrow_albatros_spec_acc_len_out_we to top
[2025-03-08 00:23:55,579][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_acc_len_out_we" is new
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_cnt_rst_out as signal sparrow_albatros_spec_cnt_rst_out to top
[2025-03-08 00:23:55,579][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_cnt_rst_out" already exists
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_cnt_rst_out_we as signal sparrow_albatros_spec_cnt_rst_out_we to top
[2025-03-08 00:23:55,579][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_cnt_rst_out_we" is new
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal sparrow_albatros_spec_dest_ip_out to top
[2025-03-08 00:23:55,579][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_ip_out" already exists
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal sparrow_albatros_spec_dest_ip_out_we to top
[2025-03-08 00:23:55,579][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_ip_out_we" is new
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_prt_out as signal sparrow_albatros_spec_dest_prt_out to top
[2025-03-08 00:23:55,579][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_prt_out" already exists
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_prt_out_we as signal sparrow_albatros_spec_dest_prt_out_we to top
[2025-03-08 00:23:55,579][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_dest_prt_out_we" is new
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_fft_of_count_in as signal sparrow_albatros_spec_fft_of_count_in to top
[2025-03-08 00:23:55,579][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_fft_of_count_in" already exists
[2025-03-08 00:23:55,579][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_fft_of_count_in_we as signal sparrow_albatros_spec_fft_of_count_in_we to top
[2025-03-08 00:23:55,579][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_fft_of_count_in_we" is new
[2025-03-08 00:23:55,580][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_four_bit_quant_clip_count_in as signal sparrow_albatros_spec_four_bit_quant_clip_count_in to top
[2025-03-08 00:23:55,580][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_clip_count_in" already exists
[2025-03-08 00:23:55,580][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_four_bit_quant_clip_count_in_we as signal sparrow_albatros_spec_four_bit_quant_clip_count_in_we to top
[2025-03-08 00:23:55,580][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_four_bit_quant_clip_count_in_we" is new
[2025-03-08 00:23:55,580][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe_en_out as signal sparrow_albatros_spec_gbe_en_out to top
[2025-03-08 00:23:55,580][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_en_out" already exists
[2025-03-08 00:23:55,580][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe_en_out_we as signal sparrow_albatros_spec_gbe_en_out_we to top
[2025-03-08 00:23:55,580][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_en_out_we" is new
[2025-03-08 00:23:55,580][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe_rst_out as signal sparrow_albatros_spec_gbe_rst_out to top
[2025-03-08 00:23:55,580][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_rst_out" already exists
[2025-03-08 00:23:55,580][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe_rst_out_we as signal sparrow_albatros_spec_gbe_rst_out_we to top
[2025-03-08 00:23:55,580][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_gbe_rst_out_we" is new
[2025-03-08 00:23:55,580][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pack_rst_out as signal sparrow_albatros_spec_pack_rst_out to top
[2025-03-08 00:23:55,580][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pack_rst_out" already exists
[2025-03-08 00:23:55,580][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pack_rst_out_we as signal sparrow_albatros_spec_pack_rst_out_we to top
[2025-03-08 00:23:55,580][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pack_rst_out_we" is new
[2025-03-08 00:23:55,580][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_packetiser_bytes_per_spectrum_out as signal sparrow_albatros_spec_packetiser_bytes_per_spectrum_out to top
[2025-03-08 00:23:55,580][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_bytes_per_spectrum_out" already exists
[2025-03-08 00:23:55,580][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_packetiser_bytes_per_spectrum_out_we as signal sparrow_albatros_spec_packetiser_bytes_per_spectrum_out_we to top
[2025-03-08 00:23:55,580][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_bytes_per_spectrum_out_we" is new
[2025-03-08 00:23:55,580][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_packetiser_spectra_per_packet_out as signal sparrow_albatros_spec_packetiser_spectra_per_packet_out to top
[2025-03-08 00:23:55,580][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_spectra_per_packet_out" already exists
[2025-03-08 00:23:55,580][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_packetiser_spectra_per_packet_out_we as signal sparrow_albatros_spec_packetiser_spectra_per_packet_out_we to top
[2025-03-08 00:23:55,580][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_packetiser_spectra_per_packet_out_we" is new
[2025-03-08 00:23:55,580][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pfb_fft_shift_out as signal sparrow_albatros_spec_pfb_fft_shift_out to top
[2025-03-08 00:23:55,580][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pfb_fft_shift_out" already exists
[2025-03-08 00:23:55,580][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pfb_fft_shift_out_we as signal sparrow_albatros_spec_pfb_fft_shift_out_we to top
[2025-03-08 00:23:55,581][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_pfb_fft_shift_out_we" is new
[2025-03-08 00:23:55,581][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_sel_out as signal sparrow_albatros_spec_sel_out to top
[2025-03-08 00:23:55,581][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sel_out" already exists
[2025-03-08 00:23:55,581][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_sel_out_we as signal sparrow_albatros_spec_sel_out_we to top
[2025-03-08 00:23:55,581][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sel_out_we" is new
[2025-03-08 00:23:55,581][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_ss_adc_ctrl_out as signal sparrow_albatros_spec_ss_adc_ctrl_out to top
[2025-03-08 00:23:55,581][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_ctrl_out" already exists
[2025-03-08 00:23:55,581][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_ss_adc_ctrl_out_we as signal sparrow_albatros_spec_ss_adc_ctrl_out_we to top
[2025-03-08 00:23:55,581][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_ctrl_out_we" is new
[2025-03-08 00:23:55,581][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_ss_adc_status_in as signal sparrow_albatros_spec_ss_adc_status_in to top
[2025-03-08 00:23:55,581][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_status_in" already exists
[2025-03-08 00:23:55,581][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_ss_adc_status_in_we as signal sparrow_albatros_spec_ss_adc_status_in_we to top
[2025-03-08 00:23:55,581][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_ss_adc_status_in_we" is new
[2025-03-08 00:23:55,581][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_sync_out as signal sparrow_albatros_spec_sync_out to top
[2025-03-08 00:23:55,581][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_out" already exists
[2025-03-08 00:23:55,581][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_sync_out_we as signal sparrow_albatros_spec_sync_out_we to top
[2025-03-08 00:23:55,581][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_out_we" is new
[2025-03-08 00:23:55,581][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_sync_adc_out as signal sparrow_albatros_spec_sync_adc_out to top
[2025-03-08 00:23:55,581][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_adc_out" already exists
[2025-03-08 00:23:55,581][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_sync_adc_out_we as signal sparrow_albatros_spec_sync_adc_out_we to top
[2025-03-08 00:23:55,581][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_adc_out_we" is new
[2025-03-08 00:23:55,581][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_sync_cnt_in as signal sparrow_albatros_spec_sync_cnt_in to top
[2025-03-08 00:23:55,581][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_cnt_in" already exists
[2025-03-08 00:23:55,581][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_sync_cnt_in_we as signal sparrow_albatros_spec_sync_cnt_in_we to top
[2025-03-08 00:23:55,581][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_sync_cnt_in_we" is new
[2025-03-08 00:23:55,581][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tvg1_enable_out as signal sparrow_albatros_spec_tvg1_enable_out to top
[2025-03-08 00:23:55,582][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg1_enable_out" already exists
[2025-03-08 00:23:55,582][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tvg1_enable_out_we as signal sparrow_albatros_spec_tvg1_enable_out_we to top
[2025-03-08 00:23:55,582][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg1_enable_out_we" is new
[2025-03-08 00:23:55,582][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tvg16bit_enable_out as signal sparrow_albatros_spec_tvg16bit_enable_out to top
[2025-03-08 00:23:55,582][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_enable_out" already exists
[2025-03-08 00:23:55,582][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tvg16bit_enable_out_we as signal sparrow_albatros_spec_tvg16bit_enable_out_we to top
[2025-03-08 00:23:55,582][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tvg16bit_enable_out_we" is new
[2025-03-08 00:23:55,582][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_of_cnt_in as signal sparrow_albatros_spec_tx_of_cnt_in to top
[2025-03-08 00:23:55,591][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tx_of_cnt_in" already exists
[2025-03-08 00:23:55,591][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_of_cnt_in_we as signal sparrow_albatros_spec_tx_of_cnt_in_we to top
[2025-03-08 00:23:55,591][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "sparrow_albatros_spec_tx_of_cnt_in_we" is new
[2025-03-08 00:23:55,591][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sparrow_albatros_spec_ip_inst
[2025-03-08 00:23:55,591][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_inst
[2025-03-08 00:23:55,591][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for wbs_arbiter_inst
[2025-03-08 00:23:55,591][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal wb_clk_i to top
[2025-03-08 00:23:55,591][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wb_clk_i" already exists
[2025-03-08 00:23:55,591][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal wb_rst_i to top
[2025-03-08 00:23:55,591][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wb_rst_i" already exists
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_cyc_i as signal wbm_cyc_o to top
[2025-03-08 00:23:55,592][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_cyc_o" already exists
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_stb_i as signal wbm_stb_o to top
[2025-03-08 00:23:55,592][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_stb_o" already exists
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_we_i as signal wbm_we_o to top
[2025-03-08 00:23:55,592][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_we_o" already exists
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_sel_i as signal wbm_sel_o to top
[2025-03-08 00:23:55,592][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_sel_o" already exists
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_adr_i as signal wbm_adr_o to top
[2025-03-08 00:23:55,592][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_adr_o" already exists
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_dat_i as signal wbm_dat_o to top
[2025-03-08 00:23:55,592][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_dat_o" already exists
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_dat_o as signal wbm_dat_i to top
[2025-03-08 00:23:55,592][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_dat_i" already exists
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_ack_o as signal wbm_ack_i to top
[2025-03-08 00:23:55,592][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "wbm_ack_i" already exists
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbm_err_o as signal wbm_err_i to top
[2025-03-08 00:23:55,592][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbm_err_i" is new
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_cyc_o as signal wbs_cyc_o to top
[2025-03-08 00:23:55,592][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_cyc_o" is new
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_stb_o as signal wbs_stb_o to top
[2025-03-08 00:23:55,592][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_stb_o" is new
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_we_o as signal wbs_we_o to top
[2025-03-08 00:23:55,592][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_we_o" is new
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_sel_o as signal wbs_sel_o to top
[2025-03-08 00:23:55,592][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_sel_o" is new
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_adr_o as signal wbs_adr_o to top
[2025-03-08 00:23:55,592][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_adr_o" is new
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_dat_o as signal wbs_dat_o to top
[2025-03-08 00:23:55,592][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_dat_o" is new
[2025-03-08 00:23:55,592][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_dat_i as signal wbs_dat_i to top
[2025-03-08 00:23:55,593][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_dat_i" is new
[2025-03-08 00:23:55,593][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_ack_i as signal wbs_ack_i to top
[2025-03-08 00:23:55,593][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_ack_i" is new
[2025-03-08 00:23:55,593][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wbs_err_i as signal wbs_err_i to top
[2025-03-08 00:23:55,593][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "wbs_err_i" is new
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_da_n
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_da_p
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_daclk_n
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_daclk_p
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_db_n
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_db_p
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_dbclk_n
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_dbclk_p
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_miso
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_ovra_n
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_ovra_p
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_ovrb_n
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_ovrb_p
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_syncout_n
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_syncout_p
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_cs
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_enable
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_mosi
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_sclk
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_sreset
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_sync_n
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port ads5404_sync_p
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port enable_led
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sreset_led
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port gpio_led_0_0_ext
[2025-03-08 00:23:55,593][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port gpio_led_1_1_ext
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sparrow_albatros_spec_one_gbe_mgt_clk_n
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sparrow_albatros_spec_one_gbe_mgt_clk_p
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sparrow_albatros_spec_one_gbe_sfp_rx_n
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sparrow_albatros_spec_one_gbe_sfp_rx_p
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sparrow_albatros_spec_one_gbe_sfp_tx_n
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sparrow_albatros_spec_one_gbe_sfp_tx_p
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port adc_pll_ctrl_miso
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_addr
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_ba
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_cas_n
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_ck_n
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_ck_p
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_cke
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_cs_n
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_dm
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_dq
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_dqs_n
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_dqs_p
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_odt
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_ras_n
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_reset_n
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port DDR_we_n
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ddr_vrn
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ddr_vrp
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_mio
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ps_clk
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ps_porb
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ps_srstb
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port adc_pll_ctrl_adc_en
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port adc_pll_ctrl_cs
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port adc_pll_ctrl_mosi
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port adc_pll_ctrl_sclk
[2025-03-08 00:23:55,594][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port wr_osc_en
[2025-03-08 00:23:55,594][verilog.py:1303][gen_port_list][DEBUG][MainThread]: i: 60 n_ports: 59
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk180
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk270
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk90
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_enable
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_sreset
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_data_a_0
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_data_a_1
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_data_b_0
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_data_b_1
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_overrange_a_0
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_overrange_a_1
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_overrange_b_0
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_overrange_b_1
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_sync
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_sync_out_0
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sparrow_adc_sync_out_1
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_coeffs_pol0_addr
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_coeffs_pol0_data_in
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_coeffs_pol0_data_out
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_coeffs_pol0_we
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_coeffs_pol1_addr
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_coeffs_pol1_data_in
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_coeffs_pol1_data_out
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_coeffs_pol1_we
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_reorder_map1_addr
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_reorder_map1_data_in
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_reorder_map1_data_out
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_reorder_map1_we
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_bit_reorder_map1_addr
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_bit_reorder_map1_data_in
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_bit_reorder_map1_data_out
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_bit_reorder_map1_we
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol00_addr
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol00_data_in
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol00_data_out
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol00_we
[2025-03-08 00:23:55,595][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01i_addr
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01i_data_in
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01i_data_out
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01i_we
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01r_addr
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01r_data_in
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01r_data_out
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol01r_we
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol11_addr
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol11_data_in
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol11_data_out
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pol11_we
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_bram_addr
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_bram_data_in
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_bram_data_out
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_bram_we
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg1_data_addr
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg1_data_data_in
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg1_data_data_out
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg1_data_we
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg16bit_data_addr
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg16bit_data_data_in
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg16bit_data_data_out
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg16bit_data_we
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_led0_sync_gateway
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_led1_new_acc_gateway
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_200
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_gt0_qplloutclk_out
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_gt0_qplloutrefclk_out
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_mgt_clk
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_mmcm_locked_out
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_rxuserclk2_out
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_rxuserclk_out
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_userclk2_out
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gbe_userclk_out
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_dbg_data
[2025-03-08 00:23:55,596][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_dbg_dvld
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_ack
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_badframe
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_data
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_dvld
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_eof
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_overrun
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_rst
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_srcip
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_rx_srcport
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_afull
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_data
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_destip
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_destport
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_dvld
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_eof
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_overflow
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_app_tx_rst
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_data
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_dvld
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_gmii_rx_er
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_data
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_en
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_gmii_tx_er
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_rx_badframe
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_rx_data
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_rx_dvld
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_rx_goodframe
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_syncacquired
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_tx_ack
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_tx_data
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_mac_tx_dvld
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_phy_status
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_one_gbe_reset_done
[2025-03-08 00:23:55,597][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk180
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk270
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk90
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_10
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wb_clk_i
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wb_rst_i
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_ack_i
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_adr_o
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_cyc_o
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_dat_i
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_dat_o
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_rst_o
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_sel_o
[2025-03-08 00:23:55,598][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_stb_o
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_we_o
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wr_uart_rx
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wr_uart_tx
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_acc_cnt_in
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_acc_cnt_user_data_in
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_acc_len_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_acc_len_user_data_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_cnt_rst_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_cnt_rst_user_data_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_dest_ip_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_dest_ip_user_data_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_dest_prt_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_dest_prt_user_data_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_fft_of_count_in
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_fft_of_count_user_data_in
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_clip_count_in
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_clip_count_user_data_in
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_gbe_en_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_gbe_en_user_data_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_gbe_rst_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_gbe_rst_user_data_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pack_rst_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pack_rst_user_data_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_packetiser_bytes_per_spectrum_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_packetiser_bytes_per_spectrum_user_data_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_packetiser_spectra_per_packet_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_packetiser_spectra_per_packet_user_data_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pfb_fft_shift_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pfb_fft_shift_user_data_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sel_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sel_user_data_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_ctrl_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_ctrl_user_data_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_status_in
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_status_user_data_in
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_user_data_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_adc_out
[2025-03-08 00:23:55,599][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_adc_user_data_out
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_cnt_in
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_cnt_user_data_in
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg1_enable_out
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg1_enable_user_data_out
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg16bit_enable_out
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg16bit_enable_user_data_out
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tx_of_cnt_in
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tx_of_cnt_user_data_in
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_adc_ads5404_delay_ctrl_user_data_out
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_adc_ads5404_delay_val_user_data_out
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_adc_ads5404_hardware_rst_user_data_out
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_adc_ads5404_pll_lock_user_data_in
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal SPARROW_sparrow_adc_en_user_data_out
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_acc_cnt_in_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_acc_len_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_cnt_rst_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_dest_ip_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_dest_prt_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_fft_of_count_in_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_four_bit_quant_clip_count_in_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_gbe_en_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_gbe_rst_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pack_rst_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_packetiser_bytes_per_spectrum_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_packetiser_spectra_per_packet_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_pfb_fft_shift_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sel_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_ctrl_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_ss_adc_status_in_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_adc_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_cnt_in_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_sync_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg16bit_enable_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tvg1_enable_out_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sparrow_albatros_spec_tx_of_cnt_in_we
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbm_err_i
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_ack_i
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_adr_o
[2025-03-08 00:23:55,600][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_cyc_o
[2025-03-08 00:23:55,601][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_dat_i
[2025-03-08 00:23:55,601][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_dat_o
[2025-03-08 00:23:55,601][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_err_i
[2025-03-08 00:23:55,601][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_sel_o
[2025-03-08 00:23:55,601][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_stb_o
[2025-03-08 00:23:55,601][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal wbs_we_o
[2025-03-08 00:23:55,601][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2025-03-08 00:23:55,601][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2025-03-08 00:23:55,601][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2025-03-08 00:23:55,601][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2025-03-08 00:23:55,601][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2025-03-08 00:23:55,601][toolflow.py:629][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2025-03-08 00:23:55,602][toolflow.py:228][generate_hdl][INFO][MainThread]: generating auxiliary HDL
[2025-03-08 00:23:55,602][toolflow.py:235][generate_peripheral_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2025-03-08 00:23:55,604][toolflow.py:638][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2025-03-08 00:23:55,604][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block SPARROW
[2025-03-08 00:23:55,604][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block acc_cnt
[2025-03-08 00:23:55,604][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block acc_len
[2025-03-08 00:23:55,604][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block cnt_rst
[2025-03-08 00:23:55,604][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block dest_ip
[2025-03-08 00:23:55,604][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block dest_prt
[2025-03-08 00:23:55,604][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block fft_of_count
[2025-03-08 00:23:55,604][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block clip_count
[2025-03-08 00:23:55,604][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block coeffs_pol0
[2025-03-08 00:23:55,604][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block coeffs_pol1
[2025-03-08 00:23:55,605][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block map1
[2025-03-08 00:23:55,605][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block gbe_en
[2025-03-08 00:23:55,605][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block gbe_rst
[2025-03-08 00:23:55,605][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block led0_sync
[2025-03-08 00:23:55,605][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,605][constraints.py:42][__init__][DEBUG][MainThread]:   portname: gpio_led_0_0_ext
[2025-03-08 00:23:55,605][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: led
[2025-03-08 00:23:55,605][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: [0]
[2025-03-08 00:23:55,605][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,605][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,605][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,605][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,605][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,605][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2025-03-08 00:23:55,605][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2025-03-08 00:23:55,605][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_0_0_ext[*]}]
[2025-03-08 00:23:55,605][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2025-03-08 00:23:55,605][constraints.py:408][__init__][DEBUG][MainThread]: New set max delay constraint
[2025-03-08 00:23:55,605][constraints.py:409][__init__][DEBUG][MainThread]: source path: None
[2025-03-08 00:23:55,605][constraints.py:410][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_0_0_ext[*]}]
[2025-03-08 00:23:55,605][constraints.py:411][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2025-03-08 00:23:55,605][constraints.py:437][__init__][DEBUG][MainThread]: New false path constraint
[2025-03-08 00:23:55,605][constraints.py:438][__init__][DEBUG][MainThread]: source path: None
[2025-03-08 00:23:55,605][constraints.py:439][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_0_0_ext[*]}]
[2025-03-08 00:23:55,605][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block led1_new_acc
[2025-03-08 00:23:55,605][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,605][constraints.py:42][__init__][DEBUG][MainThread]:   portname: gpio_led_1_1_ext
[2025-03-08 00:23:55,605][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: led
[2025-03-08 00:23:55,606][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: [0]
[2025-03-08 00:23:55,606][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2025-03-08 00:23:55,606][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,606][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,606][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,606][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,606][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2025-03-08 00:23:55,606][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2025-03-08 00:23:55,606][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_1_1_ext[*]}]
[2025-03-08 00:23:55,606][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2025-03-08 00:23:55,606][constraints.py:408][__init__][DEBUG][MainThread]: New set max delay constraint
[2025-03-08 00:23:55,606][constraints.py:409][__init__][DEBUG][MainThread]: source path: None
[2025-03-08 00:23:55,606][constraints.py:410][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_1_1_ext[*]}]
[2025-03-08 00:23:55,606][constraints.py:411][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2025-03-08 00:23:55,606][constraints.py:437][__init__][DEBUG][MainThread]: New false path constraint
[2025-03-08 00:23:55,606][constraints.py:438][__init__][DEBUG][MainThread]: source path: None
[2025-03-08 00:23:55,606][constraints.py:439][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_1_1_ext[*]}]
[2025-03-08 00:23:55,606][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block map1
[2025-03-08 00:23:55,606][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block one_gbe
[2025-03-08 00:23:55,606][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,606][constraints.py:42][__init__][DEBUG][MainThread]:   portname: sparrow_albatros_spec_one_gbe_sfp_tx_p
[2025-03-08 00:23:55,606][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2025-03-08 00:23:55,606][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,606][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,606][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,606][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,606][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,606][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,606][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,606][constraints.py:42][__init__][DEBUG][MainThread]:   portname: sparrow_albatros_spec_one_gbe_sfp_tx_n
[2025-03-08 00:23:55,606][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2025-03-08 00:23:55,606][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,606][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,606][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,606][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,606][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,607][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,607][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,607][constraints.py:42][__init__][DEBUG][MainThread]:   portname: sparrow_albatros_spec_one_gbe_sfp_rx_p
[2025-03-08 00:23:55,607][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2025-03-08 00:23:55,607][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,607][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,607][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,607][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,607][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,607][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,607][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,607][constraints.py:42][__init__][DEBUG][MainThread]:   portname: sparrow_albatros_spec_one_gbe_sfp_rx_n
[2025-03-08 00:23:55,607][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2025-03-08 00:23:55,607][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,607][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,607][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,607][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,607][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,607][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,607][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,607][constraints.py:42][__init__][DEBUG][MainThread]:   portname: sparrow_albatros_spec_one_gbe_mgt_clk_p
[2025-03-08 00:23:55,607][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: eth_clk_125_p
[2025-03-08 00:23:55,607][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,607][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,607][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,607][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,607][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,607][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,607][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,607][constraints.py:42][__init__][DEBUG][MainThread]:   portname: sparrow_albatros_spec_one_gbe_mgt_clk_n
[2025-03-08 00:23:55,607][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: eth_clk_125_n
[2025-03-08 00:23:55,607][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,607][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,607][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,607][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,607][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,607][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,607][constraints.py:168][__init__][DEBUG][MainThread]: New clock constraint
[2025-03-08 00:23:55,607][constraints.py:169][__init__][DEBUG][MainThread]: clock signal: sparrow_albatros_spec_one_gbe_mgt_clk_p
[2025-03-08 00:23:55,608][constraints.py:170][__init__][DEBUG][MainThread]: name: onegbe_clk
[2025-03-08 00:23:55,608][constraints.py:171][__init__][DEBUG][MainThread]: freq: 125.0
[2025-03-08 00:23:55,608][constraints.py:172][__init__][DEBUG][MainThread]: period: None
[2025-03-08 00:23:55,608][constraints.py:173][__init__][DEBUG][MainThread]: port_en: True
[2025-03-08 00:23:55,608][constraints.py:174][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2025-03-08 00:23:55,608][constraints.py:175][__init__][DEBUG][MainThread]: waveform_max: None
[2025-03-08 00:23:55,608][constraints.py:176][__init__][DEBUG][MainThread]: virtual_en: False
[2025-03-08 00:23:55,608][constraints.py:256][__init__][DEBUG][MainThread]: New clock group constraint
[2025-03-08 00:23:55,608][constraints.py:257][__init__][DEBUG][MainThread]: clock name group 1: -include_generated_clocks -of_objects [get_nets user_clk]
[2025-03-08 00:23:55,608][constraints.py:258][__init__][DEBUG][MainThread]: clock name group 2: -include_generated_clocks -of_objects [get_ports sparrow_albatros_spec_one_gbe_mgt_clk_p]
[2025-03-08 00:23:55,608][constraints.py:259][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2025-03-08 00:23:55,608][constraints.py:256][__init__][DEBUG][MainThread]: New clock group constraint
[2025-03-08 00:23:55,608][constraints.py:257][__init__][DEBUG][MainThread]: clock name group 1: -include_generated_clocks -of_objects [get_nets sys_clk]
[2025-03-08 00:23:55,608][constraints.py:258][__init__][DEBUG][MainThread]: clock name group 2: -include_generated_clocks -of_objects [get_ports sparrow_albatros_spec_one_gbe_mgt_clk_p]
[2025-03-08 00:23:55,608][constraints.py:259][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2025-03-08 00:23:55,608][constraints.py:256][__init__][DEBUG][MainThread]: New clock group constraint
[2025-03-08 00:23:55,608][constraints.py:257][__init__][DEBUG][MainThread]: clock name group 1: -include_generated_clocks -of_objects [get_nets sys_clk]
[2025-03-08 00:23:55,608][constraints.py:258][__init__][DEBUG][MainThread]: clock name group 2: -include_generated_clocks sparrow_albatros_spec_one_gbe*
[2025-03-08 00:23:55,608][constraints.py:259][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2025-03-08 00:23:55,608][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block pack_rst
[2025-03-08 00:23:55,608][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bytes_per_spectrum
[2025-03-08 00:23:55,608][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block spectra_per_packet
[2025-03-08 00:23:55,608][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block pfb_fft_shift
[2025-03-08 00:23:55,608][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block pol00
[2025-03-08 00:23:55,608][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block pol01i
[2025-03-08 00:23:55,608][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block pol01r
[2025-03-08 00:23:55,608][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block pol11
[2025-03-08 00:23:55,609][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sel
[2025-03-08 00:23:55,609][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sparrow_adc
[2025-03-08 00:23:55,609][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,609][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_sync_p
[2025-03-08 00:23:55,609][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_sync_p
[2025-03-08 00:23:55,609][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,609][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,609][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,609][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,609][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,609][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,609][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,609][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_sync_n
[2025-03-08 00:23:55,609][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_sync_n
[2025-03-08 00:23:55,609][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,609][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,609][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,609][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,609][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,609][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,609][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,609][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_sreset
[2025-03-08 00:23:55,609][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_sreset
[2025-03-08 00:23:55,609][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,609][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,609][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,609][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,609][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,609][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,609][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,609][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_enable
[2025-03-08 00:23:55,609][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_enable
[2025-03-08 00:23:55,609][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,609][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,609][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,610][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,610][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,610][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,610][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,610][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_daclk_p
[2025-03-08 00:23:55,610][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_daclk_p
[2025-03-08 00:23:55,610][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,610][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,610][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,610][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,610][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,610][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,610][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,610][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_daclk_n
[2025-03-08 00:23:55,610][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_daclk_n
[2025-03-08 00:23:55,610][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,610][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,610][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,610][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,610][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,610][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,610][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,610][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_dbclk_p
[2025-03-08 00:23:55,610][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_dbclk_p
[2025-03-08 00:23:55,610][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,610][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,610][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,610][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,610][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,610][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,610][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,610][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_dbclk_n
[2025-03-08 00:23:55,610][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_dbclk_n
[2025-03-08 00:23:55,610][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,610][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,610][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,611][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,611][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,611][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,611][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,611][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_syncout_p
[2025-03-08 00:23:55,611][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_syncout_p
[2025-03-08 00:23:55,611][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,611][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,611][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,611][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,611][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,611][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,611][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,611][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_syncout_n
[2025-03-08 00:23:55,611][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_syncout_n
[2025-03-08 00:23:55,611][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,611][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,611][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,611][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,611][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,611][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,611][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,611][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_ovra_p
[2025-03-08 00:23:55,611][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_ovra_p
[2025-03-08 00:23:55,611][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,611][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,611][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,611][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,611][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,611][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,611][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,611][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_ovra_n
[2025-03-08 00:23:55,611][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_ovra_n
[2025-03-08 00:23:55,611][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,611][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,611][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,611][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,611][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,611][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,612][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,612][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_ovrb_p
[2025-03-08 00:23:55,612][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_ovrb_p
[2025-03-08 00:23:55,612][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,612][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,612][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,612][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,612][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,612][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,612][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,612][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_ovrb_n
[2025-03-08 00:23:55,612][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_ovrb_n
[2025-03-08 00:23:55,612][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,612][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,612][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,612][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,612][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,612][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,612][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,612][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_da_p
[2025-03-08 00:23:55,612][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_da_p
[2025-03-08 00:23:55,612][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-08 00:23:55,612][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-08 00:23:55,612][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,612][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,612][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,612][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,612][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,612][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_da_n
[2025-03-08 00:23:55,612][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_da_n
[2025-03-08 00:23:55,612][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-08 00:23:55,612][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-08 00:23:55,612][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,612][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,612][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,612][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,613][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,613][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_db_p
[2025-03-08 00:23:55,613][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_db_p
[2025-03-08 00:23:55,613][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-08 00:23:55,613][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-08 00:23:55,613][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,613][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,613][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,613][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,613][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,613][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_db_n
[2025-03-08 00:23:55,613][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_db_n
[2025-03-08 00:23:55,613][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-08 00:23:55,613][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
[2025-03-08 00:23:55,613][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,613][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,613][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,613][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,613][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,613][constraints.py:42][__init__][DEBUG][MainThread]:   portname: sreset_led
[2025-03-08 00:23:55,613][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: led
[2025-03-08 00:23:55,613][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,613][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: 6
[2025-03-08 00:23:55,613][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,613][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,613][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,613][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,613][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,613][constraints.py:42][__init__][DEBUG][MainThread]:   portname: enable_led
[2025-03-08 00:23:55,613][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: led
[2025-03-08 00:23:55,613][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,613][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: 7
[2025-03-08 00:23:55,613][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,613][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,613][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,613][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,613][constraints.py:168][__init__][DEBUG][MainThread]: New clock constraint
[2025-03-08 00:23:55,613][constraints.py:169][__init__][DEBUG][MainThread]: clock signal: ads5404_daclk_p
[2025-03-08 00:23:55,613][constraints.py:170][__init__][DEBUG][MainThread]: name: ads5404a_clk
[2025-03-08 00:23:55,614][constraints.py:171][__init__][DEBUG][MainThread]: freq: 125
[2025-03-08 00:23:55,614][constraints.py:172][__init__][DEBUG][MainThread]: period: None
[2025-03-08 00:23:55,614][constraints.py:173][__init__][DEBUG][MainThread]: port_en: True
[2025-03-08 00:23:55,614][constraints.py:174][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2025-03-08 00:23:55,614][constraints.py:175][__init__][DEBUG][MainThread]: waveform_max: None
[2025-03-08 00:23:55,614][constraints.py:176][__init__][DEBUG][MainThread]: virtual_en: False
[2025-03-08 00:23:55,614][constraints.py:256][__init__][DEBUG][MainThread]: New clock group constraint
[2025-03-08 00:23:55,614][constraints.py:257][__init__][DEBUG][MainThread]: clock name group 1: -include_generated_clocks -of_objects [get_nets sys_clk]
[2025-03-08 00:23:55,614][constraints.py:258][__init__][DEBUG][MainThread]: clock name group 2: -include_generated_clocks ads5404a_clk
[2025-03-08 00:23:55,614][constraints.py:259][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2025-03-08 00:23:55,614][constraints.py:168][__init__][DEBUG][MainThread]: New clock constraint
[2025-03-08 00:23:55,614][constraints.py:169][__init__][DEBUG][MainThread]: clock signal: ads5404_dbclk_p
[2025-03-08 00:23:55,614][constraints.py:170][__init__][DEBUG][MainThread]: name: ads5404b_clk
[2025-03-08 00:23:55,614][constraints.py:171][__init__][DEBUG][MainThread]: freq: 125
[2025-03-08 00:23:55,614][constraints.py:172][__init__][DEBUG][MainThread]: period: None
[2025-03-08 00:23:55,614][constraints.py:173][__init__][DEBUG][MainThread]: port_en: True
[2025-03-08 00:23:55,614][constraints.py:174][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2025-03-08 00:23:55,614][constraints.py:175][__init__][DEBUG][MainThread]: waveform_max: None
[2025-03-08 00:23:55,614][constraints.py:176][__init__][DEBUG][MainThread]: virtual_en: False
[2025-03-08 00:23:55,614][constraints.py:256][__init__][DEBUG][MainThread]: New clock group constraint
[2025-03-08 00:23:55,614][constraints.py:257][__init__][DEBUG][MainThread]: clock name group 1: -include_generated_clocks -of_objects [get_nets sys_clk]
[2025-03-08 00:23:55,614][constraints.py:258][__init__][DEBUG][MainThread]: clock name group 2: -include_generated_clocks ads5404b_clk
[2025-03-08 00:23:55,614][constraints.py:259][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2025-03-08 00:23:55,614][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,614][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_cs
[2025-03-08 00:23:55,614][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_sdenb
[2025-03-08 00:23:55,614][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,614][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,614][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,614][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,614][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,614][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,614][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,614][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_sclk
[2025-03-08 00:23:55,614][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_sclk
[2025-03-08 00:23:55,614][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,614][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,614][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,614][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,614][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,615][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,615][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,615][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_mosi
[2025-03-08 00:23:55,615][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_sdio
[2025-03-08 00:23:55,615][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,615][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,615][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,615][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,615][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,615][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,615][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,615][constraints.py:42][__init__][DEBUG][MainThread]:   portname: ads5404_miso
[2025-03-08 00:23:55,615][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: ads5404_sdo
[2025-03-08 00:23:55,615][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,615][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,615][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,615][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,615][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,615][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,615][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2025-03-08 00:23:55,615][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2025-03-08 00:23:55,615][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2025-03-08 00:23:55,615][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sync
[2025-03-08 00:23:55,615][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sync_adc
[2025-03-08 00:23:55,615][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sync_cnt
[2025-03-08 00:23:55,615][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block data
[2025-03-08 00:23:55,615][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block enable
[2025-03-08 00:23:55,616][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block data
[2025-03-08 00:23:55,616][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block enable
[2025-03-08 00:23:55,616][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block tx_of_cnt
[2025-03-08 00:23:55,616][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sysgen_ip
[2025-03-08 00:23:55,616][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block SPARROW
[2025-03-08 00:23:55,616][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,616][constraints.py:42][__init__][DEBUG][MainThread]:   portname: wr_osc_en
[2025-03-08 00:23:55,616][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: wr_osc_en
[2025-03-08 00:23:55,616][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,616][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,616][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,616][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,616][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,616][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,616][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,616][constraints.py:42][__init__][DEBUG][MainThread]:   portname: adc_pll_ctrl_cs
[2025-03-08 00:23:55,616][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: pll_sen
[2025-03-08 00:23:55,616][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,616][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,616][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,616][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,616][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,616][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,616][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,616][constraints.py:42][__init__][DEBUG][MainThread]:   portname: adc_pll_ctrl_sclk
[2025-03-08 00:23:55,616][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: pll_sclk
[2025-03-08 00:23:55,616][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,616][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,616][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,617][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,617][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,617][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,617][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,617][constraints.py:42][__init__][DEBUG][MainThread]:   portname: adc_pll_ctrl_mosi
[2025-03-08 00:23:55,617][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: pll_sdi
[2025-03-08 00:23:55,617][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,617][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,617][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,617][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,617][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,617][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,617][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,617][constraints.py:42][__init__][DEBUG][MainThread]:   portname: adc_pll_ctrl_miso
[2025-03-08 00:23:55,617][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: pll_sdo
[2025-03-08 00:23:55,617][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,617][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,617][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,617][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,617][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,617][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,617][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2025-03-08 00:23:55,617][constraints.py:42][__init__][DEBUG][MainThread]:   portname: adc_pll_ctrl_adc_en
[2025-03-08 00:23:55,617][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: adc_en
[2025-03-08 00:23:55,617][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2025-03-08 00:23:55,617][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2025-03-08 00:23:55,617][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2025-03-08 00:23:55,617][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2025-03-08 00:23:55,617][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2025-03-08 00:23:55,617][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2025-03-08 00:23:55,617][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ads5404_hardware_rst
[2025-03-08 00:23:55,617][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ads5404_pll_lock
[2025-03-08 00:23:55,617][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ads5404_delay_val
[2025-03-08 00:23:55,617][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ads5404_delay_ctrl
[2025-03-08 00:23:55,618][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sys_block0
[2025-03-08 00:23:55,618][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sparrow_adc_en
[2025-03-08 00:23:55,618][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block axi4lite_interconnect
[2025-03-08 00:23:55,618][toolflow.py:654][generate_consts][INFO][MainThread]: Generating physical constraints
[2025-03-08 00:23:55,618][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port gpio_led_0_0_ext on led 
[2025-03-08 00:23:55,618][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: gpio_led_0_0_ext V18
[2025-03-08 00:23:55,618][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: gpio_led_0_0_ext LVCMOS33
[2025-03-08 00:23:55,618][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: gpio_led_0_0_ext None
[2025-03-08 00:23:55,618][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port gpio_led_1_1_ext on led 
[2025-03-08 00:23:55,618][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: gpio_led_1_1_ext W18
[2025-03-08 00:23:55,618][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: gpio_led_1_1_ext LVCMOS33
[2025-03-08 00:23:55,618][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: gpio_led_1_1_ext None
[2025-03-08 00:23:55,618][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port sparrow_albatros_spec_one_gbe_sfp_tx_p on mgt_tx_p 
[2025-03-08 00:23:55,618][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: sparrow_albatros_spec_one_gbe_sfp_tx_p AA2
[2025-03-08 00:23:55,618][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: sparrow_albatros_spec_one_gbe_sfp_tx_p None
[2025-03-08 00:23:55,618][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: sparrow_albatros_spec_one_gbe_sfp_tx_p None
[2025-03-08 00:23:55,618][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port sparrow_albatros_spec_one_gbe_sfp_tx_n on mgt_tx_n 
[2025-03-08 00:23:55,618][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: sparrow_albatros_spec_one_gbe_sfp_tx_n AA1
[2025-03-08 00:23:55,618][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: sparrow_albatros_spec_one_gbe_sfp_tx_n None
[2025-03-08 00:23:55,618][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: sparrow_albatros_spec_one_gbe_sfp_tx_n None
[2025-03-08 00:23:55,618][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port sparrow_albatros_spec_one_gbe_sfp_rx_p on mgt_rx_p 
[2025-03-08 00:23:55,618][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: sparrow_albatros_spec_one_gbe_sfp_rx_p AB4
[2025-03-08 00:23:55,618][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: sparrow_albatros_spec_one_gbe_sfp_rx_p None
[2025-03-08 00:23:55,618][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: sparrow_albatros_spec_one_gbe_sfp_rx_p None
[2025-03-08 00:23:55,618][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port sparrow_albatros_spec_one_gbe_sfp_rx_n on mgt_rx_n 
[2025-03-08 00:23:55,618][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: sparrow_albatros_spec_one_gbe_sfp_rx_n AB3
[2025-03-08 00:23:55,618][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: sparrow_albatros_spec_one_gbe_sfp_rx_n None
[2025-03-08 00:23:55,618][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: sparrow_albatros_spec_one_gbe_sfp_rx_n None
[2025-03-08 00:23:55,618][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port sparrow_albatros_spec_one_gbe_mgt_clk_p on eth_clk_125_p 
[2025-03-08 00:23:55,618][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: sparrow_albatros_spec_one_gbe_mgt_clk_p U6
[2025-03-08 00:23:55,618][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: sparrow_albatros_spec_one_gbe_mgt_clk_p None
[2025-03-08 00:23:55,619][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: sparrow_albatros_spec_one_gbe_mgt_clk_p None
[2025-03-08 00:23:55,619][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port sparrow_albatros_spec_one_gbe_mgt_clk_n on eth_clk_125_n 
[2025-03-08 00:23:55,619][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: sparrow_albatros_spec_one_gbe_mgt_clk_n U5
[2025-03-08 00:23:55,619][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: sparrow_albatros_spec_one_gbe_mgt_clk_n None
[2025-03-08 00:23:55,619][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: sparrow_albatros_spec_one_gbe_mgt_clk_n None
[2025-03-08 00:23:55,619][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_sync_p on ads5404_sync_p 
[2025-03-08 00:23:55,619][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_sync_p J14
[2025-03-08 00:23:55,619][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_sync_p LVDS
[2025-03-08 00:23:55,619][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_sync_p None
[2025-03-08 00:23:55,619][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_sync_n on ads5404_sync_n 
[2025-03-08 00:23:55,619][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_sync_n H14
[2025-03-08 00:23:55,619][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_sync_n LVDS
[2025-03-08 00:23:55,619][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_sync_n None
[2025-03-08 00:23:55,619][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_sreset on ads5404_sreset 
[2025-03-08 00:23:55,619][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_sreset C2
[2025-03-08 00:23:55,619][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_sreset LVCMOS18
[2025-03-08 00:23:55,619][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_sreset None
[2025-03-08 00:23:55,619][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_enable on ads5404_enable 
[2025-03-08 00:23:55,619][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_enable B1
[2025-03-08 00:23:55,619][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_enable LVCMOS18
[2025-03-08 00:23:55,619][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_enable None
[2025-03-08 00:23:55,619][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_daclk_p on ads5404_daclk_p 
[2025-03-08 00:23:55,619][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_daclk_p D15
[2025-03-08 00:23:55,619][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_daclk_p LVDS
[2025-03-08 00:23:55,619][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_daclk_p None
[2025-03-08 00:23:55,619][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_daclk_n on ads5404_daclk_n 
[2025-03-08 00:23:55,619][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_daclk_n D14
[2025-03-08 00:23:55,619][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_daclk_n LVDS
[2025-03-08 00:23:55,619][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_daclk_n None
[2025-03-08 00:23:55,619][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_dbclk_p on ads5404_dbclk_p 
[2025-03-08 00:23:55,619][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_dbclk_p C8
[2025-03-08 00:23:55,619][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_dbclk_p LVDS
[2025-03-08 00:23:55,619][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_dbclk_p None
[2025-03-08 00:23:55,619][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_dbclk_n on ads5404_dbclk_n 
[2025-03-08 00:23:55,619][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_dbclk_n C7
[2025-03-08 00:23:55,619][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_dbclk_n LVDS
[2025-03-08 00:23:55,619][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_dbclk_n None
[2025-03-08 00:23:55,619][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_syncout_p on ads5404_syncout_p 
[2025-03-08 00:23:55,620][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_syncout_p G14
[2025-03-08 00:23:55,620][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_syncout_p LVDS
[2025-03-08 00:23:55,620][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_syncout_p None
[2025-03-08 00:23:55,620][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_syncout_n on ads5404_syncout_n 
[2025-03-08 00:23:55,620][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_syncout_n F14
[2025-03-08 00:23:55,620][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_syncout_n LVDS
[2025-03-08 00:23:55,620][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_syncout_n None
[2025-03-08 00:23:55,620][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_ovra_p on ads5404_ovra_p 
[2025-03-08 00:23:55,620][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_ovra_p K13
[2025-03-08 00:23:55,620][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_ovra_p LVDS
[2025-03-08 00:23:55,620][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_ovra_p None
[2025-03-08 00:23:55,620][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_ovra_n on ads5404_ovra_n 
[2025-03-08 00:23:55,620][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_ovra_n J13
[2025-03-08 00:23:55,620][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_ovra_n LVDS
[2025-03-08 00:23:55,620][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_ovra_n None
[2025-03-08 00:23:55,620][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_ovrb_p on ads5404_ovrb_p 
[2025-03-08 00:23:55,620][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_ovrb_p J10
[2025-03-08 00:23:55,620][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_ovrb_p LVDS
[2025-03-08 00:23:55,620][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_ovrb_p None
[2025-03-08 00:23:55,620][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_ovrb_n on ads5404_ovrb_n 
[2025-03-08 00:23:55,620][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_ovrb_n J9
[2025-03-08 00:23:55,620][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_ovrb_n LVDS
[2025-03-08 00:23:55,620][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_ovrb_n None
[2025-03-08 00:23:55,620][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_da_p on ads5404_da_p 
[2025-03-08 00:23:55,620][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p F12
[2025-03-08 00:23:55,620][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-08 00:23:55,620][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-08 00:23:55,620][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p C11
[2025-03-08 00:23:55,620][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-08 00:23:55,620][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-08 00:23:55,620][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p E11
[2025-03-08 00:23:55,620][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-08 00:23:55,620][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-08 00:23:55,620][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p H13
[2025-03-08 00:23:55,620][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-08 00:23:55,620][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-08 00:23:55,620][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p E10
[2025-03-08 00:23:55,620][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-08 00:23:55,621][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-08 00:23:55,621][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p C14
[2025-03-08 00:23:55,621][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-08 00:23:55,621][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-08 00:23:55,621][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p C12
[2025-03-08 00:23:55,621][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-08 00:23:55,621][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-08 00:23:55,621][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p B16
[2025-03-08 00:23:55,621][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-08 00:23:55,621][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-08 00:23:55,621][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p E16
[2025-03-08 00:23:55,621][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-08 00:23:55,621][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-08 00:23:55,621][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p A13
[2025-03-08 00:23:55,621][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-08 00:23:55,621][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-08 00:23:55,621][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p G16
[2025-03-08 00:23:55,621][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-08 00:23:55,621][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-08 00:23:55,621][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_p B17
[2025-03-08 00:23:55,621][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_p LVDS
[2025-03-08 00:23:55,621][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_p None
[2025-03-08 00:23:55,621][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_da_n on ads5404_da_n 
[2025-03-08 00:23:55,621][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n E12
[2025-03-08 00:23:55,621][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-08 00:23:55,621][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-08 00:23:55,621][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n B11
[2025-03-08 00:23:55,621][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-08 00:23:55,621][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-08 00:23:55,621][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n D11
[2025-03-08 00:23:55,621][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-08 00:23:55,621][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-08 00:23:55,621][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n H12
[2025-03-08 00:23:55,621][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-08 00:23:55,621][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-08 00:23:55,621][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n D10
[2025-03-08 00:23:55,622][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-08 00:23:55,622][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-08 00:23:55,622][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n B14
[2025-03-08 00:23:55,622][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-08 00:23:55,622][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-08 00:23:55,622][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n B12
[2025-03-08 00:23:55,622][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-08 00:23:55,622][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-08 00:23:55,622][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n B15
[2025-03-08 00:23:55,622][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-08 00:23:55,622][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-08 00:23:55,622][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n D16
[2025-03-08 00:23:55,622][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-08 00:23:55,622][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-08 00:23:55,622][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n A12
[2025-03-08 00:23:55,622][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-08 00:23:55,622][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-08 00:23:55,622][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n G15
[2025-03-08 00:23:55,622][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-08 00:23:55,622][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-08 00:23:55,622][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_da_n A17
[2025-03-08 00:23:55,622][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_da_n LVDS
[2025-03-08 00:23:55,622][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_da_n None
[2025-03-08 00:23:55,622][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_db_p on ads5404_db_p 
[2025-03-08 00:23:55,622][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p B2
[2025-03-08 00:23:55,622][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-08 00:23:55,622][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-08 00:23:55,622][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p A4
[2025-03-08 00:23:55,622][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-08 00:23:55,622][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-08 00:23:55,622][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p E6
[2025-03-08 00:23:55,622][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-08 00:23:55,622][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-08 00:23:55,622][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p F5
[2025-03-08 00:23:55,622][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-08 00:23:55,622][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-08 00:23:55,622][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p B5
[2025-03-08 00:23:55,622][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-08 00:23:55,622][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-08 00:23:55,623][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p G6
[2025-03-08 00:23:55,623][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-08 00:23:55,623][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-08 00:23:55,623][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p A9
[2025-03-08 00:23:55,623][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-08 00:23:55,623][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-08 00:23:55,623][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p B10
[2025-03-08 00:23:55,623][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-08 00:23:55,623][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-08 00:23:55,623][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p D9
[2025-03-08 00:23:55,623][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-08 00:23:55,623][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-08 00:23:55,623][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p H7
[2025-03-08 00:23:55,623][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-08 00:23:55,623][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-08 00:23:55,623][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p B7
[2025-03-08 00:23:55,623][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-08 00:23:55,623][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-08 00:23:55,623][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_p J11
[2025-03-08 00:23:55,623][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_p LVDS
[2025-03-08 00:23:55,623][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_p None
[2025-03-08 00:23:55,623][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_db_n on ads5404_db_n 
[2025-03-08 00:23:55,623][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n A2
[2025-03-08 00:23:55,623][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-08 00:23:55,623][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-08 00:23:55,623][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n A3
[2025-03-08 00:23:55,623][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-08 00:23:55,623][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-08 00:23:55,623][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n D5
[2025-03-08 00:23:55,623][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-08 00:23:55,623][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-08 00:23:55,623][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n E5
[2025-03-08 00:23:55,623][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-08 00:23:55,623][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-08 00:23:55,623][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n B4
[2025-03-08 00:23:55,623][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-08 00:23:55,623][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-08 00:23:55,623][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n G5
[2025-03-08 00:23:55,623][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-08 00:23:55,623][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-08 00:23:55,624][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n A8
[2025-03-08 00:23:55,624][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-08 00:23:55,624][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-08 00:23:55,624][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n A10
[2025-03-08 00:23:55,624][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-08 00:23:55,624][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-08 00:23:55,624][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n D8
[2025-03-08 00:23:55,624][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-08 00:23:55,624][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-08 00:23:55,624][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n H6
[2025-03-08 00:23:55,624][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-08 00:23:55,624][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-08 00:23:55,624][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n A7
[2025-03-08 00:23:55,624][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-08 00:23:55,624][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-08 00:23:55,624][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_db_n H11
[2025-03-08 00:23:55,624][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_db_n LVDS
[2025-03-08 00:23:55,624][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_db_n None
[2025-03-08 00:23:55,624][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port sreset_led on led 
[2025-03-08 00:23:55,624][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: sreset_led AC24
[2025-03-08 00:23:55,624][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: sreset_led LVCMOS33
[2025-03-08 00:23:55,624][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: sreset_led None
[2025-03-08 00:23:55,624][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port enable_led on led 
[2025-03-08 00:23:55,624][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: enable_led AB25
[2025-03-08 00:23:55,624][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: enable_led LVCMOS33
[2025-03-08 00:23:55,624][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: enable_led None
[2025-03-08 00:23:55,624][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_cs on ads5404_sdenb 
[2025-03-08 00:23:55,624][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_cs C4
[2025-03-08 00:23:55,624][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_cs LVCMOS18
[2025-03-08 00:23:55,624][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_cs None
[2025-03-08 00:23:55,624][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_sclk on ads5404_sclk 
[2025-03-08 00:23:55,624][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_sclk G7
[2025-03-08 00:23:55,624][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_sclk LVCMOS18
[2025-03-08 00:23:55,624][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_sclk None
[2025-03-08 00:23:55,624][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_mosi on ads5404_sdio 
[2025-03-08 00:23:55,624][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_mosi F7
[2025-03-08 00:23:55,624][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_mosi LVCMOS18
[2025-03-08 00:23:55,624][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_mosi None
[2025-03-08 00:23:55,624][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ads5404_miso on ads5404_sdo 
[2025-03-08 00:23:55,625][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ads5404_miso F8
[2025-03-08 00:23:55,625][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ads5404_miso LVCMOS18
[2025-03-08 00:23:55,625][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: ads5404_miso None
[2025-03-08 00:23:55,625][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port wr_osc_en on wr_osc_en 
[2025-03-08 00:23:55,625][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: wr_osc_en AF15
[2025-03-08 00:23:55,625][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: wr_osc_en LVCMOS33
[2025-03-08 00:23:55,625][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: wr_osc_en None
[2025-03-08 00:23:55,625][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port adc_pll_ctrl_cs on pll_sen 
[2025-03-08 00:23:55,625][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: adc_pll_ctrl_cs AA15
[2025-03-08 00:23:55,625][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: adc_pll_ctrl_cs LVCMOS33
[2025-03-08 00:23:55,625][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: adc_pll_ctrl_cs 4
[2025-03-08 00:23:55,625][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port adc_pll_ctrl_sclk on pll_sclk 
[2025-03-08 00:23:55,625][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: adc_pll_ctrl_sclk AB14
[2025-03-08 00:23:55,625][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: adc_pll_ctrl_sclk LVCMOS33
[2025-03-08 00:23:55,625][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: adc_pll_ctrl_sclk 4
[2025-03-08 00:23:55,625][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port adc_pll_ctrl_mosi on pll_sdi 
[2025-03-08 00:23:55,625][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: adc_pll_ctrl_mosi Y17
[2025-03-08 00:23:55,625][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: adc_pll_ctrl_mosi LVCMOS33
[2025-03-08 00:23:55,625][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: adc_pll_ctrl_mosi 4
[2025-03-08 00:23:55,625][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port adc_pll_ctrl_miso on pll_sdo 
[2025-03-08 00:23:55,625][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: adc_pll_ctrl_miso AB17
[2025-03-08 00:23:55,625][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: adc_pll_ctrl_miso LVCMOS33
[2025-03-08 00:23:55,625][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: adc_pll_ctrl_miso None
[2025-03-08 00:23:55,625][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port adc_pll_ctrl_adc_en on adc_en 
[2025-03-08 00:23:55,625][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: adc_pll_ctrl_adc_en AE17
[2025-03-08 00:23:55,625][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: adc_pll_ctrl_adc_en LVCMOS33
[2025-03-08 00:23:55,625][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: adc_pll_ctrl_adc_en 4
[2025-03-08 00:23:55,625][toolflow.py:531][write_core_info][DEBUG][MainThread]: Opening /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/sparrow/core_info.tab
[2025-03-08 00:23:55,625][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tvg1_data
[2025-03-08 00:23:55,625][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pol00
[2025-03-08 00:23:55,625][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pol01i
[2025-03-08 00:23:55,625][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pol01r
[2025-03-08 00:23:55,625][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pol11
[2025-03-08 00:23:55,625][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ss_adc_bram
[2025-03-08 00:23:55,625][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for four_bit_quant_coeffs_pol0
[2025-03-08 00:23:55,625][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for four_bit_quant_coeffs_pol1
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tvg16bit_data
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for four_bit_reorder_map1
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for one_bit_reorder_map1
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for acc_cnt
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for acc_len
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for cnt_rst
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_prt
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for fft_of_count
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for four_bit_quant_clip_count
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe_en
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe_rst
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pack_rst
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for packetiser_bytes_per_spectrum
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for packetiser_spectra_per_packet
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pfb_fft_shift
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sel
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ss_adc_ctrl
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ss_adc_status
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sync
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sync_adc
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sync_cnt
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tvg1_enable
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tvg16bit_enable
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_of_cnt
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ads5404_spi_controller
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for one_gbe
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sparrow_pll_ctrl
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ads5404_delay_ctrl
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ads5404_delay_val
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ads5404_hardware_rst
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for ads5404_pll_lock
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sparrow_adc_en
[2025-03-08 00:23:55,626][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys
[2025-03-08 00:23:55,626][toolflow.py:553][write_core_info][DEBUG][MainThread]: Opening /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/sparrow/core_info.tab
[2025-03-08 00:23:55,627][toolflow.py:569][write_core_jam_info][DEBUG][MainThread]: Opening /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/sparrow/core_info.jam.tab
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tvg1_data
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pol00
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pol01i
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pol01r
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pol11
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ss_adc_bram
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for four_bit_quant_coeffs_pol0
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for four_bit_quant_coeffs_pol1
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tvg16bit_data
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for four_bit_reorder_map1
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for one_bit_reorder_map1
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for acc_cnt
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for acc_len
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for cnt_rst
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_prt
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for fft_of_count
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for four_bit_quant_clip_count
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe_en
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe_rst
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pack_rst
[2025-03-08 00:23:55,627][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for packetiser_bytes_per_spectrum
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for packetiser_spectra_per_packet
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pfb_fft_shift
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sel
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ss_adc_ctrl
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ss_adc_status
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sync
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sync_adc
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sync_cnt
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tvg1_enable
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tvg16bit_enable
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_of_cnt
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ads5404_spi_controller
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for one_gbe
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sparrow_pll_ctrl
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ads5404_delay_ctrl
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ads5404_delay_val
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ads5404_hardware_rst
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for ads5404_pll_lock
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sparrow_adc_en
[2025-03-08 00:23:55,628][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys
[2025-03-08 00:23:55,628][toolflow.py:586][write_core_jam_info][DEBUG][MainThread]: Opening /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/sparrow/core_info.jam.tab
[2025-03-08 00:23:55,671][toolflow.py:666][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2025-03-08 00:23:55,671][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_addr (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,671][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_ba (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,671][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_cas_n (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_ck_n (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_ck_p (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_cke (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_cs_n (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_dm (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_dq (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_dqs_n (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_dqs_p (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_odt (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_ras_n (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_reset_n (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port DDR_we_n (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port FIXED_IO_ddr_vrn (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port FIXED_IO_ddr_vrp (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port FIXED_IO_mio (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,672][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port FIXED_IO_ps_clk (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,673][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port FIXED_IO_ps_porb (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,673][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port FIXED_IO_ps_srstb (instantiated by sparrow: SPARROW) has no constraints!
[2025-03-08 00:23:55,673][toolflow.py:675][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2025-03-08 00:23:55,780][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/top.v
[2025-03-08 00:23:55,780][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/top.v
[2025-03-08 00:23:55,780][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2025-03-08 00:23:55,780][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2025-03-08 00:23:55,780][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2025-03-08 00:23:55,780][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2025-03-08 00:23:55,780][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2025-03-08 00:23:55,780][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2025-03-08 00:23:55,780][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_config.v
[2025-03-08 00:23:55,780][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_config.v
[2025-03-08 00:23:55,780][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_rx.v
[2025-03-08 00:23:55,780][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_rx.v
[2025-03-08 00:23:55,780][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp2.v
[2025-03-08 00:23:55,780][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp2.v
[2025-03-08 00:23:55,780][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac.v
[2025-03-08 00:23:55,780][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac.v
[2025-03-08 00:23:55,780][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_master.v
[2025-03-08 00:23:55,780][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_master.v
[2025-03-08 00:23:55,780][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx2.v
[2025-03-08 00:23:55,780][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx2.v
[2025-03-08 00:23:55,780][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx.v
[2025-03-08 00:23:55,780][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx.v
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_tx.v
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_tx.v
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_chk.v
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_chk.v
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp.v
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp.v
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_gen.v
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_gen.v
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_cpu_attach_wb.v
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_cpu_attach_wb.v
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_rx.v
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_rx.v
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_ethernet_pcs_pma_sgmii_autonegotiation.xci
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/gig_ethernet_pcs_pma_sgmii_autonegotiation.xci
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/arp_cache_init.coe
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/arp_cache_init.coe
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_tx_packet_fifo.xci
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_tx_packet_fifo.xci
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_arp_cache.xci
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_arp_cache.xci
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_ctrl_fifo.xci
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_ctrl_fifo.xci
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_cpu_buffer.xci
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_cpu_buffer.xci
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_rx_packet_fifo.xci
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_rx_packet_fifo.xci
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_rx_ctrl_fifo.xci
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_rx_ctrl_fifo.xci
[2025-03-08 00:23:55,781][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gig_ethernet_pcs_pma_sgmii_lvds.xci
[2025-03-08 00:23:55,781][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gig_ethernet_pcs_pma_sgmii_lvds.xci
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gig_ethernet_pcs_pma_sgmii.xci
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gig_ethernet_pcs_pma_sgmii.xci
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/ads5404/ads5404_top.v
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/ads5404/ads5404_top.v
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/ads5404/ads5404_single.v
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/ads5404/ads5404_single.v
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/ads5404/fifo_36x128.xci
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/ads5404/fifo_36x128.xci
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/spi_master/spi_master.v
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/spi_master/spi_master.v
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/spi_master/wb_spi_master.v
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/spi_master/wb_spi_master.v
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink_sync
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink_sync
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc_sync
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc_sync
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/sys_block
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/sys_block
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/axi4lite_ic_wrapper.vhdl
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/axi4lite_ic_wrapper.vhdl
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram.vhd
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram.vhd
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_reorder_map1_dp_ram.vhd
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_reorder_map1_dp_ram.vhd
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_quant_coeffs_dp_ram.vhd
[2025-03-08 00:23:55,782][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_quant_coeffs_dp_ram.vhd
[2025-03-08 00:23:55,782][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol01r_dp_ram.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol01r_dp_ram.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram_pkg.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram_pkg.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1_muxdemux.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1_muxdemux.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol01i_dp_ram.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol01i_dp_ram.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_one_bit_reorder_map1_muxdemux.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_one_bit_reorder_map1_muxdemux.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r_muxdemux.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r_muxdemux.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg1_data_pkg.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg1_data_pkg.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg1_data_muxdemux.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg1_data_muxdemux.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_tvg1_data_dp_ram.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_tvg1_data_dp_ram.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_tvg16bit_data_dp_ram.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_tvg16bit_data_dp_ram.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i_pkg.vhd
[2025-03-08 00:23:55,783][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i_pkg.vhd
[2025-03-08 00:23:55,783][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_one_bit_reorder_map1_dp_ram.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_one_bit_reorder_map1_dp_ram.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol1_muxdemux.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol1_muxdemux.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg1_data.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg1_data.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol11_dp_ram.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol11_dp_ram.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01r_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_reorder_map1_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram_muxdemux.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_ss_adc_bram_muxdemux.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i_muxdemux.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i_muxdemux.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol0_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol0_pkg.vhd
[2025-03-08 00:23:55,784][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_quant_coeffs_pol1_dp_ram.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_quant_coeffs_pol1_dp_ram.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol1.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol1.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_ss_adc_bram_dp_ram.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_ss_adc_bram_dp_ram.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pkg.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pkg.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol00_dp_ram.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_pol00_dp_ram.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol01i.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol0.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol0.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol0_muxdemux.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol0_muxdemux.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11_muxdemux.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol11_muxdemux.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_muxdemux.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_muxdemux.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data_muxdemux.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_tvg16bit_data_muxdemux.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_quant_coeffs_pol0_dp_ram.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/ipb_four_bit_quant_coeffs_pol0_dp_ram.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00_muxdemux.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_pol00_muxdemux.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_one_bit_reorder_map1.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_one_bit_reorder_map1.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol1_pkg.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_four_bit_quant_coeffs_pol1_pkg.vhd
[2025-03-08 00:23:55,785][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_one_bit_reorder_map1_pkg.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/xml2vhdl_hdl_output/axi4lite_one_bit_reorder_map1_pkg.vhd
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set repos [get_property ip_repo_paths [current_project]]
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property ip_repo_paths "$repos /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/sysgen" [current_project]
[2025-03-08 00:23:55,785][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_ip_catalog
[2025-03-08 00:23:55,786][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_ip -name sparrow_albatros_spec -vendor User_Company -library SysGen -version 1.0 -module_name sparrow_albatros_spec_ip
[2025-03-08 00:23:55,786][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set repos [get_property ip_repo_paths [current_project]]
[2025-03-08 00:23:55,786][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property ip_repo_paths "$repos /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo" [current_project]
[2025-03-08 00:23:55,786][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_ip_catalog
[2025-03-08 00:23:55,786][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c1f0>
[2025-03-08 00:23:55,786][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: gpio_led_0_0_ext -> led
[2025-03-08 00:23:55,786][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,786][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V18
[2025-03-08 00:23:55,786][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,786][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-08 00:23:55,786][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,786][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,786][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name gpio_led_0_0_ext
[2025-03-08 00:23:55,786][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c220>
[2025-03-08 00:23:55,786][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: gpio_led_1_1_ext -> led
[2025-03-08 00:23:55,786][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,786][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W18
[2025-03-08 00:23:55,786][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,786][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-08 00:23:55,786][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,786][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,786][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name gpio_led_1_1_ext
[2025-03-08 00:23:55,786][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c250>
[2025-03-08 00:23:55,786][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: sparrow_albatros_spec_one_gbe_sfp_tx_p -> mgt_tx_p
[2025-03-08 00:23:55,787][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA2
[2025-03-08 00:23:55,787][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name sparrow_albatros_spec_one_gbe_sfp_tx_p
[2025-03-08 00:23:55,787][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c280>
[2025-03-08 00:23:55,787][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: sparrow_albatros_spec_one_gbe_sfp_tx_n -> mgt_tx_n
[2025-03-08 00:23:55,787][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA1
[2025-03-08 00:23:55,787][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name sparrow_albatros_spec_one_gbe_sfp_tx_n
[2025-03-08 00:23:55,787][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c2b0>
[2025-03-08 00:23:55,787][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: sparrow_albatros_spec_one_gbe_sfp_rx_p -> mgt_rx_p
[2025-03-08 00:23:55,787][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AB4
[2025-03-08 00:23:55,787][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name sparrow_albatros_spec_one_gbe_sfp_rx_p
[2025-03-08 00:23:55,787][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c2e0>
[2025-03-08 00:23:55,787][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: sparrow_albatros_spec_one_gbe_sfp_rx_n -> mgt_rx_n
[2025-03-08 00:23:55,787][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AB3
[2025-03-08 00:23:55,787][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,787][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name sparrow_albatros_spec_one_gbe_sfp_rx_n
[2025-03-08 00:23:55,787][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c310>
[2025-03-08 00:23:55,788][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: sparrow_albatros_spec_one_gbe_mgt_clk_p -> eth_clk_125_p
[2025-03-08 00:23:55,788][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,788][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U6
[2025-03-08 00:23:55,788][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,788][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,788][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,788][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name sparrow_albatros_spec_one_gbe_mgt_clk_p
[2025-03-08 00:23:55,788][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c340>
[2025-03-08 00:23:55,788][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: sparrow_albatros_spec_one_gbe_mgt_clk_n -> eth_clk_125_n
[2025-03-08 00:23:55,788][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,788][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U5
[2025-03-08 00:23:55,788][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,788][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,788][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,788][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name sparrow_albatros_spec_one_gbe_mgt_clk_n
[2025-03-08 00:23:55,788][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c370>
[2025-03-08 00:23:55,788][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_sync_p -> ads5404_sync_p
[2025-03-08 00:23:55,788][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,788][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J14
[2025-03-08 00:23:55,788][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,788][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,788][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,788][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,788][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_sync_p
[2025-03-08 00:23:55,788][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c3a0>
[2025-03-08 00:23:55,788][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_sync_n -> ads5404_sync_n
[2025-03-08 00:23:55,788][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,788][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H14
[2025-03-08 00:23:55,788][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,788][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,788][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,789][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,789][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_sync_n
[2025-03-08 00:23:55,789][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c3d0>
[2025-03-08 00:23:55,789][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_sreset -> ads5404_sreset
[2025-03-08 00:23:55,789][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,789][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C2
[2025-03-08 00:23:55,789][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,789][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2025-03-08 00:23:55,789][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,789][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,789][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_sreset
[2025-03-08 00:23:55,789][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c400>
[2025-03-08 00:23:55,789][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_enable -> ads5404_enable
[2025-03-08 00:23:55,789][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,789][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B1
[2025-03-08 00:23:55,789][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,789][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2025-03-08 00:23:55,789][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,789][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,789][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_enable
[2025-03-08 00:23:55,789][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c430>
[2025-03-08 00:23:55,789][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_daclk_p -> ads5404_daclk_p
[2025-03-08 00:23:55,789][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,789][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D15
[2025-03-08 00:23:55,789][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,789][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,789][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,789][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,789][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_daclk_p
[2025-03-08 00:23:55,789][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c460>
[2025-03-08 00:23:55,789][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_daclk_n -> ads5404_daclk_n
[2025-03-08 00:23:55,789][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D14
[2025-03-08 00:23:55,790][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,790][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_daclk_n
[2025-03-08 00:23:55,790][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c490>
[2025-03-08 00:23:55,790][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_dbclk_p -> ads5404_dbclk_p
[2025-03-08 00:23:55,790][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C8
[2025-03-08 00:23:55,790][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,790][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_dbclk_p
[2025-03-08 00:23:55,790][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c4c0>
[2025-03-08 00:23:55,790][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_dbclk_n -> ads5404_dbclk_n
[2025-03-08 00:23:55,790][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C7
[2025-03-08 00:23:55,790][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,790][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_dbclk_n
[2025-03-08 00:23:55,790][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c4f0>
[2025-03-08 00:23:55,790][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_syncout_p -> ads5404_syncout_p
[2025-03-08 00:23:55,790][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G14
[2025-03-08 00:23:55,790][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,790][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,790][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_syncout_p
[2025-03-08 00:23:55,791][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c520>
[2025-03-08 00:23:55,791][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_syncout_n -> ads5404_syncout_n
[2025-03-08 00:23:55,791][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,791][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F14
[2025-03-08 00:23:55,791][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,791][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,791][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,791][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,791][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_syncout_n
[2025-03-08 00:23:55,791][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c550>
[2025-03-08 00:23:55,791][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_ovra_p -> ads5404_ovra_p
[2025-03-08 00:23:55,791][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,791][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at K13
[2025-03-08 00:23:55,791][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,791][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,791][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,791][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,791][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_ovra_p
[2025-03-08 00:23:55,791][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c580>
[2025-03-08 00:23:55,791][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_ovra_n -> ads5404_ovra_n
[2025-03-08 00:23:55,791][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,791][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J13
[2025-03-08 00:23:55,791][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,791][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,791][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,791][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,791][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_ovra_n
[2025-03-08 00:23:55,791][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c5b0>
[2025-03-08 00:23:55,791][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_ovrb_p -> ads5404_ovrb_p
[2025-03-08 00:23:55,791][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,791][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J10
[2025-03-08 00:23:55,791][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,791][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,792][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,792][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,792][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_ovrb_p
[2025-03-08 00:23:55,792][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c5e0>
[2025-03-08 00:23:55,792][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_ovrb_n -> ads5404_ovrb_n
[2025-03-08 00:23:55,792][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,792][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J9
[2025-03-08 00:23:55,792][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,792][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,792][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,792][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,792][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_ovrb_n
[2025-03-08 00:23:55,792][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c610>
[2025-03-08 00:23:55,792][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_da_p -> ads5404_da_p
[2025-03-08 00:23:55,792][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,792][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F12
[2025-03-08 00:23:55,792][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2025-03-08 00:23:55,792][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C11
[2025-03-08 00:23:55,792][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2025-03-08 00:23:55,792][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E11
[2025-03-08 00:23:55,792][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2025-03-08 00:23:55,792][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H13
[2025-03-08 00:23:55,792][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 4
[2025-03-08 00:23:55,792][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E10
[2025-03-08 00:23:55,792][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 5
[2025-03-08 00:23:55,792][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C14
[2025-03-08 00:23:55,792][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 6
[2025-03-08 00:23:55,792][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C12
[2025-03-08 00:23:55,792][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 7
[2025-03-08 00:23:55,792][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B16
[2025-03-08 00:23:55,792][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 8
[2025-03-08 00:23:55,792][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E16
[2025-03-08 00:23:55,792][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 9
[2025-03-08 00:23:55,792][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A13
[2025-03-08 00:23:55,793][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 10
[2025-03-08 00:23:55,793][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G16
[2025-03-08 00:23:55,793][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 11
[2025-03-08 00:23:55,793][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B17
[2025-03-08 00:23:55,793][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,793][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,793][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2025-03-08 00:23:55,793][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,793][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2025-03-08 00:23:55,793][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,793][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2025-03-08 00:23:55,793][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,793][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 4
[2025-03-08 00:23:55,793][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,793][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 5
[2025-03-08 00:23:55,793][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,793][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 6
[2025-03-08 00:23:55,793][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,793][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 7
[2025-03-08 00:23:55,793][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,793][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 8
[2025-03-08 00:23:55,793][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,793][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 9
[2025-03-08 00:23:55,793][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,793][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 10
[2025-03-08 00:23:55,793][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,793][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 11
[2025-03-08 00:23:55,793][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,793][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,793][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 1
[2025-03-08 00:23:55,793][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 2
[2025-03-08 00:23:55,793][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 3
[2025-03-08 00:23:55,793][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 4
[2025-03-08 00:23:55,793][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 5
[2025-03-08 00:23:55,793][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 6
[2025-03-08 00:23:55,793][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 7
[2025-03-08 00:23:55,793][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 8
[2025-03-08 00:23:55,793][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 9
[2025-03-08 00:23:55,793][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 10
[2025-03-08 00:23:55,794][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 11
[2025-03-08 00:23:55,794][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,794][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-08 00:23:55,794][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 1
[2025-03-08 00:23:55,794][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-08 00:23:55,794][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 2
[2025-03-08 00:23:55,794][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-08 00:23:55,794][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 3
[2025-03-08 00:23:55,794][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-08 00:23:55,794][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 4
[2025-03-08 00:23:55,794][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-08 00:23:55,794][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 5
[2025-03-08 00:23:55,794][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-08 00:23:55,794][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 6
[2025-03-08 00:23:55,794][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-08 00:23:55,794][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 7
[2025-03-08 00:23:55,794][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-08 00:23:55,794][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 8
[2025-03-08 00:23:55,794][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-08 00:23:55,794][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 9
[2025-03-08 00:23:55,794][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-08 00:23:55,794][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 10
[2025-03-08 00:23:55,794][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-08 00:23:55,794][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 11
[2025-03-08 00:23:55,794][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_p
[2025-03-08 00:23:55,794][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c640>
[2025-03-08 00:23:55,794][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_da_n -> ads5404_da_n
[2025-03-08 00:23:55,794][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,794][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E12
[2025-03-08 00:23:55,794][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2025-03-08 00:23:55,794][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B11
[2025-03-08 00:23:55,794][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2025-03-08 00:23:55,794][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D11
[2025-03-08 00:23:55,794][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2025-03-08 00:23:55,794][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H12
[2025-03-08 00:23:55,794][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 4
[2025-03-08 00:23:55,795][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D10
[2025-03-08 00:23:55,795][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 5
[2025-03-08 00:23:55,795][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B14
[2025-03-08 00:23:55,795][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 6
[2025-03-08 00:23:55,795][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B12
[2025-03-08 00:23:55,795][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 7
[2025-03-08 00:23:55,795][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B15
[2025-03-08 00:23:55,795][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 8
[2025-03-08 00:23:55,795][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D16
[2025-03-08 00:23:55,795][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 9
[2025-03-08 00:23:55,795][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A12
[2025-03-08 00:23:55,795][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 10
[2025-03-08 00:23:55,795][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G15
[2025-03-08 00:23:55,795][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 11
[2025-03-08 00:23:55,795][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A17
[2025-03-08 00:23:55,795][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,795][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,795][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2025-03-08 00:23:55,795][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,795][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2025-03-08 00:23:55,795][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,795][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2025-03-08 00:23:55,795][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,795][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 4
[2025-03-08 00:23:55,795][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,795][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 5
[2025-03-08 00:23:55,795][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,795][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 6
[2025-03-08 00:23:55,795][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,795][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 7
[2025-03-08 00:23:55,795][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,795][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 8
[2025-03-08 00:23:55,795][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,795][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 9
[2025-03-08 00:23:55,795][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,795][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 10
[2025-03-08 00:23:55,795][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,795][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 11
[2025-03-08 00:23:55,795][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,796][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,796][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 1
[2025-03-08 00:23:55,796][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 2
[2025-03-08 00:23:55,796][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 3
[2025-03-08 00:23:55,796][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 4
[2025-03-08 00:23:55,796][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 5
[2025-03-08 00:23:55,796][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 6
[2025-03-08 00:23:55,796][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 7
[2025-03-08 00:23:55,796][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 8
[2025-03-08 00:23:55,796][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 9
[2025-03-08 00:23:55,796][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 10
[2025-03-08 00:23:55,796][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 11
[2025-03-08 00:23:55,796][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,796][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-08 00:23:55,796][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 1
[2025-03-08 00:23:55,796][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-08 00:23:55,796][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 2
[2025-03-08 00:23:55,796][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-08 00:23:55,796][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 3
[2025-03-08 00:23:55,796][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-08 00:23:55,796][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 4
[2025-03-08 00:23:55,796][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-08 00:23:55,796][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 5
[2025-03-08 00:23:55,796][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-08 00:23:55,796][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 6
[2025-03-08 00:23:55,796][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-08 00:23:55,796][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 7
[2025-03-08 00:23:55,796][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-08 00:23:55,796][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 8
[2025-03-08 00:23:55,796][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-08 00:23:55,796][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 9
[2025-03-08 00:23:55,796][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-08 00:23:55,796][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 10
[2025-03-08 00:23:55,796][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-08 00:23:55,796][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 11
[2025-03-08 00:23:55,796][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_da_n
[2025-03-08 00:23:55,797][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c670>
[2025-03-08 00:23:55,797][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_db_p -> ads5404_db_p
[2025-03-08 00:23:55,797][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,797][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B2
[2025-03-08 00:23:55,797][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2025-03-08 00:23:55,797][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A4
[2025-03-08 00:23:55,797][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2025-03-08 00:23:55,797][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E6
[2025-03-08 00:23:55,797][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2025-03-08 00:23:55,797][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F5
[2025-03-08 00:23:55,797][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 4
[2025-03-08 00:23:55,797][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B5
[2025-03-08 00:23:55,797][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 5
[2025-03-08 00:23:55,797][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G6
[2025-03-08 00:23:55,797][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 6
[2025-03-08 00:23:55,797][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A9
[2025-03-08 00:23:55,797][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 7
[2025-03-08 00:23:55,797][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B10
[2025-03-08 00:23:55,797][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 8
[2025-03-08 00:23:55,797][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D9
[2025-03-08 00:23:55,797][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 9
[2025-03-08 00:23:55,797][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H7
[2025-03-08 00:23:55,797][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 10
[2025-03-08 00:23:55,797][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B7
[2025-03-08 00:23:55,797][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 11
[2025-03-08 00:23:55,797][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J11
[2025-03-08 00:23:55,797][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,797][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,797][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2025-03-08 00:23:55,797][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,797][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2025-03-08 00:23:55,797][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,797][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2025-03-08 00:23:55,797][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,797][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 4
[2025-03-08 00:23:55,797][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,797][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 5
[2025-03-08 00:23:55,798][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,798][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 6
[2025-03-08 00:23:55,798][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,798][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 7
[2025-03-08 00:23:55,798][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,798][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 8
[2025-03-08 00:23:55,798][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,798][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 9
[2025-03-08 00:23:55,798][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,798][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 10
[2025-03-08 00:23:55,798][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,798][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 11
[2025-03-08 00:23:55,798][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,798][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,798][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 1
[2025-03-08 00:23:55,798][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 2
[2025-03-08 00:23:55,798][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 3
[2025-03-08 00:23:55,798][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 4
[2025-03-08 00:23:55,798][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 5
[2025-03-08 00:23:55,798][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 6
[2025-03-08 00:23:55,798][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 7
[2025-03-08 00:23:55,798][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 8
[2025-03-08 00:23:55,798][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 9
[2025-03-08 00:23:55,798][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 10
[2025-03-08 00:23:55,798][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 11
[2025-03-08 00:23:55,798][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,798][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-08 00:23:55,798][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 1
[2025-03-08 00:23:55,798][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-08 00:23:55,798][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 2
[2025-03-08 00:23:55,798][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-08 00:23:55,798][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 3
[2025-03-08 00:23:55,798][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-08 00:23:55,798][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 4
[2025-03-08 00:23:55,798][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-08 00:23:55,798][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 5
[2025-03-08 00:23:55,798][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-08 00:23:55,798][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 6
[2025-03-08 00:23:55,798][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-08 00:23:55,799][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 7
[2025-03-08 00:23:55,799][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-08 00:23:55,799][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 8
[2025-03-08 00:23:55,799][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-08 00:23:55,799][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 9
[2025-03-08 00:23:55,799][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-08 00:23:55,799][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 10
[2025-03-08 00:23:55,799][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-08 00:23:55,799][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 11
[2025-03-08 00:23:55,799][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_p
[2025-03-08 00:23:55,799][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c6a0>
[2025-03-08 00:23:55,799][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_db_n -> ads5404_db_n
[2025-03-08 00:23:55,799][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,799][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A2
[2025-03-08 00:23:55,799][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2025-03-08 00:23:55,799][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A3
[2025-03-08 00:23:55,799][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2025-03-08 00:23:55,799][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D5
[2025-03-08 00:23:55,799][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2025-03-08 00:23:55,799][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E5
[2025-03-08 00:23:55,799][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 4
[2025-03-08 00:23:55,799][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B4
[2025-03-08 00:23:55,799][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 5
[2025-03-08 00:23:55,799][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G5
[2025-03-08 00:23:55,799][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 6
[2025-03-08 00:23:55,799][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A8
[2025-03-08 00:23:55,799][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 7
[2025-03-08 00:23:55,799][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A10
[2025-03-08 00:23:55,799][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 8
[2025-03-08 00:23:55,799][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D8
[2025-03-08 00:23:55,799][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 9
[2025-03-08 00:23:55,799][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H6
[2025-03-08 00:23:55,799][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 10
[2025-03-08 00:23:55,799][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A7
[2025-03-08 00:23:55,799][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 11
[2025-03-08 00:23:55,800][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H11
[2025-03-08 00:23:55,800][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,800][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,800][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2025-03-08 00:23:55,800][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,800][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2025-03-08 00:23:55,800][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,800][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2025-03-08 00:23:55,800][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,800][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 4
[2025-03-08 00:23:55,800][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,800][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 5
[2025-03-08 00:23:55,800][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,800][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 6
[2025-03-08 00:23:55,800][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,800][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 7
[2025-03-08 00:23:55,800][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,800][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 8
[2025-03-08 00:23:55,800][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,800][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 9
[2025-03-08 00:23:55,800][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,800][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 10
[2025-03-08 00:23:55,800][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,800][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 11
[2025-03-08 00:23:55,800][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2025-03-08 00:23:55,800][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,800][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 1
[2025-03-08 00:23:55,800][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 2
[2025-03-08 00:23:55,800][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 3
[2025-03-08 00:23:55,800][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 4
[2025-03-08 00:23:55,800][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 5
[2025-03-08 00:23:55,800][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 6
[2025-03-08 00:23:55,800][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 7
[2025-03-08 00:23:55,800][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 8
[2025-03-08 00:23:55,800][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 9
[2025-03-08 00:23:55,801][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 10
[2025-03-08 00:23:55,801][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 11
[2025-03-08 00:23:55,801][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,801][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-08 00:23:55,801][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 1
[2025-03-08 00:23:55,801][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-08 00:23:55,801][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 2
[2025-03-08 00:23:55,801][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-08 00:23:55,801][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 3
[2025-03-08 00:23:55,801][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-08 00:23:55,801][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 4
[2025-03-08 00:23:55,801][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-08 00:23:55,801][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 5
[2025-03-08 00:23:55,801][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-08 00:23:55,801][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 6
[2025-03-08 00:23:55,801][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-08 00:23:55,801][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 7
[2025-03-08 00:23:55,801][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-08 00:23:55,801][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 8
[2025-03-08 00:23:55,801][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-08 00:23:55,801][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 9
[2025-03-08 00:23:55,801][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-08 00:23:55,801][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 10
[2025-03-08 00:23:55,801][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-08 00:23:55,801][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 11
[2025-03-08 00:23:55,801][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_db_n
[2025-03-08 00:23:55,801][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c6d0>
[2025-03-08 00:23:55,801][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: sreset_led -> led
[2025-03-08 00:23:55,801][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,801][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AC24
[2025-03-08 00:23:55,801][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,801][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-08 00:23:55,801][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,801][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,802][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name sreset_led
[2025-03-08 00:23:55,802][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c700>
[2025-03-08 00:23:55,802][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: enable_led -> led
[2025-03-08 00:23:55,802][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,802][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AB25
[2025-03-08 00:23:55,802][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,802][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-08 00:23:55,802][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,802][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,802][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name enable_led
[2025-03-08 00:23:55,802][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c730>
[2025-03-08 00:23:55,802][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_cs -> ads5404_sdenb
[2025-03-08 00:23:55,802][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,802][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C4
[2025-03-08 00:23:55,802][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,802][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2025-03-08 00:23:55,802][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,802][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,802][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_cs
[2025-03-08 00:23:55,802][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c760>
[2025-03-08 00:23:55,802][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_sclk -> ads5404_sclk
[2025-03-08 00:23:55,802][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,802][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G7
[2025-03-08 00:23:55,802][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,802][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2025-03-08 00:23:55,802][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,802][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,802][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_sclk
[2025-03-08 00:23:55,802][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c790>
[2025-03-08 00:23:55,802][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_mosi -> ads5404_sdio
[2025-03-08 00:23:55,803][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,803][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F7
[2025-03-08 00:23:55,803][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,803][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2025-03-08 00:23:55,803][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,803][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,803][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_mosi
[2025-03-08 00:23:55,803][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c7c0>
[2025-03-08 00:23:55,803][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ads5404_miso -> ads5404_sdo
[2025-03-08 00:23:55,803][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,803][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F8
[2025-03-08 00:23:55,803][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,803][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2025-03-08 00:23:55,803][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,803][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,803][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name ads5404_miso
[2025-03-08 00:23:55,803][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c7f0>
[2025-03-08 00:23:55,803][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: wr_osc_en -> wr_osc_en
[2025-03-08 00:23:55,803][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,803][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AF15
[2025-03-08 00:23:55,803][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,803][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-08 00:23:55,803][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,803][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,803][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name wr_osc_en
[2025-03-08 00:23:55,803][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c820>
[2025-03-08 00:23:55,803][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: adc_pll_ctrl_cs -> pll_sen
[2025-03-08 00:23:55,803][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,803][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA15
[2025-03-08 00:23:55,803][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,804][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-08 00:23:55,804][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,804][toolflow.py:2365][get_tcl_const][DEBUG][MainThread]: DRIVE_STRENGTH constraint found: 4
[2025-03-08 00:23:55,804][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,804][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name adc_pll_ctrl_cs
[2025-03-08 00:23:55,804][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c850>
[2025-03-08 00:23:55,804][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: adc_pll_ctrl_sclk -> pll_sclk
[2025-03-08 00:23:55,804][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,804][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AB14
[2025-03-08 00:23:55,804][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,804][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-08 00:23:55,804][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,804][toolflow.py:2365][get_tcl_const][DEBUG][MainThread]: DRIVE_STRENGTH constraint found: 4
[2025-03-08 00:23:55,804][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,804][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name adc_pll_ctrl_sclk
[2025-03-08 00:23:55,804][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c880>
[2025-03-08 00:23:55,804][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: adc_pll_ctrl_mosi -> pll_sdi
[2025-03-08 00:23:55,804][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,804][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y17
[2025-03-08 00:23:55,804][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,804][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-08 00:23:55,804][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,804][toolflow.py:2365][get_tcl_const][DEBUG][MainThread]: DRIVE_STRENGTH constraint found: 4
[2025-03-08 00:23:55,804][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,804][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name adc_pll_ctrl_mosi
[2025-03-08 00:23:55,804][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c8b0>
[2025-03-08 00:23:55,804][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: adc_pll_ctrl_miso -> pll_sdo
[2025-03-08 00:23:55,804][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,804][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AB17
[2025-03-08 00:23:55,805][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,805][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-08 00:23:55,805][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,805][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,805][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name adc_pll_ctrl_miso
[2025-03-08 00:23:55,805][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f127d99c8e0>
[2025-03-08 00:23:55,805][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: adc_pll_ctrl_adc_en -> adc_en
[2025-03-08 00:23:55,805][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2025-03-08 00:23:55,805][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AE17
[2025-03-08 00:23:55,805][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2025-03-08 00:23:55,805][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2025-03-08 00:23:55,805][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2025-03-08 00:23:55,805][toolflow.py:2365][get_tcl_const][DEBUG][MainThread]: DRIVE_STRENGTH constraint found: 4
[2025-03-08 00:23:55,805][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2025-03-08 00:23:55,805][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name adc_pll_ctrl_adc_en
[2025-03-08 00:23:55,805][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f127d99ae50>
[2025-03-08 00:23:55,805][toolflow.py:2383][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2025-03-08 00:23:55,805][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f127d99ae80>
[2025-03-08 00:23:55,805][toolflow.py:2383][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2025-03-08 00:23:55,805][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f127d99aeb0>
[2025-03-08 00:23:55,805][toolflow.py:2383][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2025-03-08 00:23:55,805][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f127d99af10>
[2025-03-08 00:23:55,805][toolflow.py:2391][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2025-03-08 00:23:55,805][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f127d99af40>
[2025-03-08 00:23:55,805][toolflow.py:2391][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2025-03-08 00:23:55,806][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f127d99af70>
[2025-03-08 00:23:55,806][toolflow.py:2391][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2025-03-08 00:23:55,806][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f127d99afa0>
[2025-03-08 00:23:55,806][toolflow.py:2391][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2025-03-08 00:23:55,806][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f127d99afd0>
[2025-03-08 00:23:55,806][toolflow.py:2391][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2025-03-08 00:23:55,806][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f127d99c0d0>
[2025-03-08 00:23:55,806][toolflow.py:2403][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2025-03-08 00:23:55,806][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f127d99c100>
[2025-03-08 00:23:55,806][toolflow.py:2403][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2025-03-08 00:23:55,806][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f127d99c160>
[2025-03-08 00:23:55,806][toolflow.py:2407][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2025-03-08 00:23:55,806][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f127d99c190>
[2025-03-08 00:23:55,806][toolflow.py:2407][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2025-03-08 00:23:55,806][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f127d99c040>
[2025-03-08 00:23:55,806][toolflow.py:2411][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2025-03-08 00:23:55,806][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f127d99c070>
[2025-03-08 00:23:55,806][toolflow.py:2411][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2025-03-08 00:23:55,806][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99c910>
[2025-03-08 00:23:55,807][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,807][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99c940>
[2025-03-08 00:23:55,807][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,807][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99c970>
[2025-03-08 00:23:55,807][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,807][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99c9a0>
[2025-03-08 00:23:55,807][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,807][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99c9d0>
[2025-03-08 00:23:55,807][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,807][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99ca00>
[2025-03-08 00:23:55,807][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,807][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99ca30>
[2025-03-08 00:23:55,807][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,807][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99ca60>
[2025-03-08 00:23:55,807][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,807][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99ca90>
[2025-03-08 00:23:55,807][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,807][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99cac0>
[2025-03-08 00:23:55,807][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,807][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99caf0>
[2025-03-08 00:23:55,808][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,808][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99cb20>
[2025-03-08 00:23:55,808][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,808][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99cb50>
[2025-03-08 00:23:55,808][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,808][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99cb80>
[2025-03-08 00:23:55,808][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,808][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99cbb0>
[2025-03-08 00:23:55,808][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,808][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99cbe0>
[2025-03-08 00:23:55,808][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,808][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99cc10>
[2025-03-08 00:23:55,808][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,808][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99cc40>
[2025-03-08 00:23:55,808][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,808][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99cc70>
[2025-03-08 00:23:55,808][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,808][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99cca0>
[2025-03-08 00:23:55,808][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,809][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99ccd0>
[2025-03-08 00:23:55,809][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,809][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99cd00>
[2025-03-08 00:23:55,809][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,809][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99cd30>
[2025-03-08 00:23:55,809][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,809][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f127d99cd60>
[2025-03-08 00:23:55,809][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2025-03-08 00:23:55,809][toolflow.py:2578][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN V18 [get_ports gpio_led_0_0_ext[0]]
set_property IOSTANDARD LVCMOS33 [get_ports gpio_led_0_0_ext[0]]
set_property PACKAGE_PIN W18 [get_ports gpio_led_1_1_ext[0]]
set_property IOSTANDARD LVCMOS33 [get_ports gpio_led_1_1_ext[0]]
set_property PACKAGE_PIN AA2 [get_ports sparrow_albatros_spec_one_gbe_sfp_tx_p]
set_property PACKAGE_PIN AA1 [get_ports sparrow_albatros_spec_one_gbe_sfp_tx_n]
set_property PACKAGE_PIN AB4 [get_ports sparrow_albatros_spec_one_gbe_sfp_rx_p]
set_property PACKAGE_PIN AB3 [get_ports sparrow_albatros_spec_one_gbe_sfp_rx_n]
set_property PACKAGE_PIN U6 [get_ports sparrow_albatros_spec_one_gbe_mgt_clk_p]
set_property PACKAGE_PIN U5 [get_ports sparrow_albatros_spec_one_gbe_mgt_clk_n]
set_property PACKAGE_PIN J14 [get_ports ads5404_sync_p]
set_property IOSTANDARD LVDS [get_ports ads5404_sync_p]
set_property PACKAGE_PIN H14 [get_ports ads5404_sync_n]
set_property IOSTANDARD LVDS [get_ports ads5404_sync_n]
set_property PACKAGE_PIN C2 [get_ports ads5404_sreset]
set_property IOSTANDARD LVCMOS18 [get_ports ads5404_sreset]
set_property PACKAGE_PIN B1 [get_ports ads5404_enable]
set_property IOSTANDARD LVCMOS18 [get_ports ads5404_enable]
set_property PACKAGE_PIN D15 [get_ports ads5404_daclk_p]
set_property IOSTANDARD LVDS [get_ports ads5404_daclk_p]
set_property PACKAGE_PIN D14 [get_ports ads5404_daclk_n]
set_property IOSTANDARD LVDS [get_ports ads5404_daclk_n]
set_property PACKAGE_PIN C8 [get_ports ads5404_dbclk_p]
set_property IOSTANDARD LVDS [get_ports ads5404_dbclk_p]
set_property PACKAGE_PIN C7 [get_ports ads5404_dbclk_n]
set_property IOSTANDARD LVDS [get_ports ads5404_dbclk_n]
set_property PACKAGE_PIN G14 [get_ports ads5404_syncout_p]
set_property IOSTANDARD LVDS [get_ports ads5404_syncout_p]
set_property PACKAGE_PIN F14 [get_ports ads5404_syncout_n]
set_property IOSTANDARD LVDS [get_ports ads5404_syncout_n]
set_property PACKAGE_PIN K13 [get_ports ads5404_ovra_p]
set_property IOSTANDARD LVDS [get_ports ads5404_ovra_p]
set_property PACKAGE_PIN J13 [get_ports ads5404_ovra_n]
set_property IOSTANDARD LVDS [get_ports ads5404_ovra_n]
set_property PACKAGE_PIN J10 [get_ports ads5404_ovrb_p]
set_property IOSTANDARD LVDS [get_ports ads5404_ovrb_p]
set_property PACKAGE_PIN J9 [get_ports ads5404_ovrb_n]
set_property IOSTANDARD LVDS [get_ports ads5404_ovrb_n]
set_property PACKAGE_PIN F12 [get_ports ads5404_da_p[0]]
set_property PACKAGE_PIN C11 [get_ports ads5404_da_p[1]]
set_property PACKAGE_PIN E11 [get_ports ads5404_da_p[2]]
set_property PACKAGE_PIN H13 [get_ports ads5404_da_p[3]]
set_property PACKAGE_PIN E10 [get_ports ads5404_da_p[4]]
set_property PACKAGE_PIN C14 [get_ports ads5404_da_p[5]]
set_property PACKAGE_PIN C12 [get_ports ads5404_da_p[6]]
set_property PACKAGE_PIN B16 [get_ports ads5404_da_p[7]]
set_property PACKAGE_PIN E16 [get_ports ads5404_da_p[8]]
set_property PACKAGE_PIN A13 [get_ports ads5404_da_p[9]]
set_property PACKAGE_PIN G16 [get_ports ads5404_da_p[10]]
set_property PACKAGE_PIN B17 [get_ports ads5404_da_p[11]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[0]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[1]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[2]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[3]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[4]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[5]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[6]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[7]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[8]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[9]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[10]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_p[11]]
set_property PACKAGE_PIN E12 [get_ports ads5404_da_n[0]]
set_property PACKAGE_PIN B11 [get_ports ads5404_da_n[1]]
set_property PACKAGE_PIN D11 [get_ports ads5404_da_n[2]]
set_property PACKAGE_PIN H12 [get_ports ads5404_da_n[3]]
set_property PACKAGE_PIN D10 [get_ports ads5404_da_n[4]]
set_property PACKAGE_PIN B14 [get_ports ads5404_da_n[5]]
set_property PACKAGE_PIN B12 [get_ports ads5404_da_n[6]]
set_property PACKAGE_PIN B15 [get_ports ads5404_da_n[7]]
set_property PACKAGE_PIN D16 [get_ports ads5404_da_n[8]]
set_property PACKAGE_PIN A12 [get_ports ads5404_da_n[9]]
set_property PACKAGE_PIN G15 [get_ports ads5404_da_n[10]]
set_property PACKAGE_PIN A17 [get_ports ads5404_da_n[11]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[0]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[1]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[2]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[3]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[4]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[5]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[6]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[7]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[8]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[9]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[10]]
set_property IOSTANDARD LVDS [get_ports ads5404_da_n[11]]
set_property PACKAGE_PIN B2 [get_ports ads5404_db_p[0]]
set_property PACKAGE_PIN A4 [get_ports ads5404_db_p[1]]
set_property PACKAGE_PIN E6 [get_ports ads5404_db_p[2]]
set_property PACKAGE_PIN F5 [get_ports ads5404_db_p[3]]
set_property PACKAGE_PIN B5 [get_ports ads5404_db_p[4]]
set_property PACKAGE_PIN G6 [get_ports ads5404_db_p[5]]
set_property PACKAGE_PIN A9 [get_ports ads5404_db_p[6]]
set_property PACKAGE_PIN B10 [get_ports ads5404_db_p[7]]
set_property PACKAGE_PIN D9 [get_ports ads5404_db_p[8]]
set_property PACKAGE_PIN H7 [get_ports ads5404_db_p[9]]
set_property PACKAGE_PIN B7 [get_ports ads5404_db_p[10]]
set_property PACKAGE_PIN J11 [get_ports ads5404_db_p[11]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[0]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[1]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[2]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[3]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[4]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[5]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[6]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[7]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[8]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[9]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[10]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_p[11]]
set_property PACKAGE_PIN A2 [get_ports ads5404_db_n[0]]
set_property PACKAGE_PIN A3 [get_ports ads5404_db_n[1]]
set_property PACKAGE_PIN D5 [get_ports ads5404_db_n[2]]
set_property PACKAGE_PIN E5 [get_ports ads5404_db_n[3]]
set_property PACKAGE_PIN B4 [get_ports ads5404_db_n[4]]
set_property PACKAGE_PIN G5 [get_ports ads5404_db_n[5]]
set_property PACKAGE_PIN A8 [get_ports ads5404_db_n[6]]
set_property PACKAGE_PIN A10 [get_ports ads5404_db_n[7]]
set_property PACKAGE_PIN D8 [get_ports ads5404_db_n[8]]
set_property PACKAGE_PIN H6 [get_ports ads5404_db_n[9]]
set_property PACKAGE_PIN A7 [get_ports ads5404_db_n[10]]
set_property PACKAGE_PIN H11 [get_ports ads5404_db_n[11]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[0]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[1]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[2]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[3]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[4]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[5]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[6]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[7]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[8]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[9]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[10]]
set_property IOSTANDARD LVDS [get_ports ads5404_db_n[11]]
set_property PACKAGE_PIN AC24 [get_ports sreset_led]
set_property IOSTANDARD LVCMOS33 [get_ports sreset_led]
set_property PACKAGE_PIN AB25 [get_ports enable_led]
set_property IOSTANDARD LVCMOS33 [get_ports enable_led]
set_property PACKAGE_PIN C4 [get_ports ads5404_cs]
set_property IOSTANDARD LVCMOS18 [get_ports ads5404_cs]
set_property PACKAGE_PIN G7 [get_ports ads5404_sclk]
set_property IOSTANDARD LVCMOS18 [get_ports ads5404_sclk]
set_property PACKAGE_PIN F7 [get_ports ads5404_mosi]
set_property IOSTANDARD LVCMOS18 [get_ports ads5404_mosi]
set_property PACKAGE_PIN F8 [get_ports ads5404_miso]
set_property IOSTANDARD LVCMOS18 [get_ports ads5404_miso]
set_property PACKAGE_PIN AF15 [get_ports wr_osc_en]
set_property IOSTANDARD LVCMOS33 [get_ports wr_osc_en]
set_property PACKAGE_PIN AA15 [get_ports adc_pll_ctrl_cs]
set_property IOSTANDARD LVCMOS33 [get_ports adc_pll_ctrl_cs]
set_property DRIVE 4 [get_ports adc_pll_ctrl_cs]
set_property PACKAGE_PIN AB14 [get_ports adc_pll_ctrl_sclk]
set_property IOSTANDARD LVCMOS33 [get_ports adc_pll_ctrl_sclk]
set_property DRIVE 4 [get_ports adc_pll_ctrl_sclk]
set_property PACKAGE_PIN Y17 [get_ports adc_pll_ctrl_mosi]
set_property IOSTANDARD LVCMOS33 [get_ports adc_pll_ctrl_mosi]
set_property DRIVE 4 [get_ports adc_pll_ctrl_mosi]
set_property PACKAGE_PIN AB17 [get_ports adc_pll_ctrl_miso]
set_property IOSTANDARD LVCMOS33 [get_ports adc_pll_ctrl_miso]
set_property PACKAGE_PIN AE17 [get_ports adc_pll_ctrl_adc_en]
set_property IOSTANDARD LVCMOS33 [get_ports adc_pll_ctrl_adc_en]
set_property DRIVE 4 [get_ports adc_pll_ctrl_adc_en]
create_clock -period 8.000 -name onegbe_clk -waveform {0.000 4.000} [get_ports {sparrow_albatros_spec_one_gbe_mgt_clk_p}]
create_clock -period 8.000 -name ads5404a_clk -waveform {0.000 4.000} [get_ports {ads5404_daclk_p}]
create_clock -period 8.000 -name ads5404b_clk -waveform {0.000 4.000} [get_ports {ads5404_dbclk_p}]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks -of_objects [get_nets user_clk]] -group [get_clocks -include_generated_clocks -of_objects [get_ports sparrow_albatros_spec_one_gbe_mgt_clk_p]]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks -of_objects [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of_objects [get_ports sparrow_albatros_spec_one_gbe_mgt_clk_p]]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks -of_objects [get_nets sys_clk]] -group [get_clocks -include_generated_clocks sparrow_albatros_spec_one_gbe*]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks -of_objects [get_nets sys_clk]] -group [get_clocks -include_generated_clocks ads5404a_clk]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks -of_objects [get_nets sys_clk]] -group [get_clocks -include_generated_clocks ads5404b_clk]
set_max_delay 1.0 -to [get_ports {gpio_led_0_0_ext[*]}]
set_max_delay 1.0 -to [get_ports {gpio_led_1_1_ext[*]}]
set_min_delay 1.0 -to [get_ports {gpio_led_0_0_ext[*]}]
set_min_delay 1.0 -to [get_ports {gpio_led_1_1_ext[*]}]
set_false_path -to [get_ports {gpio_led_0_0_ext[*]}]
set_false_path -to [get_ports {gpio_led_1_1_ext[*]}]
set_property DIFF_TERM TRUE [get_ports ads5404_daclk_p]
set_property DIFF_TERM TRUE [get_ports ads5404_syncout_p]
set_property DIFF_TERM TRUE [get_ports ads5404_ovra_p]
set_property DIFF_TERM TRUE [get_ports ads5404_ovrb_p]
set_property DIFF_TERM TRUE [get_ports ads5404_da_p[*]]
set_input_delay -clock ads5404a_clk -max 3.200 [get_ports ads5404_*a_*]
set_input_delay -clock ads5404a_clk -min 0.790 [get_ports ads5404_*a_*]
set_input_delay -clock ads5404a_clk -max 3.200 -clock_fall -add_delay [get_ports ads5404_*a_*]
set_input_delay -clock ads5404a_clk -min 0.790 -clock_fall -add_delay [get_ports ads5404_*a_*]
set_input_delay -clock ads5404a_clk -max 3.200 [get_ports ads5404_syncout_*]
set_input_delay -clock ads5404a_clk -min 0.790 [get_ports ads5404_syncout_*]
set_input_delay -clock ads5404a_clk -max 3.200 -clock_fall -add_delay [get_ports ads5404_syncout_*]
set_input_delay -clock ads5404a_clk -min 0.790 -clock_fall -add_delay [get_ports ads5404_syncout_*]
set_input_delay -clock ads5404b_clk -max 3.050 [get_ports ads5404_*b_*]
set_input_delay -clock ads5404b_clk -min 0.650 [get_ports ads5404_*b_*]
set_input_delay -clock ads5404b_clk -max 3.050 -clock_fall -add_delay [get_ports ads5404_*b_*]
set_input_delay -clock ads5404b_clk -min 0.650 -clock_fall -add_delay [get_ports ads5404_*b_*]
set_clock_uncertainty -from ads5404b_clk -to ads5404a_clk 0.2
set_clock_uncertainty -from ads5404a_clk -to ads5404b_clk 0.2
set_property SLEW SLOW [get_ports adc_pll_ctrl_cs]
set_property SLEW SLOW [get_ports adc_pll_ctrl_sclk]
set_property SLEW SLOW [get_ports adc_pll_ctrl_mosi]
set_property SLEW SLOW [get_ports adc_pll_ctrl_adc_en]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

[2025-03-08 00:23:55,814][toolflow.py:2580][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/user_const.xdc
[2025-03-08 00:23:55,814][toolflow.py:1906][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/user_const.xdc
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/user_const.xdc
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set impl_dir "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/myproj/myproj.runs/impl_1"
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set bin_file "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/myproj/myproj.runs/impl_1/top.bin"
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set bit_file "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/myproj/myproj.runs/impl_1/top.bit"
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set hex_file "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/myproj/myproj.runs/impl_1/top.hex"
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set mcs_file "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/myproj/myproj.runs/impl_1/top.mcs"
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set prm_file "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/myproj/myproj.runs/impl_1/top.prm"
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set xsa_file "/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/myproj/myproj.runs/impl_1/top.xsa"
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set jbd_name "sparrow_bd"
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: 
proc check_timing {run} {
  if { [get_property STATS.WNS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
  } else {
    puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
  }

  if { [get_property STATS.TNS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs $run]] ns"
  }

  if { [get_property STATS.WHS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
  } else {
    puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
  }

  if { [get_property STATS.THS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs $run]] ns"
  }
}

[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: 
proc check_zero_critical {count mess} {
  if {$count > 0} {
    puts "************************************************"
    send_msg_id "CASPER-2" {CRITICAL WARNING} "$mess critical warning count: $count"
    puts "************************************************"
  }
}

[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: 
proc puts_red {s} {
  puts -nonewline "\[1;31m"; #RED
  puts $s
  puts -nonewline "\[0m";# Reset
}

[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj myproj -part xc7z035ffg676-2
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_design $jbd_name
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: current_bd_design $jbd_name
[2025-03-08 00:23:55,814][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2025-03-08 00:23:55,815][toolflow.py:2544][gen_bd_tcl_cmds][INFO][MainThread]: Assembling the block design from yellow block peripherals
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: 


[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2025-03-08 00:23:55,815][toolflow.py:2091][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set synth_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set impl_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2025-03-08 00:23:55,815][toolflow.py:2530][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_pblock ads5404_pblock
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set clkregion [get_clock_regions -of_objects [get_cells sparrow_albatros_spec_sparrow_adc/ads5404_a_inst/ibuf_inst[13]]]
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: resize_pblock [get_pblocks ads5404_pblock] -add CLOCKREGION_${clkregion}:CLOCKREGION_${clkregion}
[2025-03-08 00:23:55,815][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_cells_to_pblock [get_pblocks ads5404_pblock] [get_cells -quiet [list sparrow_albatros_spec_sparrow_adc/mmcm_inst]]
[2025-03-08 00:23:55,816][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/casper/sparrow-albatros/firmware/mlib_devel/jasper_library/hdl_sources/infrastructure/sparrow_bd.tcl
[2025-03-08 00:23:55,816][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: write_cfgmem -force -format bin -interface SMAPx32 -disablebitswap -loadbit "up 0x0 $bit_file" $bin_file
[2025-03-08 00:23:55,816][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: save_bd_design
[2025-03-08 00:23:55,816][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: validate_bd_design
[2025-03-08 00:23:55,816][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/sparrow_bd/sparrow_bd.bd]
[2025-03-08 00:23:55,816][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/sparrow_bd/sparrow_bd.bd] -top
[2025-03-08 00:23:55,816][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/sparrow_bd/hdl/sparrow_bd_wrapper.vhd
[2025-03-08 00:23:55,816][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2025-03-08 00:23:55,816][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: check_timing impl_1
[2025-03-08 00:23:55,816][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: check_zero_critical $impl_critical_count implementation
[2025-03-08 00:23:55,816][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: check_zero_critical $synth_critical_count synthesis
[2025-03-08 00:32:47,553][toolflow.py:1254][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/core_info.tab
[2025-03-08 00:32:47,553][toolflow.py:1255][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/design_info.tab
[2025-03-08 00:32:47,553][toolflow.py:1256][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/git_info.tab
