// Seed: 464496981
module module_0 (
    input supply1 id_0,
    input logic id_1,
    input tri0 id_2
);
  always_comb @(negedge 1'b0) begin : LABEL_0
    begin : LABEL_0
      id_4 = 1'b0;
      id_4 <= id_4;
      $display(id_4, id_1, 1);
    end
    id_5 <= 1;
  end
endmodule
module module_1 (
    input logic id_0,
    output supply1 id_1,
    input tri1 id_2,
    input logic id_3,
    input tri1 id_4
    , id_6
);
  always @(posedge 1'b0 < 1) begin : LABEL_0
    id_6 <= id_4 == 1;
    $display(1, 1, id_2, id_2);
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.type_7 = 0;
  id_7(
      .id_0(1'b0), .id_1(1)
  );
  wire id_8;
  wire id_9 = id_9;
  id_10(
      .id_0(id_3), .id_1(id_9), .id_2(id_8)
  );
endmodule
