[{"schematic":[["analog/pfet",[0,-32,0],{"W":"16"}],["analog/nfet",[0,0,0],{"W":"4"}],["analog/nfet",[0,32,0],{"W":"4"}],["gates/nand2",[-72,-8,0]],["wire",[-24,-16,0,0,16]],["wire",[-24,16,0,0,-16]],["ground",[32,64,0]],["port",[-72,-8,0],{"signal":"A"}],["port",[-72,8,0],{"signal":"B"}],["wire",[-72,8,0,0,40]],["analog/nfet",[64,32,0],{"W":"4"}],["wire",[0,64,0,32,0]],["wire",[64,64,0,-32,0]],["analog/pfet",[64,-32,0],{"W":"16"}],["analog/pfet",[64,-64,0],{"W":"16"}],["vdd",[32,-64,0]],["wire",[0,-32,0,0,-32]],["wire",[0,-64,0,32,0]],["wire",[64,-64,0,-32,0]],["wire",[0,0,0,64,0]],["port",[64,0,4],{"signal":"Z"}],["wire",[0,32,0,64,0]],["wire",[-72,48,0,48,0]],["wire",[-24,48,0,40,0]],["wire",[40,-16,0,-24,0]],["wire",[16,48,0,0,-64]],["wire",[-72,-8,0,0,-40]],["wire",[40,48,0,-8,0]],["wire",[32,48,0,0,-96]],["wire",[-72,-48,0,104,0]],["wire",[40,-48,0,-8,0]]],"icon":[["line",[8,20,0,8,0]],["line",[8,-4,0,8,0]],["arc",[16,-4,0,20,12,18,9]],["arc",[16,20,6,20,12,18,9]],["arc",[8,-4,0,0,24,3,12]],["property",[32,14,0],{"format":"{name}","align":"top-left"}],["arc",[5,-4,0,0,24,3,12]],["terminal",[0,0,0],{"name":"A","line":"no"}],["terminal",[0,16,0],{"name":"B","line":"no"}],["terminal",[48,8,4],{"name":"Z"}],["line",[0,0,0,7,0]],["line",[0,16,0,7,0]],["circle",[38,8,0,2]]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A B\n.group outputs Z\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n00 H\n01 L\n10 L\n11 H\n\n.plot A B\n.plot Z\n"]]},{"name":{"label":"Name","type":"string","value":"","edit":"yes","choices":[""]}}]
