{"ast":null,"code":"var _jsxFileName = \"C:\\\\Users\\\\Jawwad Zaidi\\\\Downloads\\\\socquest-react-updated\\\\src\\\\pages\\\\Products.js\";\nimport React from 'react';\nimport microchip3 from '../assets/images/microchip3.png';\nimport { jsxDEV as _jsxDEV, Fragment as _Fragment } from \"react/jsx-dev-runtime\";\nexport default function Products() {\n  return /*#__PURE__*/_jsxDEV(_Fragment, {\n    children: [/*#__PURE__*/_jsxDEV(\"section\", {\n      style: {\n        padding: '3rem 0'\n      },\n      children: /*#__PURE__*/_jsxDEV(\"div\", {\n        style: {\n          width: '90%',\n          maxWidth: '1100px',\n          margin: '0 auto'\n        },\n        children: [/*#__PURE__*/_jsxDEV(\"img\", {\n          src: microchip3,\n          alt: \"Microchip\",\n          style: {\n            width: '100%',\n            maxHeight: '350px',\n            objectFit: 'cover',\n            borderRadius: '6px',\n            marginBottom: '1.5rem'\n          }\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 10,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(\"div\", {\n          style: {\n            backgroundColor: '#5ca7e2',\n            color: '#ffffff',\n            padding: '1.5rem',\n            borderRadius: '8px',\n            lineHeight: '1.6',\n            marginBottom: '2rem'\n          },\n          children: [/*#__PURE__*/_jsxDEV(\"h2\", {\n            style: {\n              marginBottom: '1rem'\n            },\n            children: \"Products\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 32,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"p\", {\n            children: \"Every chip design needs standard IP. The use of Silicon IP blocks is a very important part of almost all ASIC-design projects. When using existing designs, and leveraging existing knowledge, you will not only be able to reduce cost, but also risk, and time plan. The team has over 20 years of average experience bringing Analog IP blocks to production across a wide range of markets and process nodes.\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 33,\n            columnNumber: 13\n          }, this)]\n        }, void 0, true, {\n          fileName: _jsxFileName,\n          lineNumber: 22,\n          columnNumber: 11\n        }, this)]\n      }, void 0, true, {\n        fileName: _jsxFileName,\n        lineNumber: 9,\n        columnNumber: 9\n      }, this)\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 8,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(\"section\", {\n      style: {\n        padding: '0 0 3rem 0'\n      },\n      children: /*#__PURE__*/_jsxDEV(\"div\", {\n        style: {\n          width: '90%',\n          maxWidth: '1100px',\n          margin: '0 auto'\n        },\n        children: /*#__PURE__*/_jsxDEV(\"div\", {\n          style: {\n            display: 'grid',\n            gridTemplateColumns: 'repeat(auto-fit, minmax(350px, 1fr))',\n            gap: '2rem'\n          },\n          children: [{\n            title: 'PLLs',\n            features: ['Full clocking solution for any application such as USB, DDR, Serdes, HDMI.', 'CDR solutions for high speeds synchronous design.', 'General purpose PLLs for standalone applications like ASIC, SOC.']\n          }, {\n            title: 'PMUs',\n            features: ['Uniquified power management solution for SOC/ASIC.', 'Proven designs in Switching regulators like BUCK, BOOST, BUCK/BOOST.', 'On chip LDOs with high efficiency and PSR optimization solutions.']\n          }, {\n            title: 'Data Converters',\n            features: ['Data conversion circuits with high resolution and high accuracy.', 'Expertise in SAR, Pipelined and SDM ADCs.', 'Resolutions as high as 16bit at low speeds and 12bit at high speeds.']\n          }, {\n            title: 'Serial Links',\n            features: ['Analog front end for high speed serial links such as HDMI, USB, PCI, MIPI.', 'Full analog solutions of TX and RX operating at the latest standards.', 'Low speed solutions of LVDS, SPI and I2C.']\n          }].map((product, index) => /*#__PURE__*/_jsxDEV(\"div\", {\n            style: {\n              backgroundColor: '#0e2743',\n              color: '#ffffff',\n              padding: '1.5rem',\n              borderRadius: '8px',\n              boxShadow: '0 2px 6px rgba(0,0,0,0.1)',\n              lineHeight: '1.6'\n            },\n            children: [/*#__PURE__*/_jsxDEV(\"h3\", {\n              style: {\n                marginBottom: '0.75rem',\n                color: '#ffffff'\n              },\n              children: product.title\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 98,\n              columnNumber: 17\n            }, this), /*#__PURE__*/_jsxDEV(\"ul\", {\n              style: {\n                paddingLeft: '1.2rem'\n              },\n              children: product.features.map((f, i) => /*#__PURE__*/_jsxDEV(\"li\", {\n                style: {\n                  marginBottom: '0.5rem'\n                },\n                children: f\n              }, i, false, {\n                fileName: _jsxFileName,\n                lineNumber: 101,\n                columnNumber: 21\n              }, this))\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 99,\n              columnNumber: 17\n            }, this)]\n          }, index, true, {\n            fileName: _jsxFileName,\n            lineNumber: 87,\n            columnNumber: 15\n          }, this))\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 46,\n          columnNumber: 11\n        }, this)\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 45,\n        columnNumber: 9\n      }, this)\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 44,\n      columnNumber: 7\n    }, this)]\n  }, void 0, true);\n}\n_c = Products;\nvar _c;\n$RefreshReg$(_c, \"Products\");","map":{"version":3,"names":["React","microchip3","jsxDEV","_jsxDEV","Fragment","_Fragment","Products","children","style","padding","width","maxWidth","margin","src","alt","maxHeight","objectFit","borderRadius","marginBottom","fileName","_jsxFileName","lineNumber","columnNumber","backgroundColor","color","lineHeight","display","gridTemplateColumns","gap","title","features","map","product","index","boxShadow","paddingLeft","f","i","_c","$RefreshReg$"],"sources":["C:/Users/Jawwad Zaidi/Downloads/socquest-react-updated/src/pages/Products.js"],"sourcesContent":["import React from 'react';\nimport microchip3 from '../assets/images/microchip3.png';\n\nexport default function Products() {\n  return (\n    <>\n      {/* Product Description Section */}\n      <section style={{ padding: '3rem 0' }}>\n        <div style={{ width: '90%', maxWidth: '1100px', margin: '0 auto' }}>\n          <img\n            src={microchip3}\n            alt=\"Microchip\"\n            style={{\n              width: '100%',\n              maxHeight: '350px',\n              objectFit: 'cover',\n              borderRadius: '6px',\n              marginBottom: '1.5rem',\n            }}\n          />\n\n          <div\n            style={{\n              backgroundColor: '#5ca7e2',\n              color: '#ffffff',\n              padding: '1.5rem',\n              borderRadius: '8px',\n              lineHeight: '1.6',\n              marginBottom: '2rem',\n            }}\n          >\n            <h2 style={{ marginBottom: '1rem' }}>Products</h2>\n            <p>\n              Every chip design needs standard IP. The use of Silicon IP blocks is a very important part of almost all\n              ASIC-design projects. When using existing designs, and leveraging existing knowledge, you will not only be\n              able to reduce cost, but also risk, and time plan. The team has over 20 years of average experience bringing\n              Analog IP blocks to production across a wide range of markets and process nodes.\n            </p>\n          </div>\n        </div>\n      </section>\n\n      {/* Product Grid Section */}\n      <section style={{ padding: '0 0 3rem 0' }}>\n        <div style={{ width: '90%', maxWidth: '1100px', margin: '0 auto' }}>\n          <div\n            style={{\n              display: 'grid',\n              gridTemplateColumns: 'repeat(auto-fit, minmax(350px, 1fr))',\n              gap: '2rem',\n            }}\n          >\n            {[\n              {\n                title: 'PLLs',\n                features: [\n                  'Full clocking solution for any application such as USB, DDR, Serdes, HDMI.',\n                  'CDR solutions for high speeds synchronous design.',\n                  'General purpose PLLs for standalone applications like ASIC, SOC.',\n                ],\n              },\n              {\n                title: 'PMUs',\n                features: [\n                  'Uniquified power management solution for SOC/ASIC.',\n                  'Proven designs in Switching regulators like BUCK, BOOST, BUCK/BOOST.',\n                  'On chip LDOs with high efficiency and PSR optimization solutions.',\n                ],\n              },\n              {\n                title: 'Data Converters',\n                features: [\n                  'Data conversion circuits with high resolution and high accuracy.',\n                  'Expertise in SAR, Pipelined and SDM ADCs.',\n                  'Resolutions as high as 16bit at low speeds and 12bit at high speeds.',\n                ],\n              },\n              {\n                title: 'Serial Links',\n                features: [\n                  'Analog front end for high speed serial links such as HDMI, USB, PCI, MIPI.',\n                  'Full analog solutions of TX and RX operating at the latest standards.',\n                  'Low speed solutions of LVDS, SPI and I2C.',\n                ],\n              },\n            ].map((product, index) => (\n              <div\n                key={index}\n                style={{\n                  backgroundColor: '#0e2743',\n                  color: '#ffffff',\n                  padding: '1.5rem',\n                  borderRadius: '8px',\n                  boxShadow: '0 2px 6px rgba(0,0,0,0.1)',\n                  lineHeight: '1.6',\n                }}\n              >\n                <h3 style={{ marginBottom: '0.75rem', color: '#ffffff' }}>{product.title}</h3>\n                <ul style={{ paddingLeft: '1.2rem' }}>\n                  {product.features.map((f, i) => (\n                    <li key={i} style={{ marginBottom: '0.5rem' }}>\n                      {f}\n                    </li>\n                  ))}\n                </ul>\n              </div>\n            ))}\n          </div>\n        </div>\n      </section>\n    </>\n  );\n}\n"],"mappings":";AAAA,OAAOA,KAAK,MAAM,OAAO;AACzB,OAAOC,UAAU,MAAM,iCAAiC;AAAC,SAAAC,MAAA,IAAAC,OAAA,EAAAC,QAAA,IAAAC,SAAA;AAEzD,eAAe,SAASC,QAAQA,CAAA,EAAG;EACjC,oBACEH,OAAA,CAAAE,SAAA;IAAAE,QAAA,gBAEEJ,OAAA;MAASK,KAAK,EAAE;QAAEC,OAAO,EAAE;MAAS,CAAE;MAAAF,QAAA,eACpCJ,OAAA;QAAKK,KAAK,EAAE;UAAEE,KAAK,EAAE,KAAK;UAAEC,QAAQ,EAAE,QAAQ;UAAEC,MAAM,EAAE;QAAS,CAAE;QAAAL,QAAA,gBACjEJ,OAAA;UACEU,GAAG,EAAEZ,UAAW;UAChBa,GAAG,EAAC,WAAW;UACfN,KAAK,EAAE;YACLE,KAAK,EAAE,MAAM;YACbK,SAAS,EAAE,OAAO;YAClBC,SAAS,EAAE,OAAO;YAClBC,YAAY,EAAE,KAAK;YACnBC,YAAY,EAAE;UAChB;QAAE;UAAAC,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACH,CAAC,eAEFnB,OAAA;UACEK,KAAK,EAAE;YACLe,eAAe,EAAE,SAAS;YAC1BC,KAAK,EAAE,SAAS;YAChBf,OAAO,EAAE,QAAQ;YACjBQ,YAAY,EAAE,KAAK;YACnBQ,UAAU,EAAE,KAAK;YACjBP,YAAY,EAAE;UAChB,CAAE;UAAAX,QAAA,gBAEFJ,OAAA;YAAIK,KAAK,EAAE;cAAEU,YAAY,EAAE;YAAO,CAAE;YAAAX,QAAA,EAAC;UAAQ;YAAAY,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eAClDnB,OAAA;YAAAI,QAAA,EAAG;UAKH;YAAAY,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAG,CAAC;QAAA;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACD,CAAC;MAAA;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACH;IAAC;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACC,CAAC,eAGVnB,OAAA;MAASK,KAAK,EAAE;QAAEC,OAAO,EAAE;MAAa,CAAE;MAAAF,QAAA,eACxCJ,OAAA;QAAKK,KAAK,EAAE;UAAEE,KAAK,EAAE,KAAK;UAAEC,QAAQ,EAAE,QAAQ;UAAEC,MAAM,EAAE;QAAS,CAAE;QAAAL,QAAA,eACjEJ,OAAA;UACEK,KAAK,EAAE;YACLkB,OAAO,EAAE,MAAM;YACfC,mBAAmB,EAAE,sCAAsC;YAC3DC,GAAG,EAAE;UACP,CAAE;UAAArB,QAAA,EAED,CACC;YACEsB,KAAK,EAAE,MAAM;YACbC,QAAQ,EAAE,CACR,4EAA4E,EAC5E,mDAAmD,EACnD,kEAAkE;UAEtE,CAAC,EACD;YACED,KAAK,EAAE,MAAM;YACbC,QAAQ,EAAE,CACR,oDAAoD,EACpD,sEAAsE,EACtE,mEAAmE;UAEvE,CAAC,EACD;YACED,KAAK,EAAE,iBAAiB;YACxBC,QAAQ,EAAE,CACR,kEAAkE,EAClE,2CAA2C,EAC3C,sEAAsE;UAE1E,CAAC,EACD;YACED,KAAK,EAAE,cAAc;YACrBC,QAAQ,EAAE,CACR,4EAA4E,EAC5E,uEAAuE,EACvE,2CAA2C;UAE/C,CAAC,CACF,CAACC,GAAG,CAAC,CAACC,OAAO,EAAEC,KAAK,kBACnB9B,OAAA;YAEEK,KAAK,EAAE;cACLe,eAAe,EAAE,SAAS;cAC1BC,KAAK,EAAE,SAAS;cAChBf,OAAO,EAAE,QAAQ;cACjBQ,YAAY,EAAE,KAAK;cACnBiB,SAAS,EAAE,2BAA2B;cACtCT,UAAU,EAAE;YACd,CAAE;YAAAlB,QAAA,gBAEFJ,OAAA;cAAIK,KAAK,EAAE;gBAAEU,YAAY,EAAE,SAAS;gBAAEM,KAAK,EAAE;cAAU,CAAE;cAAAjB,QAAA,EAAEyB,OAAO,CAACH;YAAK;cAAAV,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OAAK,CAAC,eAC9EnB,OAAA;cAAIK,KAAK,EAAE;gBAAE2B,WAAW,EAAE;cAAS,CAAE;cAAA5B,QAAA,EAClCyB,OAAO,CAACF,QAAQ,CAACC,GAAG,CAAC,CAACK,CAAC,EAAEC,CAAC,kBACzBlC,OAAA;gBAAYK,KAAK,EAAE;kBAAEU,YAAY,EAAE;gBAAS,CAAE;gBAAAX,QAAA,EAC3C6B;cAAC,GADKC,CAAC;gBAAAlB,QAAA,EAAAC,YAAA;gBAAAC,UAAA;gBAAAC,YAAA;cAAA,OAEN,CACL;YAAC;cAAAH,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OACA,CAAC;UAAA,GAjBAW,KAAK;YAAAd,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAkBP,CACN;QAAC;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACC;MAAC;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACH;IAAC;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACC,CAAC;EAAA,eACV,CAAC;AAEP;AAACgB,EAAA,GA7GuBhC,QAAQ;AAAA,IAAAgC,EAAA;AAAAC,YAAA,CAAAD,EAAA","ignoreList":[]},"metadata":{},"sourceType":"module","externalDependencies":[]}