Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jul  2 00:19:21 2024
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.637ns  (logic 5.595ns (41.027%)  route 8.042ns (58.973%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.530    sw_IBUF[1]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.152     4.682 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           1.203     5.885    add1/internal_carry_in_1
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.326     6.211 f  led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.698     7.909    led_OBUF[3]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.124     8.033 r  g0_b6/O
                         net (fo=1, routed)           2.072    10.105    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.637 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.637    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.581ns  (logic 5.802ns (42.722%)  route 7.779ns (57.278%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.530    sw_IBUF[1]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.152     4.682 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           1.203     5.885    add1/internal_carry_in_1
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.326     6.211 r  led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.700     7.911    led_OBUF[3]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.148     8.059 r  g0_b0/O
                         net (fo=1, routed)           1.807     9.866    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    13.581 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.581    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.499ns  (logic 5.818ns (43.099%)  route 7.681ns (56.901%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.530    sw_IBUF[1]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.152     4.682 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           1.203     5.885    add1/internal_carry_in_1
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.326     6.211 r  led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.548     7.759    led_OBUF[3]
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.150     7.909 r  g0_b5/O
                         net (fo=1, routed)           1.861     9.770    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728    13.499 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.499    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.313ns  (logic 5.827ns (43.770%)  route 7.486ns (56.230%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.530    sw_IBUF[1]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.152     4.682 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           1.203     5.885    add1/internal_carry_in_1
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.326     6.211 r  led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.550     7.761    led_OBUF[3]
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.148     7.909 r  g0_b3/O
                         net (fo=1, routed)           1.664     9.573    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    13.313 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.313    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.238ns  (logic 5.592ns (42.246%)  route 7.645ns (57.754%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.530    sw_IBUF[1]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.152     4.682 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           1.203     5.885    add1/internal_carry_in_1
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.326     6.211 r  led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.700     7.911    led_OBUF[3]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.124     8.035 r  g0_b1/O
                         net (fo=1, routed)           1.673     9.709    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.238 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.238    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.118ns  (logic 5.583ns (42.563%)  route 7.534ns (57.437%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.530    sw_IBUF[1]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.152     4.682 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           1.203     5.885    add1/internal_carry_in_1
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.326     6.211 f  led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.548     7.759    led_OBUF[3]
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.883 r  g0_b4/O
                         net (fo=1, routed)           1.714     9.598    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.118 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.118    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.094ns  (logic 5.598ns (42.757%)  route 7.495ns (57.243%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.530    sw_IBUF[1]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.152     4.682 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           1.203     5.885    add1/internal_carry_in_1
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.326     6.211 r  led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.550     7.761    led_OBUF[3]
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.885 r  g0_b2/O
                         net (fo=1, routed)           1.673     9.559    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.094 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.094    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.702ns  (logic 5.678ns (44.702%)  route 7.024ns (55.298%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.530    sw_IBUF[1]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.152     4.682 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           1.203     5.885    add1/internal_carry_in_1
    SLICE_X40Y20         LUT5 (Prop_lut5_I2_O)        0.354     6.239 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.752     8.991    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.711    12.702 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.702    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.612ns  (logic 5.448ns (43.200%)  route 7.163ns (56.800%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.530    sw_IBUF[1]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.152     4.682 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           1.203     5.885    add1/internal_carry_in_1
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.326     6.211 r  led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.892     9.103    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.612 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.612    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.177ns  (logic 5.440ns (44.678%)  route 6.736ns (55.322%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.530    sw_IBUF[1]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.152     4.682 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           1.045     5.727    add1/internal_carry_in_1
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.326     6.053 r  led_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           2.623     8.676    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.177 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.177    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.504ns (58.911%)  route 1.049ns (41.089%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=8, routed)           0.721     0.944    sw_IBUF[14]
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     0.989 r  g0_b2/O
                         net (fo=1, routed)           0.328     1.317    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.553 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.553    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.489ns (57.890%)  route 1.083ns (42.110%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=8, routed)           0.725     0.948    sw_IBUF[14]
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     0.993 r  g0_b4/O
                         net (fo=1, routed)           0.358     1.352    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.572 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.572    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.574ns (59.853%)  route 1.056ns (40.147%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=8, routed)           0.721     0.944    sw_IBUF[14]
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.048     0.992 r  g0_b3/O
                         net (fo=1, routed)           0.335     1.327    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     2.629 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.629    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.498ns (55.710%)  route 1.191ns (44.290%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=8, routed)           0.863     1.086    sw_IBUF[14]
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.131 r  g0_b1/O
                         net (fo=1, routed)           0.328     1.459    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.690 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.690    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.550ns (57.604%)  route 1.141ns (42.396%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=8, routed)           0.725     0.948    sw_IBUF[14]
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.048     0.996 r  g0_b5/O
                         net (fo=1, routed)           0.416     1.412    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.279     2.690 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.690    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 1.545ns (55.126%)  route 1.258ns (44.874%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=8, routed)           0.863     1.086    sw_IBUF[14]
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.044     1.130 r  g0_b0/O
                         net (fo=1, routed)           0.395     1.525    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     2.803 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.803    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.850ns  (logic 1.501ns (52.647%)  route 1.350ns (47.353%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=8, routed)           0.858     1.081    sw_IBUF[14]
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.126 r  g0_b6/O
                         net (fo=1, routed)           0.492     1.618    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.850 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.850    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.884ns  (logic 1.553ns (53.844%)  route 1.331ns (46.156%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=8, routed)           0.858     1.081    sw_IBUF[14]
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  an_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.473     1.599    an_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         1.284     2.884 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.884    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.542ns (53.335%)  route 1.349ns (46.665%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=8, routed)           0.858     1.081    sw_IBUF[14]
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  an_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.491     1.617    an_OBUF[0]
    U4                   OBUF (Prop_obuf_I_O)         1.273     2.890 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.890    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.901ns  (logic 1.565ns (53.962%)  route 1.335ns (46.038%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=8, routed)           0.858     1.081    sw_IBUF[14]
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  an_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.478     1.604    an_OBUF[0]
    V4                   OBUF (Prop_obuf_I_O)         1.297     2.901 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.901    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





