{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 14:45:03 2010 " "Info: Processing started: Tue Nov 30 14:45:03 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off animation -c animation --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off animation -c animation --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "SDRAM Clock " "Warning: Clock Setting \"SDRAM Clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 25.0 MHz 100.0 MHz " "Warning: PLL \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" input frequency requirement of 25.0 MHz overrides default required fmax of 100.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "keyboard:kbd\|clock " "Info: Detected ripple clock \"keyboard:kbd\|clock\" as buffer" {  } { { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:kbd\|clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard:kbd\|keyboard_clk_filtered " "Info: Detected ripple clock \"keyboard:kbd\|keyboard_clk_filtered\" as buffer" {  } { { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 19 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:kbd\|keyboard_clk_filtered" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_y\|q\[4\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_y\|q\[4\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_y\|q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_y\|q\[5\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_y\|q\[5\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_y\|q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_y\|q\[3\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_y\|q\[3\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_y\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test_plotting:FSM\|Equal4~0 " "Info: Detected gated clock \"test_plotting:FSM\|Equal4~0\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 485 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_y\|q\[6\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_y\|q\[6\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_y\|q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_y\|q\[2\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_y\|q\[2\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_y\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|CS.COLLISION " "Info: Detected ripple clock \"test_plotting:FSM\|CS.COLLISION\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|CS.COLLISION" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test_plotting:FSM\|tmp " "Info: Detected gated clock \"test_plotting:FSM\|tmp\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 477 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|tmp" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test_plotting:FSM\|score_increase~0 " "Info: Detected gated clock \"test_plotting:FSM\|score_increase~0\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 306 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|score_increase~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_x\|q\[5\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_x\|q\[5\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_x\|q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test_plotting:FSM\|collision_reset~2 " "Info: Detected gated clock \"test_plotting:FSM\|collision_reset~2\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 303 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|collision_reset~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_y\|q\[0\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_y\|q\[0\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_y\|q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_x\|q\[4\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_x\|q\[4\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_x\|q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_x\|q\[3\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_x\|q\[3\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_x\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_x\|q\[2\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_x\|q\[2\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_x\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|CS.X " "Info: Detected ripple clock \"test_plotting:FSM\|CS.X\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|CS.X" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test_plotting:FSM\|score_increase " "Info: Detected gated clock \"test_plotting:FSM\|score_increase\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 306 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|score_increase" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_x\|q\[7\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_x\|q\[7\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_x\|q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_x\|q\[6\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_x\|q\[6\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_x\|q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 register vga_adapter:VGA\|vga_controller:controller\|yCounter\[2\] memory vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a0~porta_address_reg11 32.715 ns " "Info: Slack time is 32.715 ns for clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" between source register \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[2\]\" and destination memory \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a0~porta_address_reg11\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "137.27 MHz 7.285 ns " "Info: Fmax is 137.27 MHz (period= 7.285 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.768 ns + Largest register memory " "Info: + Largest register to memory requirement is 39.768 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.053 ns + Largest " "Info: + Largest clock skew is 0.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 destination 2.713 ns + Shortest memory " "Info: + Shortest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to destination memory is 2.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.661 ns) 2.713 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a0~porta_address_reg11 3 MEM M4K_X52_Y18 1 " "Info: 3: + IC(0.961 ns) + CELL(0.661 ns) = 2.713 ns; Loc. = M4K_X52_Y18; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a0~porta_address_reg11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.36 % ) " "Info: Total cell delay = 0.661 ns ( 24.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.052 ns ( 75.64 % ) " "Info: Total interconnect delay = 2.052 ns ( 75.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11 {} } { 0.000ns 1.091ns 0.961ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.660 ns - Longest register " "Info: - Longest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[2\] 3 REG LCFF_X32_Y23_N1 8 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X32_Y23_N1; Fanout = 8; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|yCounter[2] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11 {} } { 0.000ns 1.091ns 0.961ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|yCounter[2] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 55 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11 {} } { 0.000ns 1.091ns 0.961ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|yCounter[2] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.053 ns - Longest register memory " "Info: - Longest register to memory delay is 7.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[2\] 1 REG LCFF_X32_Y23_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y23_N1; Fanout = 8; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.414 ns) 0.995 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~1 2 COMB LCCOMB_X33_Y23_N16 2 " "Info: 2: + IC(0.581 ns) + CELL(0.414 ns) = 0.995 ns; Loc. = LCCOMB_X33_Y23_N16; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[2] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~1 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.405 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~2 3 COMB LCCOMB_X33_Y23_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.405 ns; Loc. = LCCOMB_X33_Y23_N18; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~1 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~2 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.504 ns) 2.615 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[8\]~7 4 COMB LCCOMB_X32_Y23_N14 2 " "Info: 4: + IC(0.706 ns) + CELL(0.504 ns) = 2.615 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[8\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~2 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~7 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.686 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[9\]~9 5 COMB LCCOMB_X32_Y23_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.686 ns; Loc. = LCCOMB_X32_Y23_N16; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[9\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~7 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~9 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.757 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[10\]~11 6 COMB LCCOMB_X32_Y23_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.757 ns; Loc. = LCCOMB_X32_Y23_N18; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[10\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~9 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~11 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.828 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[11\]~13 7 COMB LCCOMB_X32_Y23_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.828 ns; Loc. = LCCOMB_X32_Y23_N20; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[11\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~11 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~13 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.238 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[12\]~14 8 COMB LCCOMB_X32_Y23_N22 6 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 3.238 ns; Loc. = LCCOMB_X32_Y23_N22; Fanout = 6; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[12\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~13 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~14 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.376 ns) 3.887 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|decode_6oa:decode_a\|w_anode235w\[3\] 9 COMB LCCOMB_X32_Y23_N28 36 " "Info: 9: + IC(0.273 ns) + CELL(0.376 ns) = 3.887 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 36; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|decode_6oa:decode_a\|w_anode235w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~14 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] } "NODE_NAME" } } { "db/decode_6oa.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/decode_6oa.tdf" 33 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.534 ns) + CELL(0.632 ns) 7.053 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a0~porta_address_reg11 10 MEM M4K_X52_Y18 1 " "Info: 10: + IC(2.534 ns) + CELL(0.632 ns) = 7.053 ns; Loc. = M4K_X52_Y18; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a0~porta_address_reg11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.959 ns ( 41.95 % ) " "Info: Total cell delay = 2.959 ns ( 41.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.094 ns ( 58.05 % ) " "Info: Total interconnect delay = 4.094 ns ( 58.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.053 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[2] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~1 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~2 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~7 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~9 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~11 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~13 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~14 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.053 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[2] {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~1 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~2 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~7 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~9 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~11 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~13 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~14 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11 {} } { 0.000ns 0.581ns 0.000ns 0.706ns 0.000ns 0.000ns 0.000ns 0.000ns 0.273ns 2.534ns } { 0.000ns 0.414ns 0.410ns 0.504ns 0.071ns 0.071ns 0.071ns 0.410ns 0.376ns 0.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11 {} } { 0.000ns 1.091ns 0.961ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|yCounter[2] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.053 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[2] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~1 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~2 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~7 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~9 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~11 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~13 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~14 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.053 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[2] {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~1 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~2 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~7 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~9 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~11 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~13 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~14 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11 {} } { 0.000ns 0.581ns 0.000ns 0.706ns 0.000ns 0.000ns 0.000ns 0.000ns 0.273ns 2.534ns } { 0.000ns 0.414ns 0.410ns 0.504ns 0.071ns 0.071ns 0.071ns 0.410ns 0.376ns 0.632ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register test_plotting:FSM\|my_reg:current_y4\|q\[4\] register test_plotting:FSM\|CS.D 9.915 ns " "Info: Slack time is 9.915 ns for clock \"CLOCK_50\" between source register \"test_plotting:FSM\|my_reg:current_y4\|q\[4\]\" and destination register \"test_plotting:FSM\|CS.D\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "99.16 MHz 10.085 ns " "Info: Fmax is 99.16 MHz (period= 10.085 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.779 ns + Largest register register " "Info: + Largest register to register requirement is 19.779 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns + Largest " "Info: + Largest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.691 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 17; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 549 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 549; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns test_plotting:FSM\|CS.D 3 REG LCFF_X25_Y20_N29 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X25_Y20_N29; Fanout = 2; REG Node = 'test_plotting:FSM\|CS.D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CLOCK_50~clkctrl test_plotting:FSM|CS.D } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl test_plotting:FSM|CS.D } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} test_plotting:FSM|CS.D {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.698 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 17; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 549 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 549; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns test_plotting:FSM\|my_reg:current_y4\|q\[4\] 3 REG LCFF_X31_Y19_N25 55 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y19_N25; Fanout = 55; REG Node = 'test_plotting:FSM\|my_reg:current_y4\|q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLOCK_50~clkctrl test_plotting:FSM|my_reg:current_y4|q[4] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl test_plotting:FSM|my_reg:current_y4|q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} test_plotting:FSM|my_reg:current_y4|q[4] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl test_plotting:FSM|CS.D } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} test_plotting:FSM|CS.D {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl test_plotting:FSM|my_reg:current_y4|q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} test_plotting:FSM|my_reg:current_y4|q[4] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl test_plotting:FSM|CS.D } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} test_plotting:FSM|CS.D {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl test_plotting:FSM|my_reg:current_y4|q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} test_plotting:FSM|my_reg:current_y4|q[4] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.864 ns - Longest register register " "Info: - Longest register to register delay is 9.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_plotting:FSM\|my_reg:current_y4\|q\[4\] 1 REG LCFF_X31_Y19_N25 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y19_N25; Fanout = 55; REG Node = 'test_plotting:FSM\|my_reg:current_y4\|q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_plotting:FSM|my_reg:current_y4|q[4] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.438 ns) 1.827 ns test_plotting:FSM\|LessThan39~0 2 COMB LCCOMB_X24_Y21_N24 1 " "Info: 2: + IC(1.389 ns) + CELL(0.438 ns) = 1.827 ns; Loc. = LCCOMB_X24_Y21_N24; Fanout = 1; COMB Node = 'test_plotting:FSM\|LessThan39~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { test_plotting:FSM|my_reg:current_y4|q[4] test_plotting:FSM|LessThan39~0 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.398 ns) 3.503 ns test_plotting:FSM\|LessThan39~1 3 COMB LCCOMB_X31_Y18_N2 1 " "Info: 3: + IC(1.278 ns) + CELL(0.398 ns) = 3.503 ns; Loc. = LCCOMB_X31_Y18_N2; Fanout = 1; COMB Node = 'test_plotting:FSM\|LessThan39~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { test_plotting:FSM|LessThan39~0 test_plotting:FSM|LessThan39~1 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.419 ns) 4.170 ns test_plotting:FSM\|LessThan39~4 4 COMB LCCOMB_X31_Y18_N8 1 " "Info: 4: + IC(0.248 ns) + CELL(0.419 ns) = 4.170 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 1; COMB Node = 'test_plotting:FSM\|LessThan39~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { test_plotting:FSM|LessThan39~1 test_plotting:FSM|LessThan39~4 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.150 ns) 5.532 ns test_plotting:FSM\|collision~39 5 COMB LCCOMB_X23_Y19_N2 1 " "Info: 5: + IC(1.212 ns) + CELL(0.150 ns) = 5.532 ns; Loc. = LCCOMB_X23_Y19_N2; Fanout = 1; COMB Node = 'test_plotting:FSM\|collision~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { test_plotting:FSM|LessThan39~4 test_plotting:FSM|collision~39 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.245 ns) 6.679 ns test_plotting:FSM\|collision~40 6 COMB LCCOMB_X31_Y19_N22 2 " "Info: 6: + IC(0.902 ns) + CELL(0.245 ns) = 6.679 ns; Loc. = LCCOMB_X31_Y19_N22; Fanout = 2; COMB Node = 'test_plotting:FSM\|collision~40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { test_plotting:FSM|collision~39 test_plotting:FSM|collision~40 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.245 ns) 8.144 ns test_plotting:FSM\|collision~42 7 COMB LCCOMB_X24_Y20_N8 1 " "Info: 7: + IC(1.220 ns) + CELL(0.245 ns) = 8.144 ns; Loc. = LCCOMB_X24_Y20_N8; Fanout = 1; COMB Node = 'test_plotting:FSM\|collision~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { test_plotting:FSM|collision~40 test_plotting:FSM|collision~42 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 8.812 ns test_plotting:FSM\|collision~43 8 COMB LCCOMB_X24_Y20_N2 2 " "Info: 8: + IC(0.248 ns) + CELL(0.420 ns) = 8.812 ns; Loc. = LCCOMB_X24_Y20_N2; Fanout = 2; COMB Node = 'test_plotting:FSM\|collision~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { test_plotting:FSM|collision~42 test_plotting:FSM|collision~43 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.275 ns) 9.780 ns test_plotting:FSM\|NS.D~1 9 COMB LCCOMB_X25_Y20_N28 1 " "Info: 9: + IC(0.693 ns) + CELL(0.275 ns) = 9.780 ns; Loc. = LCCOMB_X25_Y20_N28; Fanout = 1; COMB Node = 'test_plotting:FSM\|NS.D~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { test_plotting:FSM|collision~43 test_plotting:FSM|NS.D~1 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.864 ns test_plotting:FSM\|CS.D 10 REG LCFF_X25_Y20_N29 2 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 9.864 ns; Loc. = LCFF_X25_Y20_N29; Fanout = 2; REG Node = 'test_plotting:FSM\|CS.D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { test_plotting:FSM|NS.D~1 test_plotting:FSM|CS.D } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.674 ns ( 27.11 % ) " "Info: Total cell delay = 2.674 ns ( 27.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.190 ns ( 72.89 % ) " "Info: Total interconnect delay = 7.190 ns ( 72.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.864 ns" { test_plotting:FSM|my_reg:current_y4|q[4] test_plotting:FSM|LessThan39~0 test_plotting:FSM|LessThan39~1 test_plotting:FSM|LessThan39~4 test_plotting:FSM|collision~39 test_plotting:FSM|collision~40 test_plotting:FSM|collision~42 test_plotting:FSM|collision~43 test_plotting:FSM|NS.D~1 test_plotting:FSM|CS.D } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.864 ns" { test_plotting:FSM|my_reg:current_y4|q[4] {} test_plotting:FSM|LessThan39~0 {} test_plotting:FSM|LessThan39~1 {} test_plotting:FSM|LessThan39~4 {} test_plotting:FSM|collision~39 {} test_plotting:FSM|collision~40 {} test_plotting:FSM|collision~42 {} test_plotting:FSM|collision~43 {} test_plotting:FSM|NS.D~1 {} test_plotting:FSM|CS.D {} } { 0.000ns 1.389ns 1.278ns 0.248ns 1.212ns 0.902ns 1.220ns 0.248ns 0.693ns 0.000ns } { 0.000ns 0.438ns 0.398ns 0.419ns 0.150ns 0.245ns 0.245ns 0.420ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl test_plotting:FSM|CS.D } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} test_plotting:FSM|CS.D {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl test_plotting:FSM|my_reg:current_y4|q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} test_plotting:FSM|my_reg:current_y4|q[4] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.864 ns" { test_plotting:FSM|my_reg:current_y4|q[4] test_plotting:FSM|LessThan39~0 test_plotting:FSM|LessThan39~1 test_plotting:FSM|LessThan39~4 test_plotting:FSM|collision~39 test_plotting:FSM|collision~40 test_plotting:FSM|collision~42 test_plotting:FSM|collision~43 test_plotting:FSM|NS.D~1 test_plotting:FSM|CS.D } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.864 ns" { test_plotting:FSM|my_reg:current_y4|q[4] {} test_plotting:FSM|LessThan39~0 {} test_plotting:FSM|LessThan39~1 {} test_plotting:FSM|LessThan39~4 {} test_plotting:FSM|collision~39 {} test_plotting:FSM|collision~40 {} test_plotting:FSM|collision~42 {} test_plotting:FSM|collision~43 {} test_plotting:FSM|NS.D~1 {} test_plotting:FSM|CS.D {} } { 0.000ns 1.389ns 1.278ns 0.248ns 1.212ns 0.902ns 1.220ns 0.248ns 0.693ns 0.000ns } { 0.000ns 0.438ns 0.398ns 0.419ns 0.150ns 0.245ns 0.245ns 0.420ns 0.275ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VGA_CLK " "Info: No valid register-to-register data paths exist for clock \"VGA_CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 register vga_adapter:VGA\|vga_controller:controller\|yCounter\[9\] register vga_adapter:VGA\|vga_controller:controller\|VGA_BLANK1 667 ps " "Info: Minimum slack time is 667 ps for clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" between source register \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[9\]\" and destination register \"vga_adapter:VGA\|vga_controller:controller\|VGA_BLANK1\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.683 ns + Shortest register register " "Info: + Shortest register to register delay is 0.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[9\] 1 REG LCFF_X34_Y23_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y23_N5; Fanout = 4; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_controller:controller|yCounter[9] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.275 ns) 0.599 ns vga_adapter:VGA\|vga_controller:controller\|VGA_BLANK1~1 2 COMB LCCOMB_X34_Y23_N2 1 " "Info: 2: + IC(0.324 ns) + CELL(0.275 ns) = 0.599 ns; Loc. = LCCOMB_X34_Y23_N2; Fanout = 1; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|VGA_BLANK1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[9] vga_adapter:VGA|vga_controller:controller|VGA_BLANK1~1 } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.683 ns vga_adapter:VGA\|vga_controller:controller\|VGA_BLANK1 3 REG LCFF_X34_Y23_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.683 ns; Loc. = LCFF_X34_Y23_N3; Fanout = 1; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|VGA_BLANK1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_adapter:VGA|vga_controller:controller|VGA_BLANK1~1 vga_adapter:VGA|vga_controller:controller|VGA_BLANK1 } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 52.56 % ) " "Info: Total cell delay = 0.359 ns ( 52.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.324 ns ( 47.44 % ) " "Info: Total interconnect delay = 0.324 ns ( 47.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[9] vga_adapter:VGA|vga_controller:controller|VGA_BLANK1~1 vga_adapter:VGA|vga_controller:controller|VGA_BLANK1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.683 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[9] {} vga_adapter:VGA|vga_controller:controller|VGA_BLANK1~1 {} vga_adapter:VGA|vga_controller:controller|VGA_BLANK1 {} } { 0.000ns 0.324ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 destination 2.631 ns + Longest register " "Info: + Longest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.631 ns vga_adapter:VGA\|vga_controller:controller\|VGA_BLANK1 3 REG LCFF_X34_Y23_N3 1 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X34_Y23_N3; Fanout = 1; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|VGA_BLANK1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_BLANK1 } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.41 % ) " "Info: Total cell delay = 0.537 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 79.59 % ) " "Info: Total interconnect delay = 2.094 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_BLANK1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|VGA_BLANK1 {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.631 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.631 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[9\] 3 REG LCFF_X34_Y23_N5 4 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X34_Y23_N5; Fanout = 4; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[9] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.41 % ) " "Info: Total cell delay = 0.537 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 79.59 % ) " "Info: Total interconnect delay = 2.094 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|yCounter[9] {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_BLANK1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|VGA_BLANK1 {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|yCounter[9] {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 73 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_BLANK1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|VGA_BLANK1 {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|yCounter[9] {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[9] vga_adapter:VGA|vga_controller:controller|VGA_BLANK1~1 vga_adapter:VGA|vga_controller:controller|VGA_BLANK1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.683 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[9] {} vga_adapter:VGA|vga_controller:controller|VGA_BLANK1~1 {} vga_adapter:VGA|vga_controller:controller|VGA_BLANK1 {} } { 0.000ns 0.324ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_BLANK1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|VGA_BLANK1 {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|yCounter[9] {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register test_plotting:FSM\|img_to_show\[1\] register test_plotting:FSM\|img_to_show\[1\] -869 ps " "Info: Minimum slack time is -869 ps for clock \"CLOCK_50\" between source register \"test_plotting:FSM\|img_to_show\[1\]\" and destination register \"test_plotting:FSM\|img_to_show\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_plotting:FSM\|img_to_show\[1\] 1 REG LCFF_X30_Y23_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N11; Fanout = 3; REG Node = 'test_plotting:FSM\|img_to_show\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns test_plotting:FSM\|img_to_show\[1\]~0 2 COMB LCCOMB_X30_Y23_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y23_N10; Fanout = 1; COMB Node = 'test_plotting:FSM\|img_to_show\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { test_plotting:FSM|img_to_show[1] test_plotting:FSM|img_to_show[1]~0 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns test_plotting:FSM\|img_to_show\[1\] 3 REG LCFF_X30_Y23_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y23_N11; Fanout = 3; REG Node = 'test_plotting:FSM\|img_to_show\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { test_plotting:FSM|img_to_show[1]~0 test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { test_plotting:FSM|img_to_show[1] test_plotting:FSM|img_to_show[1]~0 test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { test_plotting:FSM|img_to_show[1] {} test_plotting:FSM|img_to_show[1]~0 {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.276 ns - Smallest register register " "Info: - Smallest register to register requirement is 1.276 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.260 ns + Smallest " "Info: + Smallest clock skew is 1.260 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.407 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 8.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 17; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.787 ns) 3.106 ns test_plotting:FSM\|CS.X 2 REG LCFF_X25_Y20_N25 30 " "Info: 2: + IC(1.320 ns) + CELL(0.787 ns) = 3.106 ns; Loc. = LCFF_X25_Y20_N25; Fanout = 30; REG Node = 'test_plotting:FSM\|CS.X'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { CLOCK_50 test_plotting:FSM|CS.X } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.242 ns) 4.088 ns test_plotting:FSM\|collision_reset~2 3 COMB LCCOMB_X23_Y20_N6 10 " "Info: 3: + IC(0.740 ns) + CELL(0.242 ns) = 4.088 ns; Loc. = LCCOMB_X23_Y20_N6; Fanout = 10; COMB Node = 'test_plotting:FSM\|collision_reset~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { test_plotting:FSM|CS.X test_plotting:FSM|collision_reset~2 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.242 ns) 5.086 ns test_plotting:FSM\|tmp 4 COMB LCCOMB_X23_Y19_N14 1 " "Info: 4: + IC(0.756 ns) + CELL(0.242 ns) = 5.086 ns; Loc. = LCCOMB_X23_Y19_N14; Fanout = 1; COMB Node = 'test_plotting:FSM\|tmp'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { test_plotting:FSM|collision_reset~2 test_plotting:FSM|tmp } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.000 ns) 6.835 ns test_plotting:FSM\|tmp~clkctrl 5 COMB CLKCTRL_G1 2 " "Info: 5: + IC(1.749 ns) + CELL(0.000 ns) = 6.835 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'test_plotting:FSM\|tmp~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 8.407 ns test_plotting:FSM\|img_to_show\[1\] 6 REG LCFF_X30_Y23_N11 3 " "Info: 6: + IC(1.035 ns) + CELL(0.537 ns) = 8.407 ns; Loc. = LCFF_X30_Y23_N11; Fanout = 3; REG Node = 'test_plotting:FSM\|img_to_show\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.807 ns ( 33.39 % ) " "Info: Total cell delay = 2.807 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.600 ns ( 66.61 % ) " "Info: Total interconnect delay = 5.600 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.407 ns" { CLOCK_50 test_plotting:FSM|CS.X test_plotting:FSM|collision_reset~2 test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.407 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|CS.X {} test_plotting:FSM|collision_reset~2 {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.320ns 0.740ns 0.756ns 1.749ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.242ns 0.242ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.147 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 7.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 17; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.787 ns) 3.075 ns test_plotting:FSM\|my_reg:current_y\|q\[6\] 2 REG LCFF_X23_Y19_N29 36 " "Info: 2: + IC(1.289 ns) + CELL(0.787 ns) = 3.075 ns; Loc. = LCFF_X23_Y19_N29; Fanout = 36; REG Node = 'test_plotting:FSM\|my_reg:current_y\|q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[6] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.420 ns) 3.826 ns test_plotting:FSM\|tmp 3 COMB LCCOMB_X23_Y19_N14 1 " "Info: 3: + IC(0.331 ns) + CELL(0.420 ns) = 3.826 ns; Loc. = LCCOMB_X23_Y19_N14; Fanout = 1; COMB Node = 'test_plotting:FSM\|tmp'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { test_plotting:FSM|my_reg:current_y|q[6] test_plotting:FSM|tmp } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.000 ns) 5.575 ns test_plotting:FSM\|tmp~clkctrl 4 COMB CLKCTRL_G1 2 " "Info: 4: + IC(1.749 ns) + CELL(0.000 ns) = 5.575 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'test_plotting:FSM\|tmp~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.147 ns test_plotting:FSM\|img_to_show\[1\] 5 REG LCFF_X30_Y23_N11 3 " "Info: 5: + IC(1.035 ns) + CELL(0.537 ns) = 7.147 ns; Loc. = LCFF_X30_Y23_N11; Fanout = 3; REG Node = 'test_plotting:FSM\|img_to_show\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.743 ns ( 38.38 % ) " "Info: Total cell delay = 2.743 ns ( 38.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.404 ns ( 61.62 % ) " "Info: Total interconnect delay = 4.404 ns ( 61.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.147 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[6] test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.147 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[6] {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.289ns 0.331ns 1.749ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.407 ns" { CLOCK_50 test_plotting:FSM|CS.X test_plotting:FSM|collision_reset~2 test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.407 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|CS.X {} test_plotting:FSM|collision_reset~2 {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.320ns 0.740ns 0.756ns 1.749ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.242ns 0.242ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.147 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[6] test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.147 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[6] {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.289ns 0.331ns 1.749ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.407 ns" { CLOCK_50 test_plotting:FSM|CS.X test_plotting:FSM|collision_reset~2 test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.407 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|CS.X {} test_plotting:FSM|collision_reset~2 {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.320ns 0.740ns 0.756ns 1.749ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.242ns 0.242ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.147 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[6] test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.147 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[6] {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.289ns 0.331ns 1.749ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { test_plotting:FSM|img_to_show[1] test_plotting:FSM|img_to_show[1]~0 test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { test_plotting:FSM|img_to_show[1] {} test_plotting:FSM|img_to_show[1]~0 {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.407 ns" { CLOCK_50 test_plotting:FSM|CS.X test_plotting:FSM|collision_reset~2 test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.407 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|CS.X {} test_plotting:FSM|collision_reset~2 {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.320ns 0.740ns 0.756ns 1.749ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.242ns 0.242ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.147 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[6] test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.147 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[6] {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.289ns 0.331ns 1.749ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_50 18 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 18 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "keyboard:kbd\|filter\[7\] PS2_CLK CLOCK_50 2.554 ns register " "Info: tsu for register \"keyboard:kbd\|filter\[7\]\" (data pin = \"PS2_CLK\", clock pin = \"CLOCK_50\") is 2.554 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.924 ns + Longest pin register " "Info: + Longest pin to register delay is 6.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns PS2_CLK 1 PIN PIN_D26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D26; Fanout = 1; PIN Node = 'PS2_CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.686 ns) + CELL(0.366 ns) 6.924 ns keyboard:kbd\|filter\[7\] 2 REG LCFF_X30_Y35_N19 2 " "Info: 2: + IC(5.686 ns) + CELL(0.366 ns) = 6.924 ns; Loc. = LCFF_X30_Y35_N19; Fanout = 2; REG Node = 'keyboard:kbd\|filter\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.052 ns" { PS2_CLK keyboard:kbd|filter[7] } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 17.88 % ) " "Info: Total cell delay = 1.238 ns ( 17.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.686 ns ( 82.12 % ) " "Info: Total interconnect delay = 5.686 ns ( 82.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { PS2_CLK keyboard:kbd|filter[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.924 ns" { PS2_CLK {} PS2_CLK~combout {} keyboard:kbd|filter[7] {} } { 0.000ns 0.000ns 5.686ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.334 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 4.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 17; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns keyboard:kbd\|clock 2 REG LCFF_X1_Y18_N23 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N23; Fanout = 3; REG Node = 'keyboard:kbd\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 keyboard:kbd|clock } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.000 ns) 2.751 ns keyboard:kbd\|clock~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(0.634 ns) + CELL(0.000 ns) = 2.751 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'keyboard:kbd\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { keyboard:kbd|clock keyboard:kbd|clock~clkctrl } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 4.334 ns keyboard:kbd\|filter\[7\] 4 REG LCFF_X30_Y35_N19 2 " "Info: 4: + IC(1.046 ns) + CELL(0.537 ns) = 4.334 ns; Loc. = LCFF_X30_Y35_N19; Fanout = 2; REG Node = 'keyboard:kbd\|filter\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { keyboard:kbd|clock~clkctrl keyboard:kbd|filter[7] } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.60 % ) " "Info: Total cell delay = 2.323 ns ( 53.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.011 ns ( 46.40 % ) " "Info: Total interconnect delay = 2.011 ns ( 46.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|clock~clkctrl keyboard:kbd|filter[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|clock~clkctrl {} keyboard:kbd|filter[7] {} } { 0.000ns 0.000ns 0.331ns 0.634ns 1.046ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { PS2_CLK keyboard:kbd|filter[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.924 ns" { PS2_CLK {} PS2_CLK~combout {} keyboard:kbd|filter[7] {} } { 0.000ns 0.000ns 5.686ns } { 0.000ns 0.872ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|clock~clkctrl keyboard:kbd|filter[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|clock~clkctrl {} keyboard:kbd|filter[7] {} } { 0.000ns 0.000ns 0.331ns 0.634ns 1.046ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_R\[0\] vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a2 10.430 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_R\[0\]\" through memory \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a2\" is 10.430 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.679 ns + Longest memory " "Info: + Longest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source memory is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.635 ns) 2.679 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a2 3 MEM M4K_X52_Y22 1 " "Info: 3: + IC(0.953 ns) + CELL(0.635 ns) = 2.679 ns; Loc. = M4K_X52_Y22; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2 } "NODE_NAME" } } { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 123 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 23.70 % ) " "Info: Total cell delay = 0.635 ns ( 23.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 76.30 % ) " "Info: Total interconnect delay = 2.044 ns ( 76.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2 {} } { 0.000ns 1.091ns 0.953ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 123 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.900 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a2 1 MEM M4K_X52_Y22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X52_Y22; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2 } "NODE_NAME" } } { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 123 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.963 ns) + CELL(0.150 ns) 2.201 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|mux_hib:mux5\|w_mux_outputs441w\[0\]~0 2 COMB LCCOMB_X32_Y20_N10 1 " "Info: 2: + IC(1.963 ns) + CELL(0.150 ns) = 2.201 ns; Loc. = LCCOMB_X32_Y20_N10; Fanout = 1; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|mux_hib:mux5\|w_mux_outputs441w\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/mux_hib.tdf" 52 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.420 ns) 3.527 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|mux_hib:mux5\|w_mux_outputs441w\[0\]~1 3 COMB LCCOMB_X32_Y20_N12 1 " "Info: 3: + IC(0.906 ns) + CELL(0.420 ns) = 3.527 ns; Loc. = LCCOMB_X32_Y20_N12; Fanout = 1; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|mux_hib:mux5\|w_mux_outputs441w\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~1 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/mux_hib.tdf" 52 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 4.239 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|mux_hib:mux5\|muxlut_result2w~0 4 COMB LCCOMB_X32_Y20_N8 10 " "Info: 4: + IC(0.274 ns) + CELL(0.438 ns) = 4.239 ns; Loc. = LCCOMB_X32_Y20_N8; Fanout = 10; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|mux_hib:mux5\|muxlut_result2w~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~1 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|muxlut_result2w~0 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/mux_hib.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.863 ns) + CELL(2.798 ns) 9.900 ns VGA_R\[0\] 5 PIN PIN_C8 0 " "Info: 5: + IC(2.863 ns) + CELL(2.798 ns) = 9.900 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'VGA_R\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.661 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|muxlut_result2w~0 VGA_R[0] } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.894 ns ( 39.33 % ) " "Info: Total cell delay = 3.894 ns ( 39.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.006 ns ( 60.67 % ) " "Info: Total interconnect delay = 6.006 ns ( 60.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~1 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|muxlut_result2w~0 VGA_R[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.900 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~1 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|muxlut_result2w~0 {} VGA_R[0] {} } { 0.000ns 1.963ns 0.906ns 0.274ns 2.863ns } { 0.088ns 0.150ns 0.420ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2 {} } { 0.000ns 1.091ns 0.953ns } { 0.000ns 0.000ns 0.635ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~1 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|muxlut_result2w~0 VGA_R[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.900 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~1 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|muxlut_result2w~0 {} VGA_R[0] {} } { 0.000ns 1.963ns 0.906ns 0.274ns 2.863ns } { 0.088ns 0.150ns 0.420ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keyboard:kbd\|shiftin\[8\] PS2_DAT CLOCK_50 0.754 ns register " "Info: th for register \"keyboard:kbd\|shiftin\[8\]\" (data pin = \"PS2_DAT\", clock pin = \"CLOCK_50\") is 0.754 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.647 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 17; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns keyboard:kbd\|clock 2 REG LCFF_X1_Y18_N23 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N23; Fanout = 3; REG Node = 'keyboard:kbd\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 keyboard:kbd|clock } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.216 ns) + CELL(0.787 ns) 5.120 ns keyboard:kbd\|keyboard_clk_filtered 3 REG LCFF_X30_Y35_N21 4 " "Info: 3: + IC(2.216 ns) + CELL(0.787 ns) = 5.120 ns; Loc. = LCFF_X30_Y35_N21; Fanout = 4; REG Node = 'keyboard:kbd\|keyboard_clk_filtered'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.000 ns) 6.093 ns keyboard:kbd\|keyboard_clk_filtered~clkctrl 4 COMB CLKCTRL_G8 22 " "Info: 4: + IC(0.973 ns) + CELL(0.000 ns) = 6.093 ns; Loc. = CLKCTRL_G8; Fanout = 22; COMB Node = 'keyboard:kbd\|keyboard_clk_filtered~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { keyboard:kbd|keyboard_clk_filtered keyboard:kbd|keyboard_clk_filtered~clkctrl } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 7.647 ns keyboard:kbd\|shiftin\[8\] 5 REG LCFF_X27_Y24_N27 1 " "Info: 5: + IC(1.017 ns) + CELL(0.537 ns) = 7.647 ns; Loc. = LCFF_X27_Y24_N27; Fanout = 1; REG Node = 'keyboard:kbd\|shiftin\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { keyboard:kbd|keyboard_clk_filtered~clkctrl keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 40.67 % ) " "Info: Total cell delay = 3.110 ns ( 40.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.537 ns ( 59.33 % ) " "Info: Total interconnect delay = 4.537 ns ( 59.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.647 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|keyboard_clk_filtered~clkctrl keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.647 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|keyboard_clk_filtered~clkctrl {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 0.331ns 2.216ns 0.973ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.159 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns PS2_DAT 1 PIN PIN_C24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 2; PIN Node = 'PS2_DAT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.044 ns) + CELL(0.149 ns) 7.075 ns keyboard:kbd\|shiftin\[8\]~feeder 2 COMB LCCOMB_X27_Y24_N26 1 " "Info: 2: + IC(6.044 ns) + CELL(0.149 ns) = 7.075 ns; Loc. = LCCOMB_X27_Y24_N26; Fanout = 1; COMB Node = 'keyboard:kbd\|shiftin\[8\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { PS2_DAT keyboard:kbd|shiftin[8]~feeder } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.159 ns keyboard:kbd\|shiftin\[8\] 3 REG LCFF_X27_Y24_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.159 ns; Loc. = LCFF_X27_Y24_N27; Fanout = 1; REG Node = 'keyboard:kbd\|shiftin\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keyboard:kbd|shiftin[8]~feeder keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 15.57 % ) " "Info: Total cell delay = 1.115 ns ( 15.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.044 ns ( 84.43 % ) " "Info: Total interconnect delay = 6.044 ns ( 84.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.159 ns" { PS2_DAT keyboard:kbd|shiftin[8]~feeder keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.159 ns" { PS2_DAT {} PS2_DAT~combout {} keyboard:kbd|shiftin[8]~feeder {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 6.044ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.647 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|keyboard_clk_filtered~clkctrl keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.647 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|keyboard_clk_filtered~clkctrl {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 0.331ns 2.216ns 0.973ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.159 ns" { PS2_DAT keyboard:kbd|shiftin[8]~feeder keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.159 ns" { PS2_DAT {} PS2_DAT~combout {} keyboard:kbd|shiftin[8]~feeder {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 6.044ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 14:45:06 2010 " "Info: Processing ended: Tue Nov 30 14:45:06 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
