// Seed: 2828155908
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wand id_2,
    input  wire id_3,
    input  tri1 id_4,
    input  tri0 id_5
    , id_7
);
  wire id_8;
  not primCall (id_2, id_8);
  module_2 modCall_1 (
      id_8,
      id_7,
      id_7
  );
  assign modCall_1.type_12 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1
    , id_6,
    input supply1 id_2,
    output wor id_3,
    output wire id_4
);
  wand id_7 = id_2;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_7,
      id_2,
      id_7,
      id_2
  );
  assign modCall_1.id_5 = 0;
  wire id_8;
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  always @(posedge 1) force id_3 = 1;
  wire id_5;
  assign id_1 = 1;
  wire id_6;
  wire id_7;
  assign id_4 = id_1;
  assign id_7 = id_7;
  tri0 id_8 = 1;
endmodule
