Options for the verification:
  Generating no trace
  Search order is breadth first
  Using conservative space optimisation
  Seed is 1742868003
  State space representation uses minimal constraint systems with future testing
  Using HashMap + Compress integers for discrete state storage

Verifying formula 1 at ./experiments/results/smc/VerifyPIN_5_HB+FTL+DPTC+DC/VerifyPIN_5_HB+FTL+DPTC+DC--C10--T10000--N2500000--ORC--query.q:1
 -- Formula is satisfied.
 -- Result: (628643/2500000 runs) Pr(<> …) in [0.250919,0.251995] (95% CI)
Values in [96,891] mean=877.08031585494473 steps=1.0025220680958387: 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 624923 0 0 0 0 0 0 0 0 0 0 0 0 0 3718
 -- States explored : 0 states
 -- CPU user time used : 290529 ms
 -- Virtual memory used : 62228 KiB
 -- Resident memory used : 21396 KiB

Verifying formula 2 at ./experiments/results/smc/VerifyPIN_5_HB+FTL+DPTC+DC/VerifyPIN_5_HB+FTL+DPTC+DC--C10--T10000--N2500000--ORC--query.q:2
 -- Formula is satisfied.
 -- Result: (1871928/2500000 runs) Pr(<> …) in [0.748233,0.749309] (95% CI)
Values in [1.1262018233537676e-05,156.98358686035499] mean=9.5977266877559479 steps=0.11467025244582674: 2201 2252 2195 2183 2295 2150 2210 2290 2233 2218 2308 2210 2260 2305 2196 2303 2200 9955 15971 16091 16100 16056 15909 16029 15738 16165 16035 16014 15902 16128 16197 16114 16013 15954 15954 16044 15983 16054 16047 16090 16270 16118 16200 16321 16072 16140 16163 15978 16071 16125 16054 16137 16254 16125 16222 16015 16130 16373 15956 16045 16154 15830 16079 16199 15956 16013 16060 16007 15947 15922 16259 15933 15994 16130 15902 15950 16089 15989 16100 16170 16148 15927 16151 15901 16130 16087 15873 16273 16280 15945 16068 16114 15869 16150 16285 15985 15939 15874 15800 16153 16004 15962 15873 15952 16008 15926 15714 15997 16222 16149 16074 16040 16110 16004 15994 16102 16159 16084 16030 15966 16106 16093 1909 529 531 571 564 586 565 559 568 563 543 589 601 515 550 570 534 572 594 587 548 587 532 532 603 562 552 579 584 555 556 551 558 568 555 557 591 529 524 566 616 556 567 533 588 561 575 551 554 575 540 563 528 581 540 550 541 553 578 523 553 560 547 585 564 549 504 596 552 562 562 538 554 577 540 560 562 560 563 536 543 534 594 579 536 587 584 548 567 564 571 533 572 577 541 614 591 565 564 544 582 543 530 545 1072 2343 2276 2325 2278 2299 2169 2374 2294 2312 2380 2357 2291 2312 2267 2315 2309 2306 421 0 0 0 0 0 0 0 15 109 108 123 100 86 103 120 95 92 99 120 108 89 102 91 109 107 94 118 92 114 89 86 97 102 107 107 117 93 101 82 100 100 97 106 122 110 96 103 99 99 97 103 107 91 112 116 107 83 106 94 102 79 94 109 99 82 106 98 106 105 96 112 107 108 101 96 103 103 101 102 104 106 84 118 108 105 122 116 112 89 112 97 108 104 87 95 101 87 108 116 128 92 97 105 98 85 112 100 93 102 102 107 100 794 1660 1637 1644 1614 1620 1626 1754 1707 1675 1702 1631 1570 1677 1624 1606 1667 1687 1665 1556 1599 1674 1624 1613 1661 1611 1096 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 14 11 8 13 8 15 18 13 12 10 24 15 8 14 16 12 14 13 9 15 13 20 11 18 9 11 1 0 0 0 0 0 0 0 0 0 0 0 1 1 2 1 0 0 1 0 1 0 0 0 1 1 0 0 0 1 2 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 2 0 0 0 0 0 0 1 0 0 0 0 0 1 1 1 2 0 1 2 0 0 1 0 0 0 0 0 0 1 1 0 0 0 1 1 2 2 0 0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 6 4 6 5 6 7 7 6 5 1 4 9 4 2 9 6
 -- States explored : 0 states
 -- CPU user time used : 288887 ms
 -- Virtual memory used : 76872 KiB
 -- Resident memory used : 37260 KiB

Verifying formula 3 at ./experiments/results/smc/VerifyPIN_5_HB+FTL+DPTC+DC/VerifyPIN_5_HB+FTL+DPTC+DC--C10--T10000--N2500000--ORC--query.q:3
 -- Formula is satisfied.
 -- Result: (0/2500000 runs) Pr(<> …) in [0,1.47555e-06] (95% CI)
 -- States explored : 0 states
 -- CPU user time used : 306639 ms
 -- Virtual memory used : 76872 KiB
 -- Resident memory used : 37260 KiB
