module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h45):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire4;
  input wire signed [(3'h6):(1'h0)] wire3;
  input wire [(2'h3):(1'h0)] wire2;
  input wire [(5'h13):(1'h0)] wire1;
  input wire signed [(5'h15):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire10;
  wire [(4'hd):(1'h0)] wire9;
  wire [(4'hb):(1'h0)] wire8;
  wire signed [(4'ha):(1'h0)] wire7;
  wire [(4'hd):(1'h0)] wire6;
  wire [(4'ha):(1'h0)] wire5;
  assign y = {wire10, wire9, wire8, wire7, wire6, wire5, (1'h0)};
  assign wire5 = $unsigned($signed((wire0 << wire2)));
  assign wire6 = wire2;
  assign wire7 = $signed((!($unsigned((wire6 & wire2)) != $unsigned((&wire6)))));
  assign wire8 = wire7;
  assign wire9 = wire4;
  assign wire10 = ((~wire8[(1'h0):(1'h0)]) || wire0);
endmodule
