$date
	Fri Jan 02 14:58:13 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_traffic_light_fsm $end
$var wire 1 ! ns_yellow $end
$var wire 1 " ns_red $end
$var wire 1 # ns_green $end
$var wire 1 $ ew_yellow $end
$var wire 1 % ew_red $end
$var wire 1 & ew_green $end
$var parameter 32 ' GREEN_TIME $end
$var parameter 32 ( YELLOW_TIME $end
$var reg 1 ) clk $end
$var reg 1 * rst $end
$scope module dut $end
$var wire 1 ) clk $end
$var wire 1 * rst $end
$var parameter 32 + GREEN_TIME $end
$var parameter 32 , YELLOW_TIME $end
$var reg 1 & ew_green $end
$var reg 1 % ew_red $end
$var reg 1 $ ew_yellow $end
$var reg 2 - next_state [1:0] $end
$var reg 1 # ns_green $end
$var reg 1 " ns_red $end
$var reg 1 ! ns_yellow $end
$var reg 2 . state [1:0] $end
$var integer 32 / timer [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 ,
b101 +
b10 (
b101 '
$end
#0
$dumpvars
b0 /
bx .
b0 -
1*
0)
0&
1%
0$
0#
1"
0!
$end
#5000
b0 .
1)
#10000
0)
#15000
1)
#20000
0)
#25000
1#
0"
0*
1)
#30000
0)
#35000
b1 /
1)
#40000
0)
#45000
b10 /
1)
#50000
0)
#55000
b11 /
1)
#60000
0)
#65000
b1 -
b100 /
1)
#70000
0)
#75000
1!
0#
0"
b0 /
b1 .
1)
#80000
0)
#85000
b10 -
b1 /
1)
#90000
0)
#95000
1&
0%
0!
1"
b0 /
b10 .
1)
#100000
0)
#105000
b1 /
1)
#110000
0)
#115000
b10 /
1)
#120000
0)
#125000
b11 /
1)
#130000
0)
#135000
b11 -
b100 /
1)
#140000
0)
#145000
1$
0&
0%
b0 /
b11 .
1)
#150000
0)
#155000
b0 -
b1 /
1)
#160000
0)
#165000
1#
0"
0$
1%
b0 /
b0 .
1)
#170000
0)
#175000
b1 /
1)
#180000
0)
#185000
b10 /
1)
#190000
0)
#195000
b11 /
1)
#200000
0)
#205000
b1 -
b100 /
1)
#210000
0)
#215000
1!
0#
0"
b0 /
b1 .
1)
#220000
0)
#225000
b10 -
b1 /
1)
