{"hands_on_practices": [{"introduction": "The first step in analyzing any circuit containing a MOSFET is to determine its region of operation, as this dictates which mathematical model correctly describes its behavior. This practice exercise provides a fundamental check on your ability to apply the core definitions for an NMOS transistor by calculating key voltage differences and comparing them to the threshold voltage. Mastering this process is a foundational skill for all subsequent circuit analysis [@problem_id:1318747].", "problem": "An N-channel Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is used in a circuit. The transistor has a specified threshold voltage of $V_{th} = 0.8 \\text{ V}$. At a particular moment in time, the voltages at its terminals are measured with respect to a common ground reference. The gate terminal voltage is $V_G = 3.3 \\text{ V}$, the drain terminal voltage is $V_D = 5.0 \\text{ V}$, and the source terminal voltage is $V_S = 1.2 \\text{ V}$.\n\nBased on these terminal voltages, determine the region of operation for this NMOS transistor.\n\nA. Cutoff region\nB. Triode (linear) region\nC. Saturation region\nD. Reverse-active region\nE. Breakdown region", "solution": "For an NMOS transistor, define the terminal-to-terminal voltages relative to the source as $V_{GS}=V_{G}-V_{S}$ and $V_{DS}=V_{D}-V_{S}$. The standard region conditions (neglecting body effect beyond the given $V_{th}$) are:\n- Cutoff: $V_{GS} \\leq V_{th}$.\n- Triode (linear): $V_{GS} > V_{th}$ and $V_{DS}  V_{GS}-V_{th}$.\n- Saturation: $V_{GS} > V_{th}$ and $V_{DS} \\geq V_{GS}-V_{th}$.\n\nCompute the relevant voltages from the given terminal values:\n$$V_{GS}=V_{G}-V_{S}=3.3-1.2=2.1 \\text{ V},$$\n$$V_{DS}=V_{D}-V_{S}=5.0-1.2=3.8 \\text{ V},$$\nand compare to the threshold via\n$$V_{GS}-V_{th}=2.1-0.8=1.3 \\text{ V}.$$\n\nFirst, check cutoff: since $V_{GS}=2.1 \\text{ V} > V_{th}=0.8 \\text{ V}$, the device is on, not in cutoff.\n\nNext, distinguish triode vs. saturation by comparing $V_{DS}$ to $V_{GS}-V_{th}$: here $V_{DS}=3.8 \\text{ V}$ and $V_{GS}-V_{th}=1.3 \\text{ V}$, so $V_{DS} \\geq V_{GS}-V_{th}$. Therefore, the condition for saturation is satisfied.\n\nAs a consistency check, the alternative saturation criterion $V_{GD}  V_{th}$ holds because $V_{GD}=V_{G}-V_{D}=3.3-5.0=-1.7 \\text{ V}  0.8 \\text{ V}$.\n\nReverse-active is not a MOSFET operating region (it is a BJT term), and breakdown is not indicated by the given voltages.\n\nHence, the NMOS operates in saturation.", "answer": "$$\\boxed{C}$$", "id": "1318747"}, {"introduction": "Complementing the NMOS transistor, the PMOS is essential for modern CMOS logic and analog circuits. While the underlying physics is similar, the voltage polarities and conditions for operation are inverted, which can be a point of confusion. This exercise will test your understanding of these differences and your ability to correctly determine the operating region for a PMOS transistor, reinforcing the universal principles of field-effect transistor operation [@problem_id:1318749].", "problem": "An engineer is analyzing a circuit containing a P-channel Metal-Oxide-Semiconductor Field-Effect Transistor (PMOS). The terminals of the PMOS transistor are connected to various points in the circuit, resulting in the following DC voltage measurements: the source terminal is at $V_S = 3.0\\,\\text{V}$, the gate terminal is at $V_G = 2.0\\,\\text{V}$, and the drain terminal is at $V_D = 2.5\\,\\text{V}$. The transistor has a specified threshold voltage of $V_{thp} = -0.8\\,\\text{V}$. Based on these values, determine the region of operation for this PMOS transistor.\n\nA. Cutoff Region\nB. Triode (Linear) Region\nC. Saturation Region\nD. Reverse-Active Region", "solution": "For a PMOS, define $V_{SG} = V_{S} - V_{G}$ and $V_{SD} = V_{S} - V_{D}$. The device is:\n- In cutoff if $V_{SG} \\le |V_{thp}|$.\n- In the triode (linear) region if $V_{SG} > |V_{thp}|$ and $V_{SD}  V_{SG} - |V_{thp}|$.\n- In saturation if $V_{SG} > |V_{thp}|$ and $V_{SD} \\geq V_{SG} - |V_{thp}|$.\n\nCompute the relevant voltages:\n$$V_{SG} = V_{S} - V_{G} = 3.0 - 2.0 = 1.0 \\text{ V}$$\n$$V_{SD} = V_{S} - V_{D} = 3.0 - 2.5 = 0.5 \\text{ V}$$\nGiven $V_{thp} = -0.8 \\text{ V}$, so $|V_{thp}| = 0.8 \\text{ V}$. First, check cutoff:\n$$V_{SG} = 1.0 \\text{ V} > |V_{thp}| = 0.8 \\text{ V} \\quad \\Rightarrow \\quad \\text{device is on (not cutoff)}.$$\nNext, compare $V_{SD}$ to the saturation boundary $V_{SG} - |V_{thp}|$:\n$$V_{SG} - |V_{thp}| = 1.0 - 0.8 = 0.2 \\text{ V}.$$\nSince\n$$V_{SD} = 0.5 \\text{ V} \\geq 0.2 \\text{ V},$$\nthe condition for saturation holds. Therefore, the PMOS operates in the saturation region.", "answer": "$$\\boxed{C}$$", "id": "1318749"}, {"introduction": "Moving beyond simple analysis, a key engineering skill is designing a circuit to achieve a specific performance goal, which often involves biasing a transistor at a precise operating point. This advanced problem challenges you to use the region-defining equations as design constraints to solve for component values in a feedback network. This task mirrors a practical engineering scenario, requiring you to apply theoretical concepts to create a circuit that operates at the critical boundary between the triode and saturation regions [@problem_id:1318735].", "problem": "Consider an N-channel Metal-Oxide-Semiconductor Field-Effect Transistor (NMOS) in the circuit configuration described below. The source terminal is connected to ground. A resistor with resistance $R_D$ is connected between a positive supply voltage $V_{DD}$ and the drain terminal. The gate terminal's voltage is established by a feedback network consisting of two resistors: a resistor $R_1$ connected between the supply voltage $V_{DD}$ and the gate, and a resistor $R_2$ connected between the gate and the drain.\n\nAssume the transistor operates under conditions where the gate current is negligible. The transistor's behavior is characterized by a threshold voltage $V_{th}$ and a process parameter $K_n$, which combines the effects of electron mobility, gate oxide capacitance, and device aspect ratio ($W/L$). The drain current $I_D$ in the saturation region is given by the square-law model: $I_D = \\frac{1}{2} K_n (V_{GS} - V_{th})^2$, where $V_{GS}$ is the gate-to-source voltage. For this analysis, neglect the channel-length modulation effect (i.e., assume the transistor's output resistance $r_o$ is infinite).\n\nThe circuit is designed such that the transistor is biased at the precise boundary between the triode (linear) and saturation regions, where the condition $V_{DS} = V_{GS} - V_{th}$ is met, with $V_{DS}$ being the drain-to-source voltage.\n\nDerive a symbolic expression for the required ratio of the feedback resistances, $\\frac{R_2}{R_1}$, in terms of the parameters $V_{DD}$, $V_{th}$, $R_D$, and $K_n$.", "solution": "With source grounded, $V_{S}=0$. Negligible gate current makes the gate node a pure divider between $V_{DD}$ (through $R_{1}$) and $V_{D}$ (through $R_{2}$). The gate voltage is\n$$\nV_{G}=V_{D}+\\frac{R_{2}}{R_{1}+R_{2}}\\left(V_{DD}-V_{D}\\right).\n$$\nDefine $x \\equiv \\frac{R_{2}}{R_{1}+R_{2}}$. The bias is set at the region boundary $V_{DS}=V_{GS}-V_{th}$, and with $V_{S}=0$ this gives $V_{D}=V_{G}-V_{th}$. Substituting $V_{G}$ into this condition,\n$$\nV_{D}=V_{D}+x\\left(V_{DD}-V_{D}\\right)-V_{th}\\;\\;\\Rightarrow\\;\\;x V_{D}=x V_{DD}-V_{th},\n$$\nso\n$$\nV_{D}=V_{DD}-\\frac{V_{th}}{x}.\n$$\nThe drain current through $R_{D}$ is\n$$\nI_{D}=\\frac{V_{DD}-V_{D}}{R_{D}}=\\frac{V_{th}}{x R_{D}}.\n$$\nAt the boundary, $V_{GS}-V_{th}=V_{DS}=V_{D}$, so the square-law gives\n$$\nI_{D}=\\frac{1}{2}K_{n}V_{D}^{2}=\\frac{1}{2}K_{n}\\left(V_{DD}-\\frac{V_{th}}{x}\\right)^{2}.\n$$\nEquating the two expressions for $I_{D}$ yields\n$$\n\\frac{V_{th}}{x R_{D}}=\\frac{1}{2}K_{n}\\left(V_{DD}-\\frac{V_{th}}{x}\\right)^{2}.\n$$\nLet $y\\equiv \\frac{1}{x}$. Then\n$$\n\\frac{2 V_{th} y}{R_{D}}=K_{n}\\left(V_{DD}-V_{th} y\\right)^{2}.\n$$\nExpanding and collecting terms gives the quadratic in $y$:\n$$\nV_{th}^{2} y^{2}-2\\left(V_{DD} V_{th}+\\frac{V_{th}}{K_{n} R_{D}}\\right) y+V_{DD}^{2}=0,\n$$\nor, dividing by $V_{th}^{2}$,\n$$\ny^{2}-2\\left(\\frac{V_{DD}}{V_{th}}+\\frac{1}{V_{th} K_{n} R_{D}}\\right) y+\\left(\\frac{V_{DD}}{V_{th}}\\right)^{2}=0.\n$$\nThus\n$$\ny=\\left(\\frac{V_{DD}}{V_{th}}+\\frac{1}{V_{th} K_{n} R_{D}}\\right)\\pm \\sqrt{\\left(\\frac{1}{V_{th} K_{n} R_{D}}\\right)\\left(\\frac{2 V_{DD}}{V_{th}}+\\frac{1}{V_{th} K_{n} R_{D}}\\right)}.\n$$\nPhysical feasibility requires $0\\leq V_{D}\\leq V_{DD}$, i.e., $y\\leq \\frac{V_{DD}}{V_{th}}$, which selects the minus sign:\n$$\ny=\\frac{V_{DD}}{V_{th}}+\\frac{1}{V_{th} K_{n} R_{D}}-\\sqrt{\\left(\\frac{1}{V_{th} K_{n} R_{D}}\\right)\\left(\\frac{2 V_{DD}}{V_{th}}+\\frac{1}{V_{th} K_{n} R_{D}}\\right)}.\n$$\nNoting that\n$$\n\\sqrt{\\left(\\frac{1}{V_{th} K_{n} R_{D}}\\right)\\left(\\frac{2 V_{DD}}{V_{th}}+\\frac{1}{V_{th} K_{n} R_{D}}\\right)}=\\frac{\\sqrt{1+2 V_{DD} K_{n} R_{D}}}{V_{th} K_{n} R_{D}},\n$$\nwe have\n$$\ny-1=\\frac{V_{DD}-V_{th}}{V_{th}}+\\frac{1-\\sqrt{1+2 V_{DD} K_{n} R_{D}}}{V_{th} K_{n} R_{D}}=\\frac{(V_{DD}-V_{th}) K_{n} R_{D}+1-\\sqrt{1+2 V_{DD} K_{n} R_{D}}}{V_{th} K_{n} R_{D}}.\n$$\nSince $x=\\frac{R_{2}}{R_{1}+R_{2}}$ implies $y=\\frac{1}{x}=\\frac{R_{1}+R_{2}}{R_{2}}=1+\\frac{R_{1}}{R_{2}}$, it follows that\n$$\n\\frac{R_{2}}{R_{1}}=\\frac{1}{y-1}=\\frac{V_{th} K_{n} R_{D}}{(V_{DD}-V_{th}) K_{n} R_{D}+1-\\sqrt{1+2 V_{DD} K_{n} R_{D}}}.\n$$\nThis is the required symbolic ratio in terms of $V_{DD}$, $V_{th}$, $R_{D}$, and $K_{n}$.", "answer": "$$\\boxed{\\frac{V_{th} K_{n} R_{D}}{(V_{DD}-V_{th}) K_{n} R_{D}+1-\\sqrt{1+2 V_{DD} K_{n} R_{D}}}}$$", "id": "1318735"}]}