
---------- Begin Simulation Statistics ----------
final_tick                               1035282926000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58680                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701616                       # Number of bytes of host memory used
host_op_rate                                    58873                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18846.18                       # Real time elapsed on the host
host_tick_rate                               54933298                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105902915                       # Number of instructions simulated
sim_ops                                    1109528281                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.035283                       # Number of seconds simulated
sim_ticks                                1035282926000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.476892                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143785132                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164369274                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13248141                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        224673643                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18440488                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18576371                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          135883                       # Number of indirect misses.
system.cpu0.branchPred.lookups              285777693                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864249                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811477                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8955686                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260700051                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29230978                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441387                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       89637998                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050814916                       # Number of instructions committed
system.cpu0.commit.committedOps            1052628907                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1909851260                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.551158                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.307626                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1391325658     72.85%     72.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    316795872     16.59%     89.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71478305      3.74%     93.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67794847      3.55%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19913269      1.04%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7385248      0.39%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2424837      0.13%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3502246      0.18%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29230978      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1909851260                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858052                       # Number of function calls committed.
system.cpu0.commit.int_insts               1016003154                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326231076                       # Number of loads committed
system.cpu0.commit.membars                    3625346                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625352      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583954659     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328042545     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127164909     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052628907                       # Class of committed instruction
system.cpu0.commit.refs                     455207478                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050814916                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052628907                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.966634                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.966634                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            303860122                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4300626                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142312839                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1168377598                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               805227215                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                803396367                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8967016                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7867584                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5469233                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  285777693                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                205140715                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1116060392                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5638661                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          132                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1193272813                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26518954                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138286                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         797599707                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         162225620                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.577418                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1926919953                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.621823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.907511                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1083716097     56.24%     56.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               618931690     32.12%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               134779083      6.99%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69743413      3.62%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9166493      0.48%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5335252      0.28%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1513163      0.08%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816491      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1918271      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1926919953                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      28                       # number of floating regfile writes
system.cpu0.idleCycles                      139647911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9056760                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269428277                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.534424                       # Inst execution rate
system.cpu0.iew.exec_refs                   483053169                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133790419                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              253966580                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            359033010                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3575992                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4807215                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           140010556                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1142249963                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349262750                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8540334                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1104424128                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1979335                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3338959                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8967016                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7352141                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       107985                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15909441                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        45734                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12771                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4276118                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32801934                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11034154                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12771                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1158189                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7898571                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                455576983                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1094541122                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.883404                       # average fanout of values written-back
system.cpu0.iew.wb_producers                402458589                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.529642                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1094626689                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1350382882                       # number of integer regfile reads
system.cpu0.int_regfile_writes              699394145                       # number of integer regfile writes
system.cpu0.ipc                              0.508483                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.508483                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626863      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            611824714     54.97%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8034538      0.72%     56.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811548      0.16%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354039518     31.81%     87.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133627221     12.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1112964463                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     63                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                124                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               118                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2136310                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001919                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 396098     18.54%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1595131     74.67%     93.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               145079      6.79%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1111473847                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4155110818                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1094541070                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1231882810                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1131528841                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1112964463                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10721122                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       89621052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           125754                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5279735                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     49278738                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1926919953                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.577587                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801366                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1116648748     57.95%     57.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          565899751     29.37%     87.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          201109465     10.44%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33408034      1.73%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6351844      0.33%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2327058      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             789913      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             241584      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             143556      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1926919953                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.538557                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         26530607                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4732814                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           359033010                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          140010556                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1504                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2066567864                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3998705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              272835626                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670653930                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10584643                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               816704813                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8931951                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                31799                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1413546401                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1156383838                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          742224291                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                795737223                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12094996                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8967016                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             32536684                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                71570353                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1413546361                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        138591                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4705                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21905278                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4701                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3022868129                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2301619379                       # The number of ROB writes
system.cpu0.timesIdled                       25751470                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1471                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.379833                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9733656                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10205151                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1882121                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19030015                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            305656                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         423951                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          118295                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20649675                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4778                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1101940                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12204606                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1218165                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434262                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21948580                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55087999                       # Number of instructions committed
system.cpu1.commit.committedOps              56899374                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    324759367                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175205                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.824381                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    301306842     92.78%     92.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11573064      3.56%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3738601      1.15%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3733748      1.15%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1026241      0.32%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       314142      0.10%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1713078      0.53%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       135486      0.04%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1218165      0.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    324759367                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502824                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52985022                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127663                       # Number of loads committed
system.cpu1.commit.membars                    3622522                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622522      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32018825     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938860     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3319026      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56899374                       # Class of committed instruction
system.cpu1.commit.refs                      21257898                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55087999                       # Number of Instructions Simulated
system.cpu1.committedOps                     56899374                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.962080                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.962080                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            282358362                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               786825                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8768326                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86716591                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12044750                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28142858                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1102444                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1149191                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4578668                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20649675                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12741211                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    312429019                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               117421                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      99945401                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3765250                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062872                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13915415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10039312                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.304304                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         328227082                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.316622                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.815101                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               269633467     82.15%     82.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31336739      9.55%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16460067      5.01%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5902989      1.80%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2963463      0.90%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1484847      0.45%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  442001      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     110      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3399      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           328227082                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         211995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1168287                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14708895                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195737                       # Inst execution rate
system.cpu1.iew.exec_refs                    22486079                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5214508                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              244018695                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22491069                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2711980                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1734761                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7088433                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78838183                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17271571                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           772831                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64287676                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1540562                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1589409                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1102444                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5124326                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19572                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          294802                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8765                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          522                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2952                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6363406                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1958198                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           522                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       201548                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        966739                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36340283                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63846808                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852164                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30967869                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194395                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63861405                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80313971                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42401705                       # number of integer regfile writes
system.cpu1.ipc                              0.167727                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167727                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622622      5.57%      5.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38809631     59.65%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19210892     29.53%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3417217      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65060507                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1903274                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029254                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 315165     16.56%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1433410     75.31%     91.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               154697      8.13%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63341145                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         460363363                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63846796                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100777422                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70703191                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65060507                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8134992                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21938808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           112019                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700730                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14840990                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    328227082                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198218                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.656432                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          288327572     87.84%     87.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26302582      8.01%     95.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7213084      2.20%     98.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2930581      0.89%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2491860      0.76%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             392894      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             411333      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             117302      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              39874      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      328227082                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198090                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16086250                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1933493                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22491069                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7088433                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       328439077                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1742118588                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              261651693                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38002738                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10829327                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14372593                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1544640                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                23843                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102144820                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82975098                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55876161                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28558178                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8979682                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1102444                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22512769                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17873423                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102144808                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29405                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               589                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23373200                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           589                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   402388987                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161168488                       # The number of ROB writes
system.cpu1.timesIdled                           2566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2841161                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                11967                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2963746                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10246790                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5880966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11708824                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1930814                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        55070                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59162323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3786516                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118311332                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3841586                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3387736                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2805711                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3022014                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            250                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2492657                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2492654                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3387736                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           119                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17589214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17589214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    555910464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               555910464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              519                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5881099                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5881099    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5881099                       # Request fanout histogram
system.membus.respLayer1.occupancy        30915233948                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24602324363                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    333225916.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   425816696.624547                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       104000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1034058000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1033283570500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1999355500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    173543337                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       173543337                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    173543337                       # number of overall hits
system.cpu0.icache.overall_hits::total      173543337                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31597377                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31597377                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31597377                       # number of overall misses
system.cpu0.icache.overall_misses::total     31597377                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 413886213998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 413886213998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 413886213998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 413886213998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    205140714                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    205140714                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    205140714                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    205140714                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.154028                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.154028                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.154028                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.154028                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13098.752279                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13098.752279                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13098.752279                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13098.752279                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3116                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           55                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29805092                       # number of writebacks
system.cpu0.icache.writebacks::total         29805092                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1792252                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1792252                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1792252                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1792252                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29805125                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29805125                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29805125                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29805125                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 367211798500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 367211798500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 367211798500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 367211798500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.145291                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.145291                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.145291                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.145291                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12320.424709                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12320.424709                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12320.424709                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12320.424709                       # average overall mshr miss latency
system.cpu0.icache.replacements              29805092                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    173543337                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      173543337                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31597377                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31597377                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 413886213998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 413886213998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    205140714                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    205140714                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.154028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.154028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13098.752279                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13098.752279                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1792252                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1792252                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29805125                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29805125                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 367211798500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 367211798500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.145291                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.145291                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12320.424709                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12320.424709                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          203348235                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29805092                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.822600                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        440086552                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       440086552                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    411082129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       411082129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    411082129                       # number of overall hits
system.cpu0.dcache.overall_hits::total      411082129                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44726078                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44726078                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44726078                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44726078                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1051337978678                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1051337978678                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1051337978678                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1051337978678                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455808207                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455808207                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455808207                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455808207                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098125                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098125                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098125                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098125                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23506.151795                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23506.151795                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23506.151795                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23506.151795                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5754484                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       314483                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           125209                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4216                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.959029                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.592742                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27611799                       # number of writebacks
system.cpu0.dcache.writebacks::total         27611799                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17865646                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17865646                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17865646                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17865646                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26860432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26860432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26860432                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26860432                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 464466753367                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 464466753367                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 464466753367                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 464466753367                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058929                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058929                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058929                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058929                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17291.857159                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17291.857159                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17291.857159                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17291.857159                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27611799                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    295631440                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      295631440                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33014929                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33014929                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 665393018500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 665393018500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328646369                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328646369                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100457                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100457                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20154.307117                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20154.307117                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11169689                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11169689                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21845240                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21845240                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 332632694000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 332632694000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066470                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066470                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15226.781395                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15226.781395                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115450689                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115450689                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11711149                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11711149                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 385944960178                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 385944960178                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127161838                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127161838                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.092096                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.092096                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32955.345387                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32955.345387                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6695957                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6695957                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5015192                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5015192                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 131834059367                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 131834059367                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039439                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039439                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26286.941630                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26286.941630                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1786                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1786                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1359                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1359                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8957500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8957500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.432114                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.432114                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6591.243561                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6591.243561                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1345                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1345                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       929000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       929000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004452                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004452                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66357.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66357.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2948                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2948                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       634500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       634500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3085                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3085                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044408                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044408                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4631.386861                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4631.386861                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       497500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       497500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044408                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044408                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3631.386861                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3631.386861                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050719                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050719                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760758                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760758                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66151571500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66151571500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811477                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811477                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419966                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419966                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86954.815460                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86954.815460                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760758                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760758                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65390813500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65390813500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419966                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419966                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85954.815460                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85954.815460                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987654                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439758486                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27620956                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.921190                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987654                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999614                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999614                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942872816                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942872816                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29722578                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25449476                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 760                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              270315                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55443129                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29722578                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25449476                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                760                       # number of overall hits
system.l2.overall_hits::.cpu1.data             270315                       # number of overall hits
system.l2.overall_hits::total                55443129                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             82543                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2161763                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1868                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1456465                       # number of demand (read+write) misses
system.l2.demand_misses::total                3702639                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            82543                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2161763                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1868                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1456465                       # number of overall misses
system.l2.overall_misses::total               3702639                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6941067500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 205161078979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    161111500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 145992947498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     358256205477                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6941067500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 205161078979                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    161111500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 145992947498                       # number of overall miss cycles
system.l2.overall_miss_latency::total    358256205477                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29805121                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27611239                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2628                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1726780                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59145768                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29805121                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27611239                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2628                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1726780                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59145768                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002769                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.078293                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.710807                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.843457                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062602                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002769                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.078293                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.710807                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.843457                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062602                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84090.322620                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94904.519588                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86248.126338                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100237.868742                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96756.990211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84090.322620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94904.519588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86248.126338                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100237.868742                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96756.990211                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               7113                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       136                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      52.301471                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1844490                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2805711                       # number of writebacks
system.l2.writebacks::total                   2805711                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          68849                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          32182                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              101035                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         68849                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         32182                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             101035                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        82540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2092914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1424283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3601604                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        82540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2092914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1424283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2300601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5902205                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6115496001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 179023937484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    142417000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 128664890998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 313946741483                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6115496001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 179023937484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    142417000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 128664890998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 187415720002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 501362461485                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.075799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.710426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.824820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060894                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.075799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.710426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.824820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.099791                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74091.301199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85538.124110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76281.199786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90336.605154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87168.589740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74091.301199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85538.124110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76281.199786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90336.605154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81463.808806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84944.942015                       # average overall mshr miss latency
system.l2.replacements                        9637625                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7428886                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7428886                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7428886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7428886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51599573                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51599573                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51599573                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51599573                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2300601                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2300601                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 187415720002                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 187415720002                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81463.808806                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81463.808806                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       209500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.807692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7759.259259                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2904.761905                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5635.416667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       535000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       421500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       956500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.807692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19814.814815                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19927.083333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       332000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       390500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20552.631579                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4315430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           116210                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4431640                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1464430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1104862                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2569292                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 139242043987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 110842219500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  250084263487                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5779860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1221072                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7000932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.253368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.904830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.366993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95082.758471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100322.229835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97335.866646                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        51403                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26682                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            78085                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1413027                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1078180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2491207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 120769072992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  97253064000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 218022136992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.244474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.882978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.355839                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85468.340656                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90201.138956                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87516.668423                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29722578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           760                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29723338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        82543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1868                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            84411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6941067500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    161111500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7102179000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29805121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2628                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29807749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.710807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84090.322620                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86248.126338                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84138.074422                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        82540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1867                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        84407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6115496001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    142417000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6257913001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.710426                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002832                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74091.301199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76281.199786                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74139.739607                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21134046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       154105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21288151                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       697333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       351603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1048936                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  65919034992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  35150727998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 101069762990                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21831379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       505708                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22337087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.695269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046959                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94530.210089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99972.776108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96354.556417                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        17446                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5500                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        22946                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       679887                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       346103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1025990                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  58254864492                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  31411826998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  89666691490                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031143                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.684393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045932                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85683.156895                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90758.609426                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87395.287956                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           38                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                40                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          159                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             170                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3188000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       392500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3580500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          197                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           210                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.807107                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.809524                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20050.314465                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 35681.818182                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21061.764706                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           46                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           51                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          113                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          119                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2188500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       117500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2306000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.573604                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.461538                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.566667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19367.256637                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19583.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19378.151261                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999912                       # Cycle average of tags in use
system.l2.tags.total_refs                   120348008                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9637716                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.487192                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.703304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.134465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.413713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.454007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.292684                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.526614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.147089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.254573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.156250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 955033876                       # Number of tag accesses
system.l2.tags.data_accesses                955033876                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5282496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     134004416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        119488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91189696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    145748864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          376344960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5282496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       119488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5401984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    179565504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       179565504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          82539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2093819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1424839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2277326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5880390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2805711                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2805711                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5102466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        129437483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           115416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88081909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    140781675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             363518948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5102466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       115416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5217882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173445828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173445828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173445828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5102466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       129437483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          115416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88081909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    140781675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            536964776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2731550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     82537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2003256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1403795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2273764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007056110750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167589                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167589                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12904256                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2570230                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5880390                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2805711                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5880390                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2805711                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 115171                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 74161                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            278512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            281525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            307968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            630184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            362716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            425761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            382093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            393260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            440850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            389584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           333952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           307432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           370861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           282082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           280660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           297779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            211644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            206110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            221142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            219778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           156139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           138776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146153                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 172989450155                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28826095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            281087306405                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30005.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48755.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3762483                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1608408                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5880390                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2805711                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2137886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1345786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  628500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  490842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  210745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  156259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  123928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   87222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   54422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  39285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  30832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  21555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 140623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 172497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 176599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 178119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 179219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 179749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 182384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 181287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 170995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 170363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 171885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3125838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.965602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.427471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.437560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1920934     61.45%     61.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       554760     17.75%     79.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       259365      8.30%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       149436      4.78%     92.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        56399      1.80%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32442      1.04%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19162      0.61%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15450      0.49%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       117890      3.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3125838                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.400701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.080553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    340.473187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       167588    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167589                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.298946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.278911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.848646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146142     87.20%     87.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2408      1.44%     88.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12550      7.49%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4326      2.58%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1508      0.90%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              435      0.26%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              161      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               39      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167589                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              368974016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7370944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174817536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               376344960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            179565504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       356.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    363.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1035282817000                       # Total gap between requests
system.mem_ctrls.avgGap                     119188.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5282368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    128208384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       119488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89842880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    145520896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174817536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5102342.429628748447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 123838982.349835440516                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 115415.793112384432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86780992.657846644521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 140561475.849163174629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168859672.664977371693                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        82539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2093819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1424839                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2277326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2805711                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2699597582                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  93131564102                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     64456013                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  69676905890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 115514782818                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24721786640933                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32706.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44479.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34523.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48901.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50723.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8811237.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11250155280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5979572775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19300848000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7243219800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81723763680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     210499102470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     220286241600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       556282903605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.324522                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 570367719460                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34570120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 430345086540                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11068428000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5882982435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21862815660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7015335480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81723763680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     312189750690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     134652011520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       574395087465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.819434                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 346710639739                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34570120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 654002166261                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10008151327.586206                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46505292985.619545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 347430249500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   164573760500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 870709165500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12738299                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12738299                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12738299                       # number of overall hits
system.cpu1.icache.overall_hits::total       12738299                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2912                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2912                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2912                       # number of overall misses
system.cpu1.icache.overall_misses::total         2912                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    188027499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    188027499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    188027499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    188027499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12741211                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12741211                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12741211                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12741211                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000229                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000229                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000229                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000229                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64569.882898                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64569.882898                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64569.882898                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64569.882898                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          119                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2596                       # number of writebacks
system.cpu1.icache.writebacks::total             2596                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          284                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          284                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2628                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2628                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2628                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2628                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    173620500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    173620500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    173620500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    173620500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66065.639269                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66065.639269                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66065.639269                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66065.639269                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2596                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12738299                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12738299                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2912                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2912                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    188027499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    188027499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12741211                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12741211                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000229                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000229                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64569.882898                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64569.882898                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          284                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2628                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2628                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    173620500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    173620500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66065.639269                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66065.639269                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989004                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12684712                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2596                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4886.252696                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        354367500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989004                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999656                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999656                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25485050                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25485050                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16420361                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16420361                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16420361                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16420361                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3794898                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3794898                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3794898                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3794898                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 348686700256                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 348686700256                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 348686700256                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 348686700256                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20215259                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20215259                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20215259                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20215259                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.187724                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.187724                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.187724                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.187724                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91883.023010                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91883.023010                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91883.023010                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91883.023010                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1241779                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       217359                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20449                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2723                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.725659                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.823357                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1726501                       # number of writebacks
system.cpu1.dcache.writebacks::total          1726501                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2767013                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2767013                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2767013                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2767013                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1027885                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1027885                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1027885                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1027885                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  90938117027                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  90938117027                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  90938117027                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  90938117027                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050847                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050847                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050847                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050847                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88471.100393                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88471.100393                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88471.100393                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88471.100393                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1726501                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14604276                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14604276                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2292388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2292388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 178463930000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 178463930000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16896664                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16896664                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135671                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135671                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77850.664896                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77850.664896                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1786457                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1786457                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       505931                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       505931                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  37889742000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  37889742000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029943                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029943                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74891.125470                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74891.125470                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1816085                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1816085                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1502510                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1502510                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 170222770256                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 170222770256                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3318595                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3318595                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.452755                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.452755                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 113292.271104                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 113292.271104                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       980556                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       980556                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       521954                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       521954                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53048375027                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53048375027                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157282                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157282                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101634.195785                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101634.195785                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          293                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          293                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6868500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6868500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.356044                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.356044                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42398.148148                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42398.148148                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3389000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3389000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096703                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096703                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 77022.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77022.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       921000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       921000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.255079                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.255079                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8150.442478                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8150.442478                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       808000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       808000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.255079                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.255079                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7150.442478                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7150.442478                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103024                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103024                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708173                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708173                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62106204500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62106204500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390997                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390997                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87699.198501                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87699.198501                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708173                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708173                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61398031500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61398031500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390997                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390997                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86699.198501                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86699.198501                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.734696                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19252822                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1735954                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.090629                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        354379000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.734696                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.929209                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929209                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45790689                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45790689                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1035282926000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52145617                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10234597                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51717087                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6831914                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3910694                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             341                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           250                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7018894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7018894                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29807753                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22337865                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          210                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          210                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89415337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82844604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5189545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177457338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3815053568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3534274048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       334336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    221009408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7570671360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13567579                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180765120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         72713654                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.080420                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.274989                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               66925012     92.04%     92.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5731329      7.88%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55671      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1642      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72713654                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118301662952                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41433531853                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44743876973                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2604671809                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3943996                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1625466218500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141128                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703200                       # Number of bytes of host memory used
host_op_rate                                   141487                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10103.18                       # Real time elapsed on the host
host_tick_rate                               58415623                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1425843573                       # Number of instructions simulated
sim_ops                                    1429470348                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.590183                       # Number of seconds simulated
sim_ticks                                590183292500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.886832                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               94140343                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94247000                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3578374                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        103072788                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5392                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12959                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7567                       # Number of indirect misses.
system.cpu0.branchPred.lookups              104566096                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1537                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           758                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3576744                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  60057846                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13769035                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2836                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      121870441                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262719124                       # Number of instructions committed
system.cpu0.commit.committedOps             262719756                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1157469634                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.226978                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.161775                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1095137835     94.61%     94.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11815555      1.02%     95.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20317708      1.76%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2274636      0.20%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1103974      0.10%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1096332      0.09%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       286872      0.02%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11667687      1.01%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13769035      1.19%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1157469634                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10399                       # Number of function calls committed.
system.cpu0.commit.int_insts                261478746                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81089391                       # Number of loads committed
system.cpu0.commit.membars                        998                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1049      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180357334     68.65%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81090093     30.87%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1269926      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262719756                       # Class of committed instruction
system.cpu0.commit.refs                      82360113                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262719124                       # Number of Instructions Simulated
system.cpu0.committedOps                    262719756                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.480878                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.480878                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            962618063                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1697                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            81302039                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             406545201                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                49385068                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                139742376                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3577117                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3202                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             20263846                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  104566096                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 95289385                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1075105438                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1027966                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     465602874                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                7157494                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.088825                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          96902261                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          94145735                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.395513                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1175586470                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.396061                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.704706                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               830757815     70.67%     70.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               240162322     20.43%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96941455      8.25%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3366578      0.29%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2340334      0.20%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13271      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2002946      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     434      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1315      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1175586470                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1625859                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3699306                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                73204824                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.448615                       # Inst execution rate
system.cpu0.iew.exec_refs                   300107461                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1291070                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               96583181                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            119162395                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2029                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2081220                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1677641                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          381018927                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            298816391                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3142730                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            528115326                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                949611                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            606341141                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3577117                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            607549287                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19443011                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1249                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           46                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     38073004                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       406919                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           160                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       654312                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3044994                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                277709025                       # num instructions consuming a value
system.cpu0.iew.wb_count                    324742308                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.743224                       # average fanout of values written-back
system.cpu0.iew.wb_producers                206400027                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.275857                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     325655561                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               637529256                       # number of integer regfile reads
system.cpu0.int_regfile_writes              251166212                       # number of integer regfile writes
system.cpu0.ipc                              0.223171                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.223171                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1314      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            228910982     43.09%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1291      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  256      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     43.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           301003246     56.66%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1340647      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             531258055                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40017609                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.075326                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2175942      5.44%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              37840721     94.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  945      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             571274031                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2284700769                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    324741991                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        499317895                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 381015805                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                531258055                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3122                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      118299174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6581217                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           286                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     75497612                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1175586470                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.451909                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.190179                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          959509566     81.62%     81.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           94173930      8.01%     89.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           38773153      3.30%     92.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18360771      1.56%     94.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           35154356      2.99%     97.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           19572822      1.66%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5880436      0.50%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2600132      0.22%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1561304      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1175586470                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.451285                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2402132                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          524772                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           119162395                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1677641                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    588                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1177212329                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3154256                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              712355452                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201397130                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25484086                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                59888363                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             243108866                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               307207                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            526169011                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             392344935                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          302569674                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                146013585                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1158327                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3577117                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            253659283                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               101172552                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       526168699                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92670                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1186                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                122055978                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1177                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1528287650                       # The number of ROB reads
system.cpu0.rob.rob_writes                  787309974                       # The number of ROB writes
system.cpu0.timesIdled                          16988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  265                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.477949                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16323476                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16409140                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2195709                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28118280                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4476                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21684                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17208                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29836622                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          367                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           458                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2195485                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13129057                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3268036                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2579                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       48298678                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57221534                       # Number of instructions committed
system.cpu1.commit.committedOps              57222311                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    187401332                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.305346                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.254758                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    169164910     90.27%     90.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7636974      4.08%     94.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4134408      2.21%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       885723      0.47%     97.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       672686      0.36%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       781083      0.42%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        83679      0.04%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       773833      0.41%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3268036      1.74%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    187401332                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4162                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55982649                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13959933                       # Number of loads committed
system.cpu1.commit.membars                       1131                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1131      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41882756     73.19%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13960391     24.40%     97.59% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1377793      2.41%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57222311                       # Class of committed instruction
system.cpu1.commit.refs                      15338184                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57221534                       # Number of Instructions Simulated
system.cpu1.committedOps                     57222311                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.419364                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.419364                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            121387127                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  236                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13891912                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             118119129                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15629667                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53350483                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2204302                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  996                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2843429                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29836622                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 17989793                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    174598556                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               615338                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     138634510                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4409052                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.152491                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18611926                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16327952                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.708544                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         195415008                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.709445                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.104982                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               112331375     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                49971152     25.57%     83.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22871652     11.70%     94.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4030833      2.06%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3196277      1.64%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   39192      0.02%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2973956      1.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      40      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     531      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           195415008                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         246217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2339371                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18165334                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.448833                       # Inst execution rate
system.cpu1.iew.exec_refs                    25796922                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1540410                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               56303384                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26113614                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1587                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3426223                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2448589                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          105102364                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24256512                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1864839                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             87819193                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                366747                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             36092002                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2204302                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             36707550                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       648956                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          280113                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          923                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         8683                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12153681                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1070338                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          8683                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1255386                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1083985                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 66076457                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81600284                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.731213                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48315965                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.417049                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81963810                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               113498175                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62261497                       # number of integer regfile writes
system.cpu1.ipc                              0.292452                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.292452                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1321      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63055742     70.31%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2880      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            24999065     27.87%     98.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1624864      1.81%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              89684032                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1012010                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011284                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 207136     20.47%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                804625     79.51%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  249      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              90694721                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         376118295                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81600284                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        152991072                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 105099472                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 89684032                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2892                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       47880053                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           323213                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           313                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     32276883                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    195415008                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.458941                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.026034                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          148224477     75.85%     75.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24450910     12.51%     88.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12608671      6.45%     94.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4472499      2.29%     97.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3482360      1.78%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1125643      0.58%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             550384      0.28%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             262188      0.13%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             237876      0.12%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      195415008                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.458364                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5105136                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          933447                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26113614                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2448589                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    190                       # number of misc regfile reads
system.cpu1.numCycles                       195661225                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   984592465                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               99677496                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42717291                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3298021                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18253490                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18415351                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               250572                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            152090711                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             113250000                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86182448                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52668618                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1185936                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2204302                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22548782                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                43465157                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       152090711                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         62320                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1216                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11299063                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1215                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   289653882                       # The number of ROB reads
system.cpu1.rob.rob_writes                  219065966                       # The number of ROB writes
system.cpu1.timesIdled                           2390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         30327284                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               270107                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            31730610                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              56861010                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     46872818                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      93562466                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       379022                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       175054                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25332313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     21689745                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50664831                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       21864799                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           46826613                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       419288                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         46270773                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1610                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            439                       # Transaction distribution
system.membus.trans_dist::ReadExReq             43742                       # Transaction distribution
system.membus.trans_dist::ReadExResp            43742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      46826613                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    140432821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              140432821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3026537216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3026537216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1333                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          46872404                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                46872404    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            46872404                       # Request fanout histogram
system.membus.respLayer1.occupancy       241529715256                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             40.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        106367570279                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   590183292500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   590183292500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 44                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           22                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    71688136.363636                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   44542665.887990                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    101232000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             22                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   588606153500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1577139000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     95272927                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        95272927                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     95272927                       # number of overall hits
system.cpu0.icache.overall_hits::total       95272927                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16458                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16458                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16458                       # number of overall misses
system.cpu0.icache.overall_misses::total        16458                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1257904000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1257904000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1257904000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1257904000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     95289385                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     95289385                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     95289385                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     95289385                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000173                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000173                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000173                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000173                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76431.158099                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76431.158099                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76431.158099                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76431.158099                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1233                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.714286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15137                       # number of writebacks
system.cpu0.icache.writebacks::total            15137                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1321                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1321                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1321                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1321                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15137                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15137                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15137                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15137                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1162543000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1162543000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1162543000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1162543000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000159                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000159                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000159                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76801.413754                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76801.413754                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76801.413754                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76801.413754                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15137                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     95272927                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       95272927                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16458                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16458                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1257904000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1257904000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     95289385                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     95289385                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000173                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000173                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76431.158099                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76431.158099                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1321                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1321                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15137                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15137                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1162543000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1162543000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76801.413754                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76801.413754                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           95288290                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15169                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6281.777968                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        190593907                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       190593907                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66451363                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66451363                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66451363                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66451363                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     36734247                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36734247                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     36734247                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36734247                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2857266763226                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2857266763226                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2857266763226                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2857266763226                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    103185610                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    103185610                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    103185610                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    103185610                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.356002                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.356002                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.356002                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.356002                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77782.096996                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77782.096996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77782.096996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77782.096996                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    884738393                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       155680                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19677967                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3402                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.960864                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    45.761317                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23267533                       # number of writebacks
system.cpu0.dcache.writebacks::total         23267533                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13464865                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13464865                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13464865                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13464865                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23269382                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23269382                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23269382                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23269382                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2069907177413                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2069907177413                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2069907177413                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2069907177413                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.225510                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.225510                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.225510                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.225510                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88954.110488                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88954.110488                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88954.110488                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88954.110488                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23267532                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     65616816                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       65616816                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36299594                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36299594                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2826997900500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2826997900500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    101916410                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    101916410                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.356170                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.356170                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77879.601091                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77879.601091                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13074507                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13074507                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23225087                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23225087                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2066952545000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2066952545000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.227884                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.227884                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88996.546924                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88996.546924                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       834547                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        834547                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       434653                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       434653                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  30268862726                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30268862726                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1269200                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1269200                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.342462                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.342462                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69639.143699                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69639.143699                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       390358                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       390358                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44295                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44295                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2954632413                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2954632413                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034900                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034900                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 66703.519878                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66703.519878                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          697                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          697                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          147                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7265500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7265500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.174171                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.174171                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 49425.170068                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49425.170068                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          138                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       217500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       217500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010664                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010664                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          524                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          524                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1033500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1033500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          761                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          761                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.311432                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.311432                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4360.759494                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4360.759494                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       796500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       796500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.311432                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.311432                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3360.759494                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3360.759494                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          663                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            663                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           95                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           95                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       429500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       429500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          758                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          758                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.125330                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.125330                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4521.052632                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4521.052632                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           94                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           94                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       331000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       331000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.124011                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.124011                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3521.276596                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3521.276596                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999290                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89725104                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23268227                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.856121                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999290                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        229644141                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       229644141                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1266                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2709960                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 231                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              290381                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3001838                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1266                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2709960                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                231                       # number of overall hits
system.l2.overall_hits::.cpu1.data             290381                       # number of overall hits
system.l2.overall_hits::total                 3001838                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13871                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20556714                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1753703                       # number of demand (read+write) misses
system.l2.demand_misses::total               22326517                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13871                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20556714                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2229                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1753703                       # number of overall misses
system.l2.overall_misses::total              22326517                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1124528500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1993071944828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    190965000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 187091269109                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2181478707437                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1124528500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1993071944828                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    190965000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 187091269109                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2181478707437                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15137                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23266674                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2044084                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25328355                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15137                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23266674                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2044084                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25328355                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.916364                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.883526                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.906098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.857941                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.881483                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.916364                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.883526                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.906098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.857941                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.881483                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81070.470766                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96954.792718                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85672.947510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106683.554233                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97707.972427                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81070.470766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96954.792718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85672.947510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106683.554233                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97707.972427                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             189031                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6987                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.054673                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  24767529                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              419288                       # number of writebacks
system.l2.writebacks::total                    419288                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1102723                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22044                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1124783                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1102723                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22044                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1124783                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     19453991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1731659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21201734                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     19453991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1731659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     25869225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         47070959                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    985623500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1741008178354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    168089004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 168512229127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1910674119985                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    985623500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1741008178354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    168089004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 168512229127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1995219662166                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3905893782151                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.915967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.836131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.902033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.847156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.837075                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.915967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.836131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.902033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.847156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.858429                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71087.161918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89493.625157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75749.889139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97312.593950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90118.766700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71087.161918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89493.625157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75749.889139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97312.593950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77127.152521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82978.844390                       # average overall mshr miss latency
system.l2.replacements                       68331188                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       476861                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           476861                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       476861                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       476861                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24477202                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24477202                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24477203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24477203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     25869225                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       25869225                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1995219662166                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1995219662166                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77127.152521                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77127.152521                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              89                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  111                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           530                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           175                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                705                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4080000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       855500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4935500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          619                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          197                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              816                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.856220                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.888325                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.863971                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7698.113208                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4888.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7000.709220                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          524                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          171                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           695                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10679500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3492500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14172000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.846527                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.868020                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.851716                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20380.725191                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20423.976608                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20391.366906                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.812500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.842105                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       257500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       317000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.812500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.842105                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19807.692308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            13379                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            15040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28419                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          29646                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          27181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               56827                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2717073500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2561868500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5278942000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.689041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.643779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.666624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91650.593672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 94252.179831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92894.961902                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6626                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6464                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            13090                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        23020                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          43737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2144969000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2006433000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4151402000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.535038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.490680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.513068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93178.496959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96849.592122                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94917.392597                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1266                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           231                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1124528500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    190965000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1315493500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15137                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17597                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.916364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.906098                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.914929                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81070.470766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85672.947510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81707.670807                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13865                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16084                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    985623500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    168089004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1153712504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.915967                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.902033                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.914019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71087.161918                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75749.889139                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71730.446655                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2696581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       275341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2971922                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20527068                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1726522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22253590                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1990354871328                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 184529400609                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2174884271937                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23223649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2001863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25225512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.883886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.862458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.882186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96962.453251                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106879.263982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97731.838860                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1096097                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15580                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1111677                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     19430971                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1710942                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     21141913                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1738863209354                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 166505796127                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1905369005481                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.836689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.854675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.838116                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89489.259665                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97318.200224                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90122.828785                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    74830542                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  68331252                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.095114                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.298908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.014120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.593960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.971637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.116165                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.348420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.212406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.423690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 470600452                       # Number of tag accesses
system.l2.tags.data_accesses                470600452                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        887424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1246106688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        142016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     110842240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1641724352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2999702720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       887424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       142016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1029440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26834432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26834432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       19470417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1731910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     25651943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            46870355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       419288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             419288                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1503641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2111389299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           240630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        187809857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2781719464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5082662892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1503641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       240630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1744272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       45467963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45467963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45467963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1503641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2111389299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          240630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       187809857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2781719464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5128130854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    393309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  19417045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1716506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  25641778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034474186750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24173                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24173                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            76808415                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             370966                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    46870355                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     419289                       # Number of write requests accepted
system.mem_ctrls.readBursts                  46870355                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   419289                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  78941                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 25980                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            840920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            727932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            694139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            692493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4772753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7258759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7563002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5874680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5882606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4951673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2613235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1135031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1043100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           977955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           887978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           875158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             45034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22176                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1336670684233                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               233957070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2214009696733                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28566.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47316.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 38731050                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  331201                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              46870355                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               419289                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4571742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6214768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6321082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5864611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 5333647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4657622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3801666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2958837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2239452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1663478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1185379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 851898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 522020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 299428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 165760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  85157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  39218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  14429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8122489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    371.785679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.988071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.560820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2634239     32.43%     32.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1509817     18.59%     51.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       988649     12.17%     63.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       556488      6.85%     70.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       407748      5.02%     75.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       324390      3.99%     79.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       239392      2.95%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       208615      2.57%     84.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1253151     15.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8122489                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1935.690812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    148.460241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  36400.672919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        24157     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.37626e+06-1.44179e+06           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24173                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.271046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.250673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.867531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21450     88.74%     88.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              474      1.96%     90.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1321      5.46%     96.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              574      2.37%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              209      0.86%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               80      0.33%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               26      0.11%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24173                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2994650496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5052224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25172480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2999702720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26834496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5074.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5082.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    39.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  590183314500                       # Total gap between requests
system.mem_ctrls.avgGap                      12480.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       887424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1242690880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       142016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    109856384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1641073792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25172480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1503641.345455403440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2105601591.559794902802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 240630.329263344902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 186139433.962373644114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2780617162.252182960510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 42651969.853924661875                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     19470417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1731910                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     25651943                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       419289                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    412122269                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 932992703950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     75887771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  96721497599                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1183807485144                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14278647953268                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29721.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47918.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34199.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55846.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46148.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34054430.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24694632480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13125523620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        131138495040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          974151180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46589097360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     263189519430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4997104800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       484708523910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        821.284726                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10454483119                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19707740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 560021069381                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          33299896140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17699318340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        202952200920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1078963560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46589097360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     266364263250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2323636320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       570307375890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        966.322468                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3714290115                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19707740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 566761262385                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3077204746.875000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6160482026.771860                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       114000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  15614281000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97830533000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 492352759500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     17987258                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17987258                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     17987258                       # number of overall hits
system.cpu1.icache.overall_hits::total       17987258                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2535                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2535                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2535                       # number of overall misses
system.cpu1.icache.overall_misses::total         2535                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    206022500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    206022500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    206022500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    206022500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     17989793                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17989793                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     17989793                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17989793                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000141                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000141                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000141                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000141                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 81271.203156                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81271.203156                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 81271.203156                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81271.203156                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2460                       # number of writebacks
system.cpu1.icache.writebacks::total             2460                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           75                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           75                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2460                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2460                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2460                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2460                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    197883000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    197883000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    197883000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    197883000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000137                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000137                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 80440.243902                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 80440.243902                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 80440.243902                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 80440.243902                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2460                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     17987258                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17987258                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2535                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2535                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    206022500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    206022500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     17989793                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17989793                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000141                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 81271.203156                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81271.203156                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           75                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2460                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2460                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    197883000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    197883000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 80440.243902                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 80440.243902                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18045933                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2492                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7241.546148                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         35982046                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        35982046                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15882005                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15882005                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15882005                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15882005                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4955518                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4955518                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4955518                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4955518                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 384452266257                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 384452266257                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 384452266257                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 384452266257                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20837523                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20837523                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20837523                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20837523                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.237817                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.237817                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.237817                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.237817                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77580.641672                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77580.641672                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77580.641672                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77580.641672                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     41688026                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        38122                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           686600                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            483                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.716612                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.927536                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2044193                       # number of writebacks
system.cpu1.dcache.writebacks::total          2044193                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2909423                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2909423                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2909423                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2909423                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2046095                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2046095                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2046095                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2046095                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 194604922800                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 194604922800                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 194604922800                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 194604922800                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.098193                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.098193                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.098193                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.098193                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95110.404356                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95110.404356                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95110.404356                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95110.404356                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2044191                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14936346                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14936346                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4524184                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4524184                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 354062591000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 354062591000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19460530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19460530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.232480                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.232480                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78259.989205                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78259.989205                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2520526                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2520526                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2003658                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2003658                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 191790485000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 191790485000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.102960                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.102960                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95720.170309                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95720.170309                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       945659                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        945659                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       431334                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       431334                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  30389675257                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  30389675257                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1376993                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1376993                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.313243                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.313243                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70455.088764                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70455.088764                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       388897                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       388897                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42437                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42437                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2814437800                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2814437800                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.030819                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030819                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66320.376087                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66320.376087                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          696                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          696                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13356500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13356500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.174377                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.174377                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 90860.544218                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 90860.544218                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7086000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7086000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097272                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097272                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 86414.634146                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 86414.634146                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          594                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          205                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          205                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1218500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1218500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.256571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.256571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5943.902439                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5943.902439                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          205                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          205                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1013500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1013500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.256571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.256571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4943.902439                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4943.902439                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          303                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            303                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          155                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          155                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       943000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       943000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          458                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          458                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.338428                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.338428                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  6083.870968                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  6083.870968                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          155                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          155                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       788000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       788000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.338428                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.338428                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  5083.870968                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  5083.870968                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.979730                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17937656                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2045928                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.767491                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.979730                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999367                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999367                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43725147                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43725147                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 590183292500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25246262                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       896149                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24852461                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        67911900                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         43836609                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1726                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           442                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2168                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85434                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85434                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17597                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25228665                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69804553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6135033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75992377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1937536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2978189312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       314880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261649664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3242091392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       112172472                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27048320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        137502538                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.163054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.372846                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              115257193     83.82%     83.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1               22070291     16.05%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 175054      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          137502538                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50662546379                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34906085937                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22711987                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3071555230                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3694990                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
