{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478520006178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478520006179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  7 09:00:06 2016 " "Processing started: Mon Nov  7 09:00:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478520006179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520006179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoNibble -c ProjetoNibble " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoNibble -c ProjetoNibble" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520006179 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478520006453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Suc5bitR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Suc5bitR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Suc5bitR " "Found entity 1: Suc5bitR" {  } { { "Suc5bitR.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Suc5bitR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe5 " "Found entity 1: dffe5" {  } { { "dffe5.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe6 " "Found entity 1: dffe6" {  } { { "dffe6.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Suc5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Suc5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Suc5bits " "Found entity 1: Suc5bits" {  } { { "Suc5bits.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Suc5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe4 " "Found entity 1: dffe4" {  } { { "dffe4.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add18its.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Add18its.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add18its " "Found entity 1: Add18its" {  } { { "Add18its.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Add18its.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_port_rom.v" "" { Text "/home/pedro/projectNibble/ProjetoNibble/single_port_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Transform5for4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Transform5for4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Transform5for4 " "Found entity 1: Transform5for4" {  } { { "Transform5for4.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Transform5for4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe24.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe24 " "Found entity 1: dffe24" {  } { { "dffe24.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe8 " "Found entity 1: dffe8" {  } { { "dffe8.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe3 " "Found entity 1: dffe3" {  } { { "dffe3.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/home/pedro/projectNibble/ProjetoNibble/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Add8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add8bits " "Found entity 1: Add8bits" {  } { { "Add8bits.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Add8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Complemento2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Complemento2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento2 " "Found entity 1: Complemento2" {  } { { "Complemento2.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Complemento2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "/home/pedro/projectNibble/ProjetoNibble/single_port_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "State.bdf 1 1 " "Found 1 design units, including 1 entities, in source file State.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 State " "Found entity 1: State" {  } { { "State.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/State.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CentralControl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CentralControl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CentralControl " "Found entity 1: CentralControl" {  } { { "CentralControl.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/CentralControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478520020157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:Decoder_ " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:Decoder_\"" {  } { { "Main.bdf" "Decoder_" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { { 0 1352 1632 128 "Decoder_" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe24 dffe24:inst8 " "Elaborating entity \"dffe24\" for hierarchy \"dffe24:inst8\"" {  } { { "Main.bdf" "inst8" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { { 0 1112 1336 128 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe8 dffe24:inst8\|dffe8:inst " "Elaborating entity \"dffe8\" for hierarchy \"dffe24:inst8\|dffe8:inst\"" {  } { { "dffe24.bdf" "inst" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe24.bdf" { { 496 496 696 624 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe4 dffe24:inst8\|dffe8:inst\|dffe4:inst " "Elaborating entity \"dffe4\" for hierarchy \"dffe24:inst8\|dffe8:inst\|dffe4:inst\"" {  } { { "dffe8.bdf" "inst" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe8.bdf" { { 536 1112 1312 664 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CentralControl CentralControl:inst1 " "Elaborating entity \"CentralControl\" for hierarchy \"CentralControl:inst1\"" {  } { { "Main.bdf" "inst1" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { { -232 872 1072 -104 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe3 CentralControl:inst1\|dffe3:inst1 " "Elaborating entity \"dffe3\" for hierarchy \"CentralControl:inst1\|dffe3:inst1\"" {  } { { "CentralControl.bdf" "inst1" { Schematic "/home/pedro/projectNibble/ProjetoNibble/CentralControl.bdf" { { 96 232 432 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State CentralControl:inst1\|State:inst " "Elaborating entity \"State\" for hierarchy \"CentralControl:inst1\|State:inst\"" {  } { { "CentralControl.bdf" "inst" { Schematic "/home/pedro/projectNibble/ProjetoNibble/CentralControl.bdf" { { 80 520 736 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom single_port_rom:inst5 " "Elaborating entity \"single_port_rom\" for hierarchy \"single_port_rom:inst5\"" {  } { { "Main.bdf" "inst5" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { { 24 888 1056 104 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020220 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 31 single_port_rom.v(24) " "Verilog HDL warning at single_port_rom.v(24): number of words (13) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "single_port_rom.v" "" { Text "/home/pedro/projectNibble/ProjetoNibble/single_port_rom.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1478520020221 "|Main|single_port_rom:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 single_port_rom.v(12) " "Net \"rom.data_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/pedro/projectNibble/ProjetoNibble/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478520020221 "|Main|single_port_rom:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 single_port_rom.v(12) " "Net \"rom.waddr_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/pedro/projectNibble/ProjetoNibble/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478520020221 "|Main|single_port_rom:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 single_port_rom.v(12) " "Net \"rom.we_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/pedro/projectNibble/ProjetoNibble/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478520020221 "|Main|single_port_rom:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transform5for4 Transform5for4:inst6 " "Elaborating entity \"Transform5for4\" for hierarchy \"Transform5for4:inst6\"" {  } { { "Main.bdf" "inst6" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { { 24 496 728 136 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe6 dffe6:inst3 " "Elaborating entity \"dffe6\" for hierarchy \"dffe6:inst3\"" {  } { { "Main.bdf" "inst3" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { { -8 -8 192 120 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe5 dffe6:inst3\|dffe5:inst " "Elaborating entity \"dffe5\" for hierarchy \"dffe6:inst3\|dffe5:inst\"" {  } { { "dffe6.bdf" "inst" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe6.bdf" { { 448 544 744 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Suc5bitR Suc5bitR:inst " "Elaborating entity \"Suc5bitR\" for hierarchy \"Suc5bitR:inst\"" {  } { { "Main.bdf" "inst" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { { -136 208 408 -40 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Suc5bits Suc5bitR:inst\|Suc5bits:inst " "Elaborating entity \"Suc5bits\" for hierarchy \"Suc5bitR:inst\|Suc5bits:inst\"" {  } { { "Suc5bitR.bdf" "inst" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Suc5bitR.bdf" { { 712 400 616 808 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add18its Suc5bitR:inst\|Suc5bits:inst\|Add18its:inst6 " "Elaborating entity \"Add18its\" for hierarchy \"Suc5bitR:inst\|Suc5bits:inst\|Add18its:inst6\"" {  } { { "Suc5bits.bdf" "inst6" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Suc5bits.bdf" { { 592 1464 1592 688 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add8bits Add8bits:inst13 " "Elaborating entity \"Add8bits\" for hierarchy \"Add8bits:inst13\"" {  } { { "Main.bdf" "inst13" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { { -184 2624 2848 -88 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst16 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst16\"" {  } { { "Main.bdf" "inst16" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { { -8 2392 2552 104 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento2 Complemento2:inst15 " "Elaborating entity \"Complemento2\" for hierarchy \"Complemento2:inst15\"" {  } { { "Main.bdf" "inst15" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { { 176 2112 2336 272 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "not8.bdf 1 1 " "Using design file not8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 not8 " "Found entity 1: not8" {  } { { "not8.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/not8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520020256 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1478520020256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not8 Complemento2:inst15\|not8:inst11 " "Elaborating entity \"not8\" for hierarchy \"Complemento2:inst15\|not8:inst11\"" {  } { { "Complemento2.bdf" "inst11" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Complemento2.bdf" { { 368 616 816 464 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:inst17 " "Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:inst17\"" {  } { { "Main.bdf" "inst17" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { { -488 2136 2304 -376 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020259 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478520020648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520020648 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "Main.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { { 48 -304 -136 64 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478520020689 "|Main|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRN " "No output dependent on input pin \"CLRN\"" {  } { { "Main.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { { 144 -304 -136 160 "CLRN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478520020689 "|Main|CLRN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1478520020689 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478520020689 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478520020689 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478520020689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1282 " "Peak virtual memory: 1282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478520020696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  7 09:00:20 2016 " "Processing ended: Mon Nov  7 09:00:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478520020696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478520020696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478520020696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520020696 ""}
