Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Nov 28 19:38:58 2017
| Host         : samsung running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Computer_timing_summary_routed.rpt -rpx Computer_timing_summary_routed.rpx
| Design       : Computer
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemData2[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/memoryRead_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_branch_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_branch_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_branch_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_x_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_x_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_x_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_y_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_y_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_y_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_z_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_z_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_z_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_select_goal_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_select_goal_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_select_goal_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe_mem/t_regwrite_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[9]/Q (HIGH)

 There are 222 register/latch pins with no clock driven by root clock pin: local_mem/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 222 register/latch pins with no clock driven by root clock pin: local_mem/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[10]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[10]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[10]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[5]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[5]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[5]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[6]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[6]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[6]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[7]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[7]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[7]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[8]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[8]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[8]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[9]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[9]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem/toutput1_reg[9]_P/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: vga/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 630 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 107 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.269        0.000                      0                  262        0.102        0.000                      0                  262        9.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in             16.269        0.000                      0                  262        0.102        0.000                      0                  262        9.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack       16.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.269ns  (required time - arrival time)
  Source:                 local_mem/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/toutput2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.538ns (15.666%)  route 2.896ns (84.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 24.618 - 20.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.356     4.884    local_mem/clk_in_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  local_mem/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.433     5.317 f  local_mem/FSM_sequential_state_reg[0]/Q
                         net (fo=67, routed)          1.980     7.297    local_mem/state[0]
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.105     7.402 r  local_mem/toutput2[7]_i_1/O
                         net (fo=16, routed)          0.916     8.318    local_mem/toutput20
    SLICE_X51Y90         FDRE                                         r  local_mem/toutput2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.263    24.618    local_mem/clk_in_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  local_mem/toutput2_reg[3]/C
                         clock pessimism              0.172    24.790    
                         clock uncertainty           -0.035    24.755    
    SLICE_X51Y90         FDRE (Setup_fdre_C_CE)      -0.168    24.587    local_mem/toutput2_reg[3]
  -------------------------------------------------------------------
                         required time                         24.587    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                 16.269    

Slack (MET) :             16.382ns  (required time - arrival time)
  Source:                 local_mem/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/toutput2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.538ns (17.549%)  route 2.528ns (82.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 24.617 - 20.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.356     4.884    local_mem/clk_in_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  local_mem/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.433     5.317 f  local_mem/FSM_sequential_state_reg[0]/Q
                         net (fo=67, routed)          2.004     7.321    local_mem/state[0]
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.105     7.426 r  local_mem/toutput2[15]_i_1/O
                         net (fo=8, routed)           0.524     7.949    local_mem/toutput2[15]_i_1_n_1
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.262    24.617    local_mem/clk_in_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[10]/C
                         clock pessimism              0.172    24.789    
                         clock uncertainty           -0.035    24.754    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.423    24.331    local_mem/toutput2_reg[10]
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 16.382    

Slack (MET) :             16.382ns  (required time - arrival time)
  Source:                 local_mem/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/toutput2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.538ns (17.549%)  route 2.528ns (82.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 24.617 - 20.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.356     4.884    local_mem/clk_in_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  local_mem/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.433     5.317 f  local_mem/FSM_sequential_state_reg[0]/Q
                         net (fo=67, routed)          2.004     7.321    local_mem/state[0]
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.105     7.426 r  local_mem/toutput2[15]_i_1/O
                         net (fo=8, routed)           0.524     7.949    local_mem/toutput2[15]_i_1_n_1
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.262    24.617    local_mem/clk_in_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[11]/C
                         clock pessimism              0.172    24.789    
                         clock uncertainty           -0.035    24.754    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.423    24.331    local_mem/toutput2_reg[11]
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 16.382    

Slack (MET) :             16.382ns  (required time - arrival time)
  Source:                 local_mem/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/toutput2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.538ns (17.549%)  route 2.528ns (82.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 24.617 - 20.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.356     4.884    local_mem/clk_in_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  local_mem/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.433     5.317 f  local_mem/FSM_sequential_state_reg[0]/Q
                         net (fo=67, routed)          2.004     7.321    local_mem/state[0]
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.105     7.426 r  local_mem/toutput2[15]_i_1/O
                         net (fo=8, routed)           0.524     7.949    local_mem/toutput2[15]_i_1_n_1
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.262    24.617    local_mem/clk_in_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[12]/C
                         clock pessimism              0.172    24.789    
                         clock uncertainty           -0.035    24.754    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.423    24.331    local_mem/toutput2_reg[12]
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 16.382    

Slack (MET) :             16.382ns  (required time - arrival time)
  Source:                 local_mem/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/toutput2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.538ns (17.549%)  route 2.528ns (82.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 24.617 - 20.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.356     4.884    local_mem/clk_in_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  local_mem/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.433     5.317 f  local_mem/FSM_sequential_state_reg[0]/Q
                         net (fo=67, routed)          2.004     7.321    local_mem/state[0]
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.105     7.426 r  local_mem/toutput2[15]_i_1/O
                         net (fo=8, routed)           0.524     7.949    local_mem/toutput2[15]_i_1_n_1
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.262    24.617    local_mem/clk_in_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[13]/C
                         clock pessimism              0.172    24.789    
                         clock uncertainty           -0.035    24.754    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.423    24.331    local_mem/toutput2_reg[13]
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 16.382    

Slack (MET) :             16.382ns  (required time - arrival time)
  Source:                 local_mem/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/toutput2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.538ns (17.549%)  route 2.528ns (82.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 24.617 - 20.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.356     4.884    local_mem/clk_in_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  local_mem/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.433     5.317 f  local_mem/FSM_sequential_state_reg[0]/Q
                         net (fo=67, routed)          2.004     7.321    local_mem/state[0]
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.105     7.426 r  local_mem/toutput2[15]_i_1/O
                         net (fo=8, routed)           0.524     7.949    local_mem/toutput2[15]_i_1_n_1
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.262    24.617    local_mem/clk_in_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[14]/C
                         clock pessimism              0.172    24.789    
                         clock uncertainty           -0.035    24.754    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.423    24.331    local_mem/toutput2_reg[14]
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 16.382    

Slack (MET) :             16.382ns  (required time - arrival time)
  Source:                 local_mem/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/toutput2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.538ns (17.549%)  route 2.528ns (82.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 24.617 - 20.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.356     4.884    local_mem/clk_in_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  local_mem/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.433     5.317 f  local_mem/FSM_sequential_state_reg[0]/Q
                         net (fo=67, routed)          2.004     7.321    local_mem/state[0]
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.105     7.426 r  local_mem/toutput2[15]_i_1/O
                         net (fo=8, routed)           0.524     7.949    local_mem/toutput2[15]_i_1_n_1
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.262    24.617    local_mem/clk_in_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[15]/C
                         clock pessimism              0.172    24.789    
                         clock uncertainty           -0.035    24.754    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.423    24.331    local_mem/toutput2_reg[15]
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 16.382    

Slack (MET) :             16.382ns  (required time - arrival time)
  Source:                 local_mem/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/toutput2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.538ns (17.549%)  route 2.528ns (82.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 24.617 - 20.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.356     4.884    local_mem/clk_in_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  local_mem/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.433     5.317 f  local_mem/FSM_sequential_state_reg[0]/Q
                         net (fo=67, routed)          2.004     7.321    local_mem/state[0]
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.105     7.426 r  local_mem/toutput2[15]_i_1/O
                         net (fo=8, routed)           0.524     7.949    local_mem/toutput2[15]_i_1_n_1
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.262    24.617    local_mem/clk_in_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[8]/C
                         clock pessimism              0.172    24.789    
                         clock uncertainty           -0.035    24.754    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.423    24.331    local_mem/toutput2_reg[8]
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 16.382    

Slack (MET) :             16.382ns  (required time - arrival time)
  Source:                 local_mem/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/toutput2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.538ns (17.549%)  route 2.528ns (82.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 24.617 - 20.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.356     4.884    local_mem/clk_in_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  local_mem/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.433     5.317 f  local_mem/FSM_sequential_state_reg[0]/Q
                         net (fo=67, routed)          2.004     7.321    local_mem/state[0]
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.105     7.426 r  local_mem/toutput2[15]_i_1/O
                         net (fo=8, routed)           0.524     7.949    local_mem/toutput2[15]_i_1_n_1
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.262    24.617    local_mem/clk_in_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  local_mem/toutput2_reg[9]/C
                         clock pessimism              0.172    24.789    
                         clock uncertainty           -0.035    24.754    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.423    24.331    local_mem/toutput2_reg[9]
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 16.382    

Slack (MET) :             16.398ns  (required time - arrival time)
  Source:                 local_mem/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/toutput2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.538ns (16.270%)  route 2.769ns (83.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 24.620 - 20.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.356     4.884    local_mem/clk_in_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  local_mem/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.433     5.317 f  local_mem/FSM_sequential_state_reg[0]/Q
                         net (fo=67, routed)          1.980     7.297    local_mem/state[0]
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.105     7.402 r  local_mem/toutput2[7]_i_1/O
                         net (fo=16, routed)          0.789     8.191    local_mem/toutput20
    SLICE_X48Y90         FDRE                                         r  local_mem/toutput2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.265    24.620    local_mem/clk_in_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  local_mem/toutput2_reg[2]/C
                         clock pessimism              0.172    24.792    
                         clock uncertainty           -0.035    24.757    
    SLICE_X48Y90         FDRE (Setup_fdre_C_CE)      -0.168    24.589    local_mem/toutput2_reg[2]
  -------------------------------------------------------------------
                         required time                         24.589    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                 16.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 local_mem/flash_pc_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/flash_addr_input_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.249ns (52.838%)  route 0.222ns (47.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.565     1.699    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  local_mem/flash_pc_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  local_mem/flash_pc_addr_reg[8]/Q
                         net (fo=4, routed)           0.222     2.063    local_mem/flash_pc_addr_reg[8]
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.171 r  local_mem/flash_addr_input_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.171    local_mem/flash_addr_input_reg[9]_i_1_n_5
    SLICE_X53Y102        FDRE                                         r  local_mem/flash_addr_input_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.828     2.218    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  local_mem/flash_addr_input_reg[9]/C
                         clock pessimism             -0.254     1.963    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.105     2.068    local_mem/flash_addr_input_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 local_mem/flash_pc_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/flash_pc_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.919%)  route 0.119ns (25.081%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.565     1.699    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  local_mem/flash_pc_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  local_mem/flash_pc_addr_reg[11]/Q
                         net (fo=4, routed)           0.118     1.959    local_mem/flash_pc_addr_reg[11]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.119 r  local_mem/flash_pc_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.119    local_mem/flash_pc_addr_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.173 r  local_mem/flash_pc_addr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.173    local_mem/flash_pc_addr_reg[12]_i_1_n_8
    SLICE_X53Y100        FDRE                                         r  local_mem/flash_pc_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.828     2.218    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  local_mem/flash_pc_addr_reg[12]/C
                         clock pessimism             -0.254     1.963    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     2.068    local_mem/flash_pc_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 local_mem/flash_pc_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/flash_pc_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.488%)  route 0.119ns (24.512%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.565     1.699    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  local_mem/flash_pc_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  local_mem/flash_pc_addr_reg[11]/Q
                         net (fo=4, routed)           0.118     1.959    local_mem/flash_pc_addr_reg[11]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.119 r  local_mem/flash_pc_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.119    local_mem/flash_pc_addr_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.184 r  local_mem/flash_pc_addr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.184    local_mem/flash_pc_addr_reg[12]_i_1_n_6
    SLICE_X53Y100        FDRE                                         r  local_mem/flash_pc_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.828     2.218    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  local_mem/flash_pc_addr_reg[14]/C
                         clock pessimism             -0.254     1.963    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     2.068    local_mem/flash_pc_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 local_mem/flash_pc_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/flash_addr_input_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.252ns (51.432%)  route 0.238ns (48.568%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.565     1.699    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  local_mem/flash_pc_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  local_mem/flash_pc_addr_reg[7]/Q
                         net (fo=4, routed)           0.238     2.078    local_mem/flash_pc_addr_reg[7]
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.189 r  local_mem/flash_addr_input_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.189    local_mem/flash_addr_input_reg[9]_i_1_n_6
    SLICE_X53Y102        FDRE                                         r  local_mem/flash_addr_input_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.828     2.218    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  local_mem/flash_addr_input_reg[8]/C
                         clock pessimism             -0.254     1.963    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.105     2.068    local_mem/flash_addr_input_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 local_mem/flash_pc_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/flash_addr_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.249ns (50.696%)  route 0.242ns (49.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.565     1.699    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  local_mem/flash_pc_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  local_mem/flash_pc_addr_reg[4]/Q
                         net (fo=4, routed)           0.242     2.083    local_mem/flash_pc_addr_reg[4]
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.191 r  local_mem/flash_addr_input_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.191    local_mem/flash_addr_input_reg[5]_i_1_n_5
    SLICE_X53Y101        FDRE                                         r  local_mem/flash_addr_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.828     2.218    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  local_mem/flash_addr_input_reg[5]/C
                         clock pessimism             -0.254     1.963    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     2.068    local_mem/flash_addr_input_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 local_mem/flash_pc_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/flash_addr_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.288ns (58.281%)  route 0.206ns (41.719%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.565     1.699    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  local_mem/flash_pc_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  local_mem/flash_pc_addr_reg[0]/Q
                         net (fo=5, routed)           0.206     2.047    local_mem/flash_pc_addr_reg[0]
    SLICE_X53Y101        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.194 r  local_mem/flash_addr_input_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.194    local_mem/flash_addr_input_reg[5]_i_1_n_8
    SLICE_X53Y101        FDRE                                         r  local_mem/flash_addr_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.828     2.218    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  local_mem/flash_addr_input_reg[2]/C
                         clock pessimism             -0.254     1.963    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     2.068    local_mem/flash_addr_input_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 local_mem/tflash_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/DataBuf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.563     1.697    local_mem/clk_in_IBUF_BUFG
    SLICE_X65Y101        FDRE                                         r  local_mem/tflash_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.141     1.838 r  local_mem/tflash_data_reg[14]/Q
                         net (fo=1, routed)           0.056     1.895    local_mem/tflash_data_reg_n_1_[14]
    SLICE_X64Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.940 r  local_mem/DataBuf[14]_i_1/O
                         net (fo=1, routed)           0.000     1.940    local_mem/DataBuf[14]
    SLICE_X64Y101        FDRE                                         r  local_mem/DataBuf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.835     2.224    local_mem/clk_in_IBUF_BUFG
    SLICE_X64Y101        FDRE                                         r  local_mem/DataBuf_reg[14]/C
                         clock pessimism             -0.513     1.710    
    SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.091     1.801    local_mem/DataBuf_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 local_mem/flash_pc_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/flash_pc_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.690%)  route 0.119ns (23.310%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.565     1.699    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  local_mem/flash_pc_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  local_mem/flash_pc_addr_reg[11]/Q
                         net (fo=4, routed)           0.118     1.959    local_mem/flash_pc_addr_reg[11]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.119 r  local_mem/flash_pc_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.119    local_mem/flash_pc_addr_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.209 r  local_mem/flash_pc_addr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.209    local_mem/flash_pc_addr_reg[12]_i_1_n_7
    SLICE_X53Y100        FDRE                                         r  local_mem/flash_pc_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.828     2.218    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  local_mem/flash_pc_addr_reg[13]/C
                         clock pessimism             -0.254     1.963    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     2.068    local_mem/flash_pc_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 local_mem/flash_pc_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/flash_pc_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.690%)  route 0.119ns (23.310%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.565     1.699    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  local_mem/flash_pc_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  local_mem/flash_pc_addr_reg[11]/Q
                         net (fo=4, routed)           0.118     1.959    local_mem/flash_pc_addr_reg[11]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.119 r  local_mem/flash_pc_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.119    local_mem/flash_pc_addr_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.209 r  local_mem/flash_pc_addr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.209    local_mem/flash_pc_addr_reg[12]_i_1_n_5
    SLICE_X53Y100        FDRE                                         r  local_mem/flash_pc_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.828     2.218    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  local_mem/flash_pc_addr_reg[15]/C
                         clock pessimism             -0.254     1.963    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     2.068    local_mem/flash_pc_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 local_mem/flash_pc_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            local_mem/flash_addr_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.252ns (49.146%)  route 0.261ns (50.854%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.565     1.699    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  local_mem/flash_pc_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  local_mem/flash_pc_addr_reg[3]/Q
                         net (fo=4, routed)           0.261     2.101    local_mem/flash_pc_addr_reg[3]
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.212 r  local_mem/flash_addr_input_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.212    local_mem/flash_addr_input_reg[5]_i_1_n_6
    SLICE_X53Y101        FDRE                                         r  local_mem/flash_addr_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.828     2.218    local_mem/clk_in_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  local_mem/flash_addr_input_reg[4]/C
                         clock pessimism             -0.254     1.963    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     2.068    local_mem/flash_addr_input_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y102   local_mem/flash_addr_input_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y102   local_mem/flash_addr_input_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y102   local_mem/flash_addr_input_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y102   local_mem/flash_addr_input_reg[9]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X72Y102   local_mem/flash_local/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X72Y102   local_mem/flash_local/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X72Y102   local_mem/flash_local/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X72Y102   local_mem/flash_local/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X72Y102   local_mem/flash_local/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y102   local_mem/flash_read_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y103   local_mem/DataBuf_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y100   local_mem/DataBuf_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y103   local_mem/DataBuf_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y101   local_mem/DataBuf_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y101   local_mem/DataBuf_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y102   local_mem/DataBuf_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X70Y102   local_mem/flash_local/dataout_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X70Y102   local_mem/flash_local/dataout_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X71Y102   local_mem/flash_local/dataout_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y102   local_mem/flash_addr_input_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y102   local_mem/flash_addr_input_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y102   local_mem/flash_addr_input_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y102   local_mem/flash_addr_input_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y102   local_mem/flash_read_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X57Y101   local_mem/flash_state_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X57Y101   local_mem/flash_state_num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X57Y101   local_mem/flash_state_num_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X55Y98    local_mem/toutput1_reg[8]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X55Y98    local_mem/toutput1_reg[8]_C/C



