module LoadController (
	clock,
	reset,
	io_cmd_ready,
	io_cmd_valid,
	io_cmd_bits_cmd_inst_funct,
	io_cmd_bits_cmd_inst_rs2,
	io_cmd_bits_cmd_inst_rs1,
	io_cmd_bits_cmd_inst_xd,
	io_cmd_bits_cmd_inst_xs1,
	io_cmd_bits_cmd_inst_xs2,
	io_cmd_bits_cmd_inst_rd,
	io_cmd_bits_cmd_inst_opcode,
	io_cmd_bits_cmd_rs1,
	io_cmd_bits_cmd_rs2,
	io_cmd_bits_cmd_status_debug,
	io_cmd_bits_cmd_status_cease,
	io_cmd_bits_cmd_status_wfi,
	io_cmd_bits_cmd_status_isa,
	io_cmd_bits_cmd_status_dprv,
	io_cmd_bits_cmd_status_dv,
	io_cmd_bits_cmd_status_prv,
	io_cmd_bits_cmd_status_v,
	io_cmd_bits_cmd_status_sd,
	io_cmd_bits_cmd_status_zero2,
	io_cmd_bits_cmd_status_mpv,
	io_cmd_bits_cmd_status_gva,
	io_cmd_bits_cmd_status_mbe,
	io_cmd_bits_cmd_status_sbe,
	io_cmd_bits_cmd_status_sxl,
	io_cmd_bits_cmd_status_uxl,
	io_cmd_bits_cmd_status_sd_rv32,
	io_cmd_bits_cmd_status_zero1,
	io_cmd_bits_cmd_status_tsr,
	io_cmd_bits_cmd_status_tw,
	io_cmd_bits_cmd_status_tvm,
	io_cmd_bits_cmd_status_mxr,
	io_cmd_bits_cmd_status_sum,
	io_cmd_bits_cmd_status_mprv,
	io_cmd_bits_cmd_status_xs,
	io_cmd_bits_cmd_status_fs,
	io_cmd_bits_cmd_status_mpp,
	io_cmd_bits_cmd_status_vs,
	io_cmd_bits_cmd_status_spp,
	io_cmd_bits_cmd_status_mpie,
	io_cmd_bits_cmd_status_ube,
	io_cmd_bits_cmd_status_spie,
	io_cmd_bits_cmd_status_upie,
	io_cmd_bits_cmd_status_mie,
	io_cmd_bits_cmd_status_hie,
	io_cmd_bits_cmd_status_sie,
	io_cmd_bits_cmd_status_uie,
	io_cmd_bits_rob_id_bits,
	io_cmd_bits_from_matmul_fsm,
	io_cmd_bits_from_conv_fsm,
	io_dma_req_ready,
	io_dma_req_valid,
	io_dma_req_bits_vaddr,
	io_dma_req_bits_laddr_is_acc_addr,
	io_dma_req_bits_laddr_accumulate,
	io_dma_req_bits_laddr_read_full_acc_row,
	io_dma_req_bits_laddr_norm_cmd,
	io_dma_req_bits_laddr_garbage,
	io_dma_req_bits_laddr_garbage_bit,
	io_dma_req_bits_laddr_data,
	io_dma_req_bits_cols,
	io_dma_req_bits_repeats,
	io_dma_req_bits_scale,
	io_dma_req_bits_has_acc_bitwidth,
	io_dma_req_bits_all_zeros,
	io_dma_req_bits_block_stride,
	io_dma_req_bits_pixel_repeats,
	io_dma_req_bits_cmd_id,
	io_dma_req_bits_status_debug,
	io_dma_req_bits_status_cease,
	io_dma_req_bits_status_wfi,
	io_dma_req_bits_status_isa,
	io_dma_req_bits_status_dprv,
	io_dma_req_bits_status_dv,
	io_dma_req_bits_status_prv,
	io_dma_req_bits_status_v,
	io_dma_req_bits_status_sd,
	io_dma_req_bits_status_zero2,
	io_dma_req_bits_status_mpv,
	io_dma_req_bits_status_gva,
	io_dma_req_bits_status_mbe,
	io_dma_req_bits_status_sbe,
	io_dma_req_bits_status_sxl,
	io_dma_req_bits_status_uxl,
	io_dma_req_bits_status_sd_rv32,
	io_dma_req_bits_status_zero1,
	io_dma_req_bits_status_tsr,
	io_dma_req_bits_status_tw,
	io_dma_req_bits_status_tvm,
	io_dma_req_bits_status_mxr,
	io_dma_req_bits_status_sum,
	io_dma_req_bits_status_mprv,
	io_dma_req_bits_status_xs,
	io_dma_req_bits_status_fs,
	io_dma_req_bits_status_mpp,
	io_dma_req_bits_status_vs,
	io_dma_req_bits_status_spp,
	io_dma_req_bits_status_mpie,
	io_dma_req_bits_status_ube,
	io_dma_req_bits_status_spie,
	io_dma_req_bits_status_upie,
	io_dma_req_bits_status_mie,
	io_dma_req_bits_status_hie,
	io_dma_req_bits_status_sie,
	io_dma_req_bits_status_uie,
	io_dma_resp_valid,
	io_dma_resp_bits_bytesRead,
	io_dma_resp_bits_cmd_id,
	io_completed_ready,
	io_completed_valid,
	io_completed_bits,
	io_busy,
	io_counter_event_signal_8,
	io_counter_event_signal_9,
	io_counter_event_signal_10
);
	input clock;
	input reset;
	output wire io_cmd_ready;
	input io_cmd_valid;
	input [6:0] io_cmd_bits_cmd_inst_funct;
	input [4:0] io_cmd_bits_cmd_inst_rs2;
	input [4:0] io_cmd_bits_cmd_inst_rs1;
	input io_cmd_bits_cmd_inst_xd;
	input io_cmd_bits_cmd_inst_xs1;
	input io_cmd_bits_cmd_inst_xs2;
	input [4:0] io_cmd_bits_cmd_inst_rd;
	input [6:0] io_cmd_bits_cmd_inst_opcode;
	input [63:0] io_cmd_bits_cmd_rs1;
	input [63:0] io_cmd_bits_cmd_rs2;
	input io_cmd_bits_cmd_status_debug;
	input io_cmd_bits_cmd_status_cease;
	input io_cmd_bits_cmd_status_wfi;
	input [31:0] io_cmd_bits_cmd_status_isa;
	input [1:0] io_cmd_bits_cmd_status_dprv;
	input io_cmd_bits_cmd_status_dv;
	input [1:0] io_cmd_bits_cmd_status_prv;
	input io_cmd_bits_cmd_status_v;
	input io_cmd_bits_cmd_status_sd;
	input [22:0] io_cmd_bits_cmd_status_zero2;
	input io_cmd_bits_cmd_status_mpv;
	input io_cmd_bits_cmd_status_gva;
	input io_cmd_bits_cmd_status_mbe;
	input io_cmd_bits_cmd_status_sbe;
	input [1:0] io_cmd_bits_cmd_status_sxl;
	input [1:0] io_cmd_bits_cmd_status_uxl;
	input io_cmd_bits_cmd_status_sd_rv32;
	input [7:0] io_cmd_bits_cmd_status_zero1;
	input io_cmd_bits_cmd_status_tsr;
	input io_cmd_bits_cmd_status_tw;
	input io_cmd_bits_cmd_status_tvm;
	input io_cmd_bits_cmd_status_mxr;
	input io_cmd_bits_cmd_status_sum;
	input io_cmd_bits_cmd_status_mprv;
	input [1:0] io_cmd_bits_cmd_status_xs;
	input [1:0] io_cmd_bits_cmd_status_fs;
	input [1:0] io_cmd_bits_cmd_status_mpp;
	input [1:0] io_cmd_bits_cmd_status_vs;
	input io_cmd_bits_cmd_status_spp;
	input io_cmd_bits_cmd_status_mpie;
	input io_cmd_bits_cmd_status_ube;
	input io_cmd_bits_cmd_status_spie;
	input io_cmd_bits_cmd_status_upie;
	input io_cmd_bits_cmd_status_mie;
	input io_cmd_bits_cmd_status_hie;
	input io_cmd_bits_cmd_status_sie;
	input io_cmd_bits_cmd_status_uie;
	input [5:0] io_cmd_bits_rob_id_bits;
	input io_cmd_bits_from_matmul_fsm;
	input io_cmd_bits_from_conv_fsm;
	input io_dma_req_ready;
	output wire io_dma_req_valid;
	output wire [39:0] io_dma_req_bits_vaddr;
	output wire io_dma_req_bits_laddr_is_acc_addr;
	output wire io_dma_req_bits_laddr_accumulate;
	output wire io_dma_req_bits_laddr_read_full_acc_row;
	output wire [2:0] io_dma_req_bits_laddr_norm_cmd;
	output wire [10:0] io_dma_req_bits_laddr_garbage;
	output wire io_dma_req_bits_laddr_garbage_bit;
	output wire [13:0] io_dma_req_bits_laddr_data;
	output wire [15:0] io_dma_req_bits_cols;
	output wire [15:0] io_dma_req_bits_repeats;
	output wire [31:0] io_dma_req_bits_scale;
	output wire io_dma_req_bits_has_acc_bitwidth;
	output wire io_dma_req_bits_all_zeros;
	output wire [15:0] io_dma_req_bits_block_stride;
	output wire [7:0] io_dma_req_bits_pixel_repeats;
	output wire [7:0] io_dma_req_bits_cmd_id;
	output wire io_dma_req_bits_status_debug;
	output wire io_dma_req_bits_status_cease;
	output wire io_dma_req_bits_status_wfi;
	output wire [31:0] io_dma_req_bits_status_isa;
	output wire [1:0] io_dma_req_bits_status_dprv;
	output wire io_dma_req_bits_status_dv;
	output wire [1:0] io_dma_req_bits_status_prv;
	output wire io_dma_req_bits_status_v;
	output wire io_dma_req_bits_status_sd;
	output wire [22:0] io_dma_req_bits_status_zero2;
	output wire io_dma_req_bits_status_mpv;
	output wire io_dma_req_bits_status_gva;
	output wire io_dma_req_bits_status_mbe;
	output wire io_dma_req_bits_status_sbe;
	output wire [1:0] io_dma_req_bits_status_sxl;
	output wire [1:0] io_dma_req_bits_status_uxl;
	output wire io_dma_req_bits_status_sd_rv32;
	output wire [7:0] io_dma_req_bits_status_zero1;
	output wire io_dma_req_bits_status_tsr;
	output wire io_dma_req_bits_status_tw;
	output wire io_dma_req_bits_status_tvm;
	output wire io_dma_req_bits_status_mxr;
	output wire io_dma_req_bits_status_sum;
	output wire io_dma_req_bits_status_mprv;
	output wire [1:0] io_dma_req_bits_status_xs;
	output wire [1:0] io_dma_req_bits_status_fs;
	output wire [1:0] io_dma_req_bits_status_mpp;
	output wire [1:0] io_dma_req_bits_status_vs;
	output wire io_dma_req_bits_status_spp;
	output wire io_dma_req_bits_status_mpie;
	output wire io_dma_req_bits_status_ube;
	output wire io_dma_req_bits_status_spie;
	output wire io_dma_req_bits_status_upie;
	output wire io_dma_req_bits_status_mie;
	output wire io_dma_req_bits_status_hie;
	output wire io_dma_req_bits_status_sie;
	output wire io_dma_req_bits_status_uie;
	input io_dma_resp_valid;
	input [15:0] io_dma_resp_bits_bytesRead;
	input [7:0] io_dma_resp_bits_cmd_id;
	input io_completed_ready;
	output wire io_completed_valid;
	output wire [5:0] io_completed_bits;
	output wire io_busy;
	output wire io_counter_event_signal_8;
	output wire io_counter_event_signal_9;
	output wire io_counter_event_signal_10;
	wire _cmd_tracker_io_alloc_ready;
	wire _cmd_tracker_io_alloc_bits_cmd_id;
	wire _cmd_tracker_io_busy;
	wire _cmd_q_io_deq_valid;
	wire [6:0] _cmd_q_io_deq_bits_cmd_inst_funct;
	wire [63:0] _cmd_q_io_deq_bits_cmd_rs1;
	wire [63:0] _cmd_q_io_deq_bits_cmd_rs2;
	wire [5:0] _cmd_q_io_deq_bits_rob_id_bits;
	reg [1:0] control_state;
	reg [39:0] strides_0;
	reg [39:0] strides_1;
	reg [39:0] strides_2;
	reg [31:0] scales_0;
	reg [31:0] scales_1;
	reg [31:0] scales_2;
	reg shrinks_0;
	reg shrinks_1;
	reg shrinks_2;
	reg [13:0] block_strides_0;
	reg [13:0] block_strides_1;
	reg [13:0] block_strides_2;
	reg [4:0] pixel_repeats_0;
	reg [4:0] pixel_repeats_1;
	reg [4:0] pixel_repeats_2;
	reg [3:0] row_counter;
	wire [1:0] state_id = (|_cmd_q_io_deq_bits_cmd_inst_funct ? (_cmd_q_io_deq_bits_cmd_inst_funct == 7'h01 ? 2'h1 : {_cmd_q_io_deq_bits_cmd_inst_funct == 7'h0e, 1'h0}) : _cmd_q_io_deq_bits_cmd_rs1[4:3]);
	wire [159:0] _GEN = {{strides_0}, {strides_2}, {strides_1}, {strides_0}};
	wire _io_dma_req_bits_repeats_T = _GEN[state_id * 40+:40] == 40'h0000000000;
	wire [4:0] actual_rows_read = (_io_dma_req_bits_repeats_T & |_cmd_q_io_deq_bits_cmd_rs1 ? 5'h01 : _cmd_q_io_deq_bits_cmd_rs2[52:48]);
	wire io_counter_event_signal_8_0 = control_state == 2'h1;
	wire io_counter_event_signal_9_0 = control_state == 2'h2;
	wire io_dma_req_valid_0 = ((((~(|control_state) & _cmd_q_io_deq_valid) & |_cmd_q_io_deq_bits_cmd_inst_funct) & _cmd_tracker_io_alloc_ready) | io_counter_event_signal_8_0) | (io_counter_event_signal_9_0 & |row_counter);
	wire [55:0] _GEN_0 = {{block_strides_0}, {block_strides_2}, {block_strides_1}, {block_strides_0}};
	wire [127:0] _GEN_1 = {{scales_0}, {scales_2}, {scales_1}, {scales_0}};
	wire [3:0] _GEN_2 = {{shrinks_0}, {shrinks_2}, {shrinks_1}, {shrinks_0}};
	wire io_dma_req_bits_has_acc_bitwidth_0 = _cmd_q_io_deq_bits_cmd_rs2[31] & ~_GEN_2[state_id];
	wire [19:0] _GEN_3 = {{pixel_repeats_0}, {pixel_repeats_2}, {pixel_repeats_1}, {pixel_repeats_0}};
	wire _cmd_tracker_io_alloc_valid_T_2 = (~(|control_state) & _cmd_q_io_deq_valid) & |_cmd_q_io_deq_bits_cmd_inst_funct;
	wire [10:0] _cmd_tracker_io_alloc_bits_bytes_to_read_T_2 = {4'h0, _cmd_q_io_deq_bits_cmd_rs2[38:32]} * {6'h00, actual_rows_read};
	wire [10:0] _cmd_tracker_io_alloc_bits_bytes_to_read_T_4 = (io_dma_req_bits_has_acc_bitwidth_0 ? {_cmd_tracker_io_alloc_bits_bytes_to_read_T_2[8:0], 2'h0} : _cmd_tracker_io_alloc_bits_bytes_to_read_T_2);
	wire _cmd_id_T = _cmd_tracker_io_alloc_valid_T_2 & _cmd_tracker_io_alloc_ready;
	reg cmd_id_buf;
	wire _last_row_T_4 = io_dma_req_ready & io_dma_req_valid_0;
	wire [4:0] _GEN_4 = {1'h0, row_counter};
	wire _GEN_5 = control_state == 2'h1;
	wire _GEN_6 = control_state == 2'h2;
	wire last_row = (row_counter == 4'h0) | ((_GEN_4 == (actual_rows_read - 5'h01)) & _last_row_T_4);
	always @(posedge clock) begin
		if ((_last_row_T_4 & ~reset) & (_GEN_0[state_id * 14+:14] < {9'h000, _cmd_q_io_deq_bits_cmd_rs2[52:48]})) begin
// synopsys translate_off
			$error("Assertion failed\n    at LoadController.scala:136 assert(block_stride >= rows)\n");
// synopsys translate_on
// synopsys translate_off
			$fatal;
// synopsys translate_on
		end
		if ((~reset & _cmd_id_T) & (_cmd_tracker_io_alloc_bits_bytes_to_read_T_4 == 11'h000)) begin
// synopsys translate_off
			$error("Assertion failed: A single mvin instruction must load more than 0 bytes\n    at LoadController.scala:189 assert(!(cmd_tracker.io.alloc.fire() && cmd_tracker.io.alloc.bits.bytes_to_read === 0.U), \"A single mvin instruction must load more than 0 bytes\")\n");
// synopsys translate_on
// synopsys translate_off
			$fatal;
// synopsys translate_on
		end
	end
	wire [4:0] _row_counter_max_T = actual_rows_read - 5'h01;
	wire [4:0] _pixel_repeats_T_1 = (_cmd_q_io_deq_bits_cmd_rs1[12:8] == 5'h00 ? 5'h01 : _cmd_q_io_deq_bits_cmd_rs1[12:8]);
	always @(posedge clock) begin
		if (reset) begin
			control_state <= 2'h0;
			row_counter <= 4'h0;
		end
		else begin
			if (|control_state) begin
				if (_GEN_5) begin
					if (_last_row_T_4)
						control_state <= 2'h2;
				end
				else if (_GEN_6 & last_row)
					control_state <= 2'h0;
			end
			else if ((_cmd_q_io_deq_valid & |_cmd_q_io_deq_bits_cmd_inst_funct) & _cmd_id_T)
				if (_last_row_T_4)
					control_state <= 2'h2;
				else
					control_state <= 2'h1;
			if (_last_row_T_4)
				row_counter <= (_row_counter_max_T == 5'h00 ? 4'h0 : (_GEN_4 >= (actual_rows_read - 5'h01) ? (4'h1 - (_row_counter_max_T[3:0] - row_counter)) - 4'h1 : row_counter + 4'h1));
		end
		if (((~(|control_state) & _cmd_q_io_deq_valid) & ~(|_cmd_q_io_deq_bits_cmd_inst_funct)) & (state_id == 2'h0)) begin
			strides_0 <= _cmd_q_io_deq_bits_cmd_rs2[39:0];
			scales_0 <= _cmd_q_io_deq_bits_cmd_rs1[63:32];
			shrinks_0 <= _cmd_q_io_deq_bits_cmd_rs1[2];
			block_strides_0 <= _cmd_q_io_deq_bits_cmd_rs1[29:16];
			pixel_repeats_0 <= _pixel_repeats_T_1;
		end
		if (((~(|control_state) & _cmd_q_io_deq_valid) & ~(|_cmd_q_io_deq_bits_cmd_inst_funct)) & (state_id == 2'h1)) begin
			strides_1 <= _cmd_q_io_deq_bits_cmd_rs2[39:0];
			scales_1 <= _cmd_q_io_deq_bits_cmd_rs1[63:32];
			shrinks_1 <= _cmd_q_io_deq_bits_cmd_rs1[2];
			block_strides_1 <= _cmd_q_io_deq_bits_cmd_rs1[29:16];
			pixel_repeats_1 <= _pixel_repeats_T_1;
		end
		if (((~(|control_state) & _cmd_q_io_deq_valid) & ~(|_cmd_q_io_deq_bits_cmd_inst_funct)) & (state_id == 2'h2)) begin
			strides_2 <= _cmd_q_io_deq_bits_cmd_rs2[39:0];
			scales_2 <= _cmd_q_io_deq_bits_cmd_rs1[63:32];
			shrinks_2 <= _cmd_q_io_deq_bits_cmd_rs1[2];
			block_strides_2 <= _cmd_q_io_deq_bits_cmd_rs1[29:16];
			pixel_repeats_2 <= _pixel_repeats_T_1;
		end
		if (_cmd_id_T)
			cmd_id_buf <= _cmd_tracker_io_alloc_bits_cmd_id;
	end
	Queue8_GemminiCmd cmd_q(
		.clock(clock),
		.reset(reset),
		.io_enq_ready(io_cmd_ready),
		.io_enq_valid(io_cmd_valid),
		.io_enq_bits_cmd_inst_funct(io_cmd_bits_cmd_inst_funct),
		.io_enq_bits_cmd_inst_rs2(io_cmd_bits_cmd_inst_rs2),
		.io_enq_bits_cmd_inst_rs1(io_cmd_bits_cmd_inst_rs1),
		.io_enq_bits_cmd_inst_xd(io_cmd_bits_cmd_inst_xd),
		.io_enq_bits_cmd_inst_xs1(io_cmd_bits_cmd_inst_xs1),
		.io_enq_bits_cmd_inst_xs2(io_cmd_bits_cmd_inst_xs2),
		.io_enq_bits_cmd_inst_rd(io_cmd_bits_cmd_inst_rd),
		.io_enq_bits_cmd_inst_opcode(io_cmd_bits_cmd_inst_opcode),
		.io_enq_bits_cmd_rs1(io_cmd_bits_cmd_rs1),
		.io_enq_bits_cmd_rs2(io_cmd_bits_cmd_rs2),
		.io_enq_bits_cmd_status_debug(io_cmd_bits_cmd_status_debug),
		.io_enq_bits_cmd_status_cease(io_cmd_bits_cmd_status_cease),
		.io_enq_bits_cmd_status_wfi(io_cmd_bits_cmd_status_wfi),
		.io_enq_bits_cmd_status_isa(io_cmd_bits_cmd_status_isa),
		.io_enq_bits_cmd_status_dprv(io_cmd_bits_cmd_status_dprv),
		.io_enq_bits_cmd_status_dv(io_cmd_bits_cmd_status_dv),
		.io_enq_bits_cmd_status_prv(io_cmd_bits_cmd_status_prv),
		.io_enq_bits_cmd_status_v(io_cmd_bits_cmd_status_v),
		.io_enq_bits_cmd_status_sd(io_cmd_bits_cmd_status_sd),
		.io_enq_bits_cmd_status_zero2(io_cmd_bits_cmd_status_zero2),
		.io_enq_bits_cmd_status_mpv(io_cmd_bits_cmd_status_mpv),
		.io_enq_bits_cmd_status_gva(io_cmd_bits_cmd_status_gva),
		.io_enq_bits_cmd_status_mbe(io_cmd_bits_cmd_status_mbe),
		.io_enq_bits_cmd_status_sbe(io_cmd_bits_cmd_status_sbe),
		.io_enq_bits_cmd_status_sxl(io_cmd_bits_cmd_status_sxl),
		.io_enq_bits_cmd_status_uxl(io_cmd_bits_cmd_status_uxl),
		.io_enq_bits_cmd_status_sd_rv32(io_cmd_bits_cmd_status_sd_rv32),
		.io_enq_bits_cmd_status_zero1(io_cmd_bits_cmd_status_zero1),
		.io_enq_bits_cmd_status_tsr(io_cmd_bits_cmd_status_tsr),
		.io_enq_bits_cmd_status_tw(io_cmd_bits_cmd_status_tw),
		.io_enq_bits_cmd_status_tvm(io_cmd_bits_cmd_status_tvm),
		.io_enq_bits_cmd_status_mxr(io_cmd_bits_cmd_status_mxr),
		.io_enq_bits_cmd_status_sum(io_cmd_bits_cmd_status_sum),
		.io_enq_bits_cmd_status_mprv(io_cmd_bits_cmd_status_mprv),
		.io_enq_bits_cmd_status_xs(io_cmd_bits_cmd_status_xs),
		.io_enq_bits_cmd_status_fs(io_cmd_bits_cmd_status_fs),
		.io_enq_bits_cmd_status_mpp(io_cmd_bits_cmd_status_mpp),
		.io_enq_bits_cmd_status_vs(io_cmd_bits_cmd_status_vs),
		.io_enq_bits_cmd_status_spp(io_cmd_bits_cmd_status_spp),
		.io_enq_bits_cmd_status_mpie(io_cmd_bits_cmd_status_mpie),
		.io_enq_bits_cmd_status_ube(io_cmd_bits_cmd_status_ube),
		.io_enq_bits_cmd_status_spie(io_cmd_bits_cmd_status_spie),
		.io_enq_bits_cmd_status_upie(io_cmd_bits_cmd_status_upie),
		.io_enq_bits_cmd_status_mie(io_cmd_bits_cmd_status_mie),
		.io_enq_bits_cmd_status_hie(io_cmd_bits_cmd_status_hie),
		.io_enq_bits_cmd_status_sie(io_cmd_bits_cmd_status_sie),
		.io_enq_bits_cmd_status_uie(io_cmd_bits_cmd_status_uie),
		.io_enq_bits_rob_id_bits(io_cmd_bits_rob_id_bits),
		.io_enq_bits_from_matmul_fsm(io_cmd_bits_from_matmul_fsm),
		.io_enq_bits_from_conv_fsm(io_cmd_bits_from_conv_fsm),
		.io_deq_ready((|control_state ? (~_GEN_5 & _GEN_6) & last_row : _cmd_q_io_deq_valid & ~(|_cmd_q_io_deq_bits_cmd_inst_funct))),
		.io_deq_valid(_cmd_q_io_deq_valid),
		.io_deq_bits_cmd_inst_funct(_cmd_q_io_deq_bits_cmd_inst_funct),
		.io_deq_bits_cmd_rs1(_cmd_q_io_deq_bits_cmd_rs1),
		.io_deq_bits_cmd_rs2(_cmd_q_io_deq_bits_cmd_rs2),
		.io_deq_bits_cmd_status_debug(io_dma_req_bits_status_debug),
		.io_deq_bits_cmd_status_cease(io_dma_req_bits_status_cease),
		.io_deq_bits_cmd_status_wfi(io_dma_req_bits_status_wfi),
		.io_deq_bits_cmd_status_isa(io_dma_req_bits_status_isa),
		.io_deq_bits_cmd_status_dprv(io_dma_req_bits_status_dprv),
		.io_deq_bits_cmd_status_dv(io_dma_req_bits_status_dv),
		.io_deq_bits_cmd_status_prv(io_dma_req_bits_status_prv),
		.io_deq_bits_cmd_status_v(io_dma_req_bits_status_v),
		.io_deq_bits_cmd_status_sd(io_dma_req_bits_status_sd),
		.io_deq_bits_cmd_status_zero2(io_dma_req_bits_status_zero2),
		.io_deq_bits_cmd_status_mpv(io_dma_req_bits_status_mpv),
		.io_deq_bits_cmd_status_gva(io_dma_req_bits_status_gva),
		.io_deq_bits_cmd_status_mbe(io_dma_req_bits_status_mbe),
		.io_deq_bits_cmd_status_sbe(io_dma_req_bits_status_sbe),
		.io_deq_bits_cmd_status_sxl(io_dma_req_bits_status_sxl),
		.io_deq_bits_cmd_status_uxl(io_dma_req_bits_status_uxl),
		.io_deq_bits_cmd_status_sd_rv32(io_dma_req_bits_status_sd_rv32),
		.io_deq_bits_cmd_status_zero1(io_dma_req_bits_status_zero1),
		.io_deq_bits_cmd_status_tsr(io_dma_req_bits_status_tsr),
		.io_deq_bits_cmd_status_tw(io_dma_req_bits_status_tw),
		.io_deq_bits_cmd_status_tvm(io_dma_req_bits_status_tvm),
		.io_deq_bits_cmd_status_mxr(io_dma_req_bits_status_mxr),
		.io_deq_bits_cmd_status_sum(io_dma_req_bits_status_sum),
		.io_deq_bits_cmd_status_mprv(io_dma_req_bits_status_mprv),
		.io_deq_bits_cmd_status_xs(io_dma_req_bits_status_xs),
		.io_deq_bits_cmd_status_fs(io_dma_req_bits_status_fs),
		.io_deq_bits_cmd_status_mpp(io_dma_req_bits_status_mpp),
		.io_deq_bits_cmd_status_vs(io_dma_req_bits_status_vs),
		.io_deq_bits_cmd_status_spp(io_dma_req_bits_status_spp),
		.io_deq_bits_cmd_status_mpie(io_dma_req_bits_status_mpie),
		.io_deq_bits_cmd_status_ube(io_dma_req_bits_status_ube),
		.io_deq_bits_cmd_status_spie(io_dma_req_bits_status_spie),
		.io_deq_bits_cmd_status_upie(io_dma_req_bits_status_upie),
		.io_deq_bits_cmd_status_mie(io_dma_req_bits_status_mie),
		.io_deq_bits_cmd_status_hie(io_dma_req_bits_status_hie),
		.io_deq_bits_cmd_status_sie(io_dma_req_bits_status_sie),
		.io_deq_bits_cmd_status_uie(io_dma_req_bits_status_uie),
		.io_deq_bits_rob_id_bits(_cmd_q_io_deq_bits_rob_id_bits)
	);
	DMACommandTracker cmd_tracker(
		.clock(clock),
		.reset(reset),
		.io_alloc_valid(_cmd_tracker_io_alloc_valid_T_2),
		.io_alloc_ready(_cmd_tracker_io_alloc_ready),
		.io_alloc_bits_tag_rob_id(_cmd_q_io_deq_bits_rob_id_bits),
		.io_alloc_bits_bytes_to_read(_cmd_tracker_io_alloc_bits_bytes_to_read_T_4),
		.io_alloc_bits_cmd_id(_cmd_tracker_io_alloc_bits_cmd_id),
		.io_request_returned_valid(io_dma_resp_valid),
		.io_request_returned_bits_bytes_read(io_dma_resp_bits_bytesRead[10:0]),
		.io_request_returned_bits_cmd_id(io_dma_resp_bits_cmd_id[0]),
		.io_cmd_completed_ready(io_completed_ready),
		.io_cmd_completed_valid(io_completed_valid),
		.io_cmd_completed_bits_tag_rob_id(io_completed_bits),
		.io_busy(_cmd_tracker_io_busy)
	);
	assign io_dma_req_valid = io_dma_req_valid_0;
	assign io_dma_req_bits_vaddr = _cmd_q_io_deq_bits_cmd_rs1[39:0] + ({36'h000000000, row_counter} * _GEN[state_id * 40+:40]);
	assign io_dma_req_bits_laddr_is_acc_addr = _cmd_q_io_deq_bits_cmd_rs2[31];
	assign io_dma_req_bits_laddr_accumulate = _cmd_q_io_deq_bits_cmd_rs2[30];
	assign io_dma_req_bits_laddr_read_full_acc_row = _cmd_q_io_deq_bits_cmd_rs2[29];
	assign io_dma_req_bits_laddr_norm_cmd = _cmd_q_io_deq_bits_cmd_rs2[28:26];
	assign io_dma_req_bits_laddr_garbage = _cmd_q_io_deq_bits_cmd_rs2[25:15];
	assign io_dma_req_bits_laddr_garbage_bit = _cmd_q_io_deq_bits_cmd_rs2[14];
	assign io_dma_req_bits_laddr_data = _cmd_q_io_deq_bits_cmd_rs2[13:0] + {10'h000, row_counter};
	assign io_dma_req_bits_cols = {9'h000, _cmd_q_io_deq_bits_cmd_rs2[38:32]};
	assign io_dma_req_bits_repeats = {11'h000, (_io_dma_req_bits_repeats_T & |_cmd_q_io_deq_bits_cmd_rs1 ? _cmd_q_io_deq_bits_cmd_rs2[52:48] - 5'h01 : 5'h00)};
	assign io_dma_req_bits_scale = _GEN_1[state_id * 32+:32];
	assign io_dma_req_bits_has_acc_bitwidth = io_dma_req_bits_has_acc_bitwidth_0;
	assign io_dma_req_bits_all_zeros = ~(|_cmd_q_io_deq_bits_cmd_rs1);
	assign io_dma_req_bits_block_stride = {2'h0, _GEN_0[state_id * 14+:14]};
	assign io_dma_req_bits_pixel_repeats = {3'h0, _GEN_3[state_id * 5+:5]};
	assign io_dma_req_bits_cmd_id = {7'h00, (_cmd_id_T ? _cmd_tracker_io_alloc_bits_cmd_id : cmd_id_buf)};
	assign io_busy = _cmd_q_io_deq_valid | _cmd_tracker_io_busy;
	assign io_counter_event_signal_8 = io_counter_event_signal_8_0;
	assign io_counter_event_signal_9 = io_counter_event_signal_9_0;
	assign io_counter_event_signal_10 = io_dma_req_valid_0 & ~io_dma_req_ready;
endmodule
