<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: ssc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_911de5c7f45415a4c7c31e5b481e7fa8.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">instance/ssc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="instance_2ssc_8h__dep__incl.gif" border="0" usemap="#assc_8hdep" alt=""/></div>
</div>
</div>
<p><a href="instance_2ssc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1285d7f9962cccdfd5abcd2a995f3164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#a1285d7f9962cccdfd5abcd2a995f3164">REG_SSC_CMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40004004U)</td></tr>
<tr class="memdesc:a1285d7f9962cccdfd5abcd2a995f3164"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Clock Mode Register  <br /></td></tr>
<tr class="separator:a1285d7f9962cccdfd5abcd2a995f3164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b41044069b18dbaece9c26a2651f8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#a6b41044069b18dbaece9c26a2651f8f1">REG_SSC_CR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40004000U)</td></tr>
<tr class="memdesc:a6b41044069b18dbaece9c26a2651f8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Control Register  <br /></td></tr>
<tr class="separator:a6b41044069b18dbaece9c26a2651f8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad73d6b717fd15bf7ef261e533b6a412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#aad73d6b717fd15bf7ef261e533b6a412">REG_SSC_IDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40004048U)</td></tr>
<tr class="memdesc:aad73d6b717fd15bf7ef261e533b6a412"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:aad73d6b717fd15bf7ef261e533b6a412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a491e34460b474d117bdeaa8cd321137c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#a491e34460b474d117bdeaa8cd321137c">REG_SSC_IER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40004044U)</td></tr>
<tr class="memdesc:a491e34460b474d117bdeaa8cd321137c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a491e34460b474d117bdeaa8cd321137c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4297e02770aa47a094f3a55f9a7293f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#ad4297e02770aa47a094f3a55f9a7293f">REG_SSC_IMR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4000404CU)</td></tr>
<tr class="memdesc:ad4297e02770aa47a094f3a55f9a7293f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:ad4297e02770aa47a094f3a55f9a7293f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c9599c84ff65f48b28c3e982b6826f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#a74c9599c84ff65f48b28c3e982b6826f">REG_SSC_RC0R</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40004038U)</td></tr>
<tr class="memdesc:a74c9599c84ff65f48b28c3e982b6826f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Receive Compare 0 Register  <br /></td></tr>
<tr class="separator:a74c9599c84ff65f48b28c3e982b6826f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a10fc72352b60216d2513fe26260f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#ab3a10fc72352b60216d2513fe26260f4">REG_SSC_RC1R</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4000403CU)</td></tr>
<tr class="memdesc:ab3a10fc72352b60216d2513fe26260f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Receive Compare 1 Register  <br /></td></tr>
<tr class="separator:ab3a10fc72352b60216d2513fe26260f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb459d10663171ae24df3af9edae51ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#adb459d10663171ae24df3af9edae51ab">REG_SSC_RCMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40004010U)</td></tr>
<tr class="memdesc:adb459d10663171ae24df3af9edae51ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Receive Clock Mode Register  <br /></td></tr>
<tr class="separator:adb459d10663171ae24df3af9edae51ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0785e2f47504baede1a5cc833a4fd695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#a0785e2f47504baede1a5cc833a4fd695">REG_SSC_RFMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40004014U)</td></tr>
<tr class="memdesc:a0785e2f47504baede1a5cc833a4fd695"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Receive Frame Mode Register  <br /></td></tr>
<tr class="separator:a0785e2f47504baede1a5cc833a4fd695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df5028a8d0c76896683ddee97f1ed51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#a8df5028a8d0c76896683ddee97f1ed51">REG_SSC_RHR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40004020U)</td></tr>
<tr class="memdesc:a8df5028a8d0c76896683ddee97f1ed51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Receive Holding Register  <br /></td></tr>
<tr class="separator:a8df5028a8d0c76896683ddee97f1ed51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a151c28c382a383e9d39a65eb565482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#a7a151c28c382a383e9d39a65eb565482">REG_SSC_RSHR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40004030U)</td></tr>
<tr class="memdesc:a7a151c28c382a383e9d39a65eb565482"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Receive Sync.  <br /></td></tr>
<tr class="separator:a7a151c28c382a383e9d39a65eb565482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adadc1255877d3331f775ad3560fea001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#adadc1255877d3331f775ad3560fea001">REG_SSC_SR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40004040U)</td></tr>
<tr class="memdesc:adadc1255877d3331f775ad3560fea001"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Status Register  <br /></td></tr>
<tr class="separator:adadc1255877d3331f775ad3560fea001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9f2eb9687700c0b0d141e42d5ebe41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#a4b9f2eb9687700c0b0d141e42d5ebe41">REG_SSC_TCMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40004018U)</td></tr>
<tr class="memdesc:a4b9f2eb9687700c0b0d141e42d5ebe41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Transmit Clock Mode Register  <br /></td></tr>
<tr class="separator:a4b9f2eb9687700c0b0d141e42d5ebe41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f4ab406848c1a963a56649ebd0b95b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#ab3f4ab406848c1a963a56649ebd0b95b">REG_SSC_TFMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4000401CU)</td></tr>
<tr class="memdesc:ab3f4ab406848c1a963a56649ebd0b95b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Transmit Frame Mode Register  <br /></td></tr>
<tr class="separator:ab3f4ab406848c1a963a56649ebd0b95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61092875b49382e1625a47e1d4bb8d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#a61092875b49382e1625a47e1d4bb8d89">REG_SSC_THR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40004024U)</td></tr>
<tr class="memdesc:a61092875b49382e1625a47e1d4bb8d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Transmit Holding Register  <br /></td></tr>
<tr class="separator:a61092875b49382e1625a47e1d4bb8d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb4864e34440120d2be1bf0697af0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#a6eb4864e34440120d2be1bf0697af0ac">REG_SSC_TSHR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40004034U)</td></tr>
<tr class="memdesc:a6eb4864e34440120d2be1bf0697af0ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Transmit Sync.  <br /></td></tr>
<tr class="separator:a6eb4864e34440120d2be1bf0697af0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7f5cc69dc1b83555caf2cd745718d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#afa7f5cc69dc1b83555caf2cd745718d9">REG_SSC_VERSION</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400040FCU)</td></tr>
<tr class="memdesc:afa7f5cc69dc1b83555caf2cd745718d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Version Register  <br /></td></tr>
<tr class="separator:afa7f5cc69dc1b83555caf2cd745718d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2aa2beb4e232b2cdb22c1951d67c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#a7b2aa2beb4e232b2cdb22c1951d67c29">REG_SSC_WPMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400040E4U)</td></tr>
<tr class="memdesc:a7b2aa2beb4e232b2cdb22c1951d67c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a7b2aa2beb4e232b2cdb22c1951d67c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef35aa64df86a3420e8fd9d09ea1c2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2ssc_8h.html#a3ef35aa64df86a3420e8fd9d09ea1c2d">REG_SSC_WPSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400040E8U)</td></tr>
<tr class="memdesc:a3ef35aa64df86a3420e8fd9d09ea1c2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Write Protection Status Register  <br /></td></tr>
<tr class="separator:a3ef35aa64df86a3420e8fd9d09ea1c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a1285d7f9962cccdfd5abcd2a995f3164" name="a1285d7f9962cccdfd5abcd2a995f3164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1285d7f9962cccdfd5abcd2a995f3164">&#9670;&#160;</a></span>REG_SSC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_CMR&#160;&#160;&#160;(*(__IO uint32_t*)0x40004004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Clock Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00061">61</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="a6b41044069b18dbaece9c26a2651f8f1" name="a6b41044069b18dbaece9c26a2651f8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b41044069b18dbaece9c26a2651f8f1">&#9670;&#160;</a></span>REG_SSC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_CR&#160;&#160;&#160;(*(__O  uint32_t*)0x40004000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00060">60</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="aad73d6b717fd15bf7ef261e533b6a412" name="aad73d6b717fd15bf7ef261e533b6a412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad73d6b717fd15bf7ef261e533b6a412">&#9670;&#160;</a></span>REG_SSC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_IDR&#160;&#160;&#160;(*(__O  uint32_t*)0x40004048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00074">74</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="a491e34460b474d117bdeaa8cd321137c" name="a491e34460b474d117bdeaa8cd321137c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a491e34460b474d117bdeaa8cd321137c">&#9670;&#160;</a></span>REG_SSC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_IER&#160;&#160;&#160;(*(__O  uint32_t*)0x40004044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00073">73</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="ad4297e02770aa47a094f3a55f9a7293f" name="ad4297e02770aa47a094f3a55f9a7293f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4297e02770aa47a094f3a55f9a7293f">&#9670;&#160;</a></span>REG_SSC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_IMR&#160;&#160;&#160;(*(__I  uint32_t*)0x4000404CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00075">75</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="a74c9599c84ff65f48b28c3e982b6826f" name="a74c9599c84ff65f48b28c3e982b6826f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74c9599c84ff65f48b28c3e982b6826f">&#9670;&#160;</a></span>REG_SSC_RC0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_RC0R&#160;&#160;&#160;(*(__IO uint32_t*)0x40004038U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Receive Compare 0 Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00070">70</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="ab3a10fc72352b60216d2513fe26260f4" name="ab3a10fc72352b60216d2513fe26260f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3a10fc72352b60216d2513fe26260f4">&#9670;&#160;</a></span>REG_SSC_RC1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_RC1R&#160;&#160;&#160;(*(__IO uint32_t*)0x4000403CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Receive Compare 1 Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00071">71</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="adb459d10663171ae24df3af9edae51ab" name="adb459d10663171ae24df3af9edae51ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb459d10663171ae24df3af9edae51ab">&#9670;&#160;</a></span>REG_SSC_RCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_RCMR&#160;&#160;&#160;(*(__IO uint32_t*)0x40004010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Receive Clock Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00062">62</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="a0785e2f47504baede1a5cc833a4fd695" name="a0785e2f47504baede1a5cc833a4fd695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0785e2f47504baede1a5cc833a4fd695">&#9670;&#160;</a></span>REG_SSC_RFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_RFMR&#160;&#160;&#160;(*(__IO uint32_t*)0x40004014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Receive Frame Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00063">63</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="a8df5028a8d0c76896683ddee97f1ed51" name="a8df5028a8d0c76896683ddee97f1ed51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8df5028a8d0c76896683ddee97f1ed51">&#9670;&#160;</a></span>REG_SSC_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_RHR&#160;&#160;&#160;(*(__I  uint32_t*)0x40004020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Receive Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00066">66</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="a7a151c28c382a383e9d39a65eb565482" name="a7a151c28c382a383e9d39a65eb565482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a151c28c382a383e9d39a65eb565482">&#9670;&#160;</a></span>REG_SSC_RSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_RSHR&#160;&#160;&#160;(*(__I  uint32_t*)0x40004030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Receive Sync. </p>
<p>Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00068">68</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="adadc1255877d3331f775ad3560fea001" name="adadc1255877d3331f775ad3560fea001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adadc1255877d3331f775ad3560fea001">&#9670;&#160;</a></span>REG_SSC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_SR&#160;&#160;&#160;(*(__I  uint32_t*)0x40004040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00072">72</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="a4b9f2eb9687700c0b0d141e42d5ebe41" name="a4b9f2eb9687700c0b0d141e42d5ebe41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b9f2eb9687700c0b0d141e42d5ebe41">&#9670;&#160;</a></span>REG_SSC_TCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_TCMR&#160;&#160;&#160;(*(__IO uint32_t*)0x40004018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Transmit Clock Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00064">64</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="ab3f4ab406848c1a963a56649ebd0b95b" name="ab3f4ab406848c1a963a56649ebd0b95b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f4ab406848c1a963a56649ebd0b95b">&#9670;&#160;</a></span>REG_SSC_TFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_TFMR&#160;&#160;&#160;(*(__IO uint32_t*)0x4000401CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Transmit Frame Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00065">65</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="a61092875b49382e1625a47e1d4bb8d89" name="a61092875b49382e1625a47e1d4bb8d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61092875b49382e1625a47e1d4bb8d89">&#9670;&#160;</a></span>REG_SSC_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_THR&#160;&#160;&#160;(*(__O  uint32_t*)0x40004024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Transmit Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00067">67</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="a6eb4864e34440120d2be1bf0697af0ac" name="a6eb4864e34440120d2be1bf0697af0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eb4864e34440120d2be1bf0697af0ac">&#9670;&#160;</a></span>REG_SSC_TSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_TSHR&#160;&#160;&#160;(*(__IO uint32_t*)0x40004034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Transmit Sync. </p>
<p>Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00069">69</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="afa7f5cc69dc1b83555caf2cd745718d9" name="afa7f5cc69dc1b83555caf2cd745718d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa7f5cc69dc1b83555caf2cd745718d9">&#9670;&#160;</a></span>REG_SSC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_VERSION&#160;&#160;&#160;(*(__I  uint32_t*)0x400040FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Version Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00078">78</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="a7b2aa2beb4e232b2cdb22c1951d67c29" name="a7b2aa2beb4e232b2cdb22c1951d67c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b2aa2beb4e232b2cdb22c1951d67c29">&#9670;&#160;</a></span>REG_SSC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_WPMR&#160;&#160;&#160;(*(__IO uint32_t*)0x400040E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00076">76</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
<a id="a3ef35aa64df86a3420e8fd9d09ea1c2d" name="a3ef35aa64df86a3420e8fd9d09ea1c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef35aa64df86a3420e8fd9d09ea1c2d">&#9670;&#160;</a></span>REG_SSC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_WPSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400040E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2ssc_8h_source.html#l00077">77</a> of file <a class="el" href="instance_2ssc_8h_source.html">instance/ssc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
