
stm32l476Cpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009080  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000234  08009210  08009210  0000a210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009444  08009444  0000b068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009444  08009444  0000a444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800944c  0800944c  0000b068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0800944c  0800944c  0000a44c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800945c  0800945c  0000a45c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08009460  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006a4  20000068  080094c8  0000b068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000070c  080094c8  0000b70c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d4f4  00000000  00000000  0000b098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004635  00000000  00000000  0002858c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001758  00000000  00000000  0002cbc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001212  00000000  00000000  0002e320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b09f  00000000  00000000  0002f532  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d444  00000000  00000000  0005a5d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd932  00000000  00000000  00077a15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00175347  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069e0  00000000  00000000  0017538c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0017bd6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080091f8 	.word	0x080091f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080091f8 	.word	0x080091f8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <_ZN8GpioBaseD1Ev>:
// - Ensures MX_GPIO_Init() is called once
// ----------------------------------------
class GpioBase{
public:
	GpioBase(GPIO_TypeDef* port, uint16_t pin);
	 virtual ~GpioBase() {}
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	4a04      	ldr	r2, [pc, #16]	@ (80005c8 <_ZN8GpioBaseD1Ev+0x1c>)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	601a      	str	r2, [r3, #0]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	4618      	mov	r0, r3
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr
 80005c8:	08009384 	.word	0x08009384

080005cc <_ZN8GpioBaseD0Ev>:
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f7ff ffe9 	bl	80005ac <_ZN8GpioBaseD1Ev>
 80005da:	210c      	movs	r1, #12
 80005dc:	6878      	ldr	r0, [r7, #4]
 80005de:	f007 fe37 	bl	8008250 <_ZdlPvj>
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	4618      	mov	r0, r3
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <_ZNK8GpioBase3pinEv>:

	static void init(void);
	uint16_t get_pin(void);

	 uint16_t      pin()  const { return m_pin; }
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	891b      	ldrh	r3, [r3, #8]
 80005f8:	4618      	mov	r0, r3
 80005fa:	370c      	adds	r7, #12
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr

08000604 <_ZN6ButtonD1Ev>:
// Button wrapper (Input)
// ----------------------------------------
class Button: public GpioBase{
public:
	Button(GPIO_TypeDef* port, uint16_t pin);
	virtual ~Button() {}
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	4a05      	ldr	r2, [pc, #20]	@ (8000624 <_ZN6ButtonD1Ev+0x20>)
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	601a      	str	r2, [r3, #0]
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	4618      	mov	r0, r3
 8000616:	f7ff ffc9 	bl	80005ac <_ZN8GpioBaseD1Ev>
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	4618      	mov	r0, r3
 800061e:	3708      	adds	r7, #8
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	08009364 	.word	0x08009364

08000628 <_ZN6ButtonD0Ev>:
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
 8000630:	6878      	ldr	r0, [r7, #4]
 8000632:	f7ff ffe7 	bl	8000604 <_ZN6ButtonD1Ev>
 8000636:	210c      	movs	r1, #12
 8000638:	6878      	ldr	r0, [r7, #4]
 800063a:	f007 fe09 	bl	8008250 <_ZdlPvj>
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	4618      	mov	r0, r3
 8000642:	3708      	adds	r7, #8
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}

08000648 <_ZN8GpioBaseC1EP12GPIO_TypeDeft>:

// ------------- GpioBase -------------

bool GpioBase::s_inited  = false;

GpioBase::GpioBase(GPIO_TypeDef* port, uint16_t pin): m_port(port), m_pin(pin){
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
 800064e:	60f8      	str	r0, [r7, #12]
 8000650:	60b9      	str	r1, [r7, #8]
 8000652:	4613      	mov	r3, r2
 8000654:	80fb      	strh	r3, [r7, #6]
 8000656:	4a08      	ldr	r2, [pc, #32]	@ (8000678 <_ZN8GpioBaseC1EP12GPIO_TypeDeft+0x30>)
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	601a      	str	r2, [r3, #0]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	68ba      	ldr	r2, [r7, #8]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	88fa      	ldrh	r2, [r7, #6]
 8000666:	811a      	strh	r2, [r3, #8]
	GpioBase::init();
 8000668:	f000 f808 	bl	800067c <_ZN8GpioBase4initEv>
}
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	4618      	mov	r0, r3
 8000670:	3710      	adds	r7, #16
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	08009384 	.word	0x08009384

0800067c <_ZN8GpioBase4initEv>:


void GpioBase::init(){
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
	if(GpioBase::s_inited) return;
 8000680:	4b05      	ldr	r3, [pc, #20]	@ (8000698 <_ZN8GpioBase4initEv+0x1c>)
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d105      	bne.n	8000694 <_ZN8GpioBase4initEv+0x18>
	// Configure all pins (modes, pulls, speeds, EXTI, NVIC) in CubeMX
	MX_GPIO_Init();
 8000688:	f000 fc72 	bl	8000f70 <MX_GPIO_Init>
	GpioBase::s_inited= true;
 800068c:	4b02      	ldr	r3, [pc, #8]	@ (8000698 <_ZN8GpioBase4initEv+0x1c>)
 800068e:	2201      	movs	r2, #1
 8000690:	701a      	strb	r2, [r3, #0]
	return;
 8000692:	e000      	b.n	8000696 <_ZN8GpioBase4initEv+0x1a>
	if(GpioBase::s_inited) return;
 8000694:	bf00      	nop

}
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000084 	.word	0x20000084

0800069c <_ZN3LedC1EP12GPIO_TypeDeft13GPIO_PinState>:
	return m_pin;
}

// ------------- Led -------------

Led::Led(GPIO_TypeDef* port, uint16_t pin, GPIO_PinState state): GpioBase(port, pin){
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	60f8      	str	r0, [r7, #12]
 80006a4:	60b9      	str	r1, [r7, #8]
 80006a6:	4611      	mov	r1, r2
 80006a8:	461a      	mov	r2, r3
 80006aa:	460b      	mov	r3, r1
 80006ac:	80fb      	strh	r3, [r7, #6]
 80006ae:	4613      	mov	r3, r2
 80006b0:	717b      	strb	r3, [r7, #5]
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	88fa      	ldrh	r2, [r7, #6]
 80006b6:	68b9      	ldr	r1, [r7, #8]
 80006b8:	4618      	mov	r0, r3
 80006ba:	f7ff ffc5 	bl	8000648 <_ZN8GpioBaseC1EP12GPIO_TypeDeft>
 80006be:	4a04      	ldr	r2, [pc, #16]	@ (80006d0 <_ZN3LedC1EP12GPIO_TypeDeft13GPIO_PinState+0x34>)
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	601a      	str	r2, [r3, #0]
	// Konstruktor GPIO muss au√üerhalb intialisiert werden
}
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	4618      	mov	r0, r3
 80006c8:	3710      	adds	r7, #16
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	08009374 	.word	0x08009374

080006d4 <_ZNK3Led6toggleEv>:
}

void Led::off() const {
	HAL_GPIO_WritePin(m_port, m_pin, GPIO_PIN_RESET);
}
void Led::toggle() const {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(m_port, m_pin);
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	685a      	ldr	r2, [r3, #4]
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	891b      	ldrh	r3, [r3, #8]
 80006e4:	4619      	mov	r1, r3
 80006e6:	4610      	mov	r0, r2
 80006e8:	f002 fcca 	bl	8003080 <HAL_GPIO_TogglePin>
}
 80006ec:	bf00      	nop
 80006ee:	3708      	adds	r7, #8
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <_ZN6ButtonC1EP12GPIO_TypeDeft>:
}


// ------------- Button -------------

Button::Button(GPIO_TypeDef* port, uint16_t pin):GpioBase(port, pin){
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	60f8      	str	r0, [r7, #12]
 80006fc:	60b9      	str	r1, [r7, #8]
 80006fe:	4613      	mov	r3, r2
 8000700:	80fb      	strh	r3, [r7, #6]
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	88fa      	ldrh	r2, [r7, #6]
 8000706:	68b9      	ldr	r1, [r7, #8]
 8000708:	4618      	mov	r0, r3
 800070a:	f7ff ff9d 	bl	8000648 <_ZN8GpioBaseC1EP12GPIO_TypeDeft>
 800070e:	4a04      	ldr	r2, [pc, #16]	@ (8000720 <_ZN6ButtonC1EP12GPIO_TypeDeft+0x2c>)
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	601a      	str	r2, [r3, #0]

}
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	4618      	mov	r0, r3
 8000718:	3710      	adds	r7, #16
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	08009364 	.word	0x08009364

08000724 <_ZN9ButtonISRC1EP12GPIO_TypeDeft>:


// ------------- ButtonISR -------------
ISR<ButtonISR, BUTTON_ISR_MAX> ButtonISR::ISR_LIST;

ButtonISR::ButtonISR(GPIO_TypeDef* port, uint16_t pin):Button(port,  pin),m_cb(NULL){
 8000724:	b580      	push	{r7, lr}
 8000726:	b084      	sub	sp, #16
 8000728:	af00      	add	r7, sp, #0
 800072a:	60f8      	str	r0, [r7, #12]
 800072c:	60b9      	str	r1, [r7, #8]
 800072e:	4613      	mov	r3, r2
 8000730:	80fb      	strh	r3, [r7, #6]
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	88fa      	ldrh	r2, [r7, #6]
 8000736:	68b9      	ldr	r1, [r7, #8]
 8000738:	4618      	mov	r0, r3
 800073a:	f7ff ffdb 	bl	80006f4 <_ZN6ButtonC1EP12GPIO_TypeDeft>
 800073e:	4a07      	ldr	r2, [pc, #28]	@ (800075c <_ZN9ButtonISRC1EP12GPIO_TypeDeft+0x38>)
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
	// Ignore return value; if full, you may add logging/assertion
	(void)ISR_LIST.add(this);
 800074a:	68f9      	ldr	r1, [r7, #12]
 800074c:	4804      	ldr	r0, [pc, #16]	@ (8000760 <_ZN9ButtonISRC1EP12GPIO_TypeDeft+0x3c>)
 800074e:	f000 f8ae 	bl	80008ae <_ZN3ISRI9ButtonISRLj8EE3addEPS0_>
}
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	4618      	mov	r0, r3
 8000756:	3710      	adds	r7, #16
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	08009354 	.word	0x08009354
 8000760:	20000088 	.word	0x20000088

08000764 <_ZN9ButtonISRD1Ev>:

ButtonISR::~ButtonISR(){
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
 800076c:	4a07      	ldr	r2, [pc, #28]	@ (800078c <_ZN9ButtonISRD1Ev+0x28>)
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	601a      	str	r2, [r3, #0]
	(void)ISR_LIST.remove(this);
 8000772:	6879      	ldr	r1, [r7, #4]
 8000774:	4806      	ldr	r0, [pc, #24]	@ (8000790 <_ZN9ButtonISRD1Ev+0x2c>)
 8000776:	f000 f8ce 	bl	8000916 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_>
}
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	4618      	mov	r0, r3
 800077e:	f7ff ff41 	bl	8000604 <_ZN6ButtonD1Ev>
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4618      	mov	r0, r3
 8000786:	3708      	adds	r7, #8
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	08009354 	.word	0x08009354
 8000790:	20000088 	.word	0x20000088

08000794 <_ZN9ButtonISRD0Ev>:
ButtonISR::~ButtonISR(){
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
}
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f7ff ffe1 	bl	8000764 <_ZN9ButtonISRD1Ev>
 80007a2:	2110      	movs	r1, #16
 80007a4:	6878      	ldr	r0, [r7, #4]
 80007a6:	f007 fd53 	bl	8008250 <_ZdlPvj>
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	4618      	mov	r0, r3
 80007ae:	3708      	adds	r7, #8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <_ZN9ButtonISR10set_isr_cbEPFvvE>:

void ButtonISR::set_isr_cb(gpio_isr_cb cb){
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
 80007bc:	6039      	str	r1, [r7, #0]
	m_cb  = cb;
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	683a      	ldr	r2, [r7, #0]
 80007c2:	60da      	str	r2, [r3, #12]
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr

080007d0 <_ZN9ButtonISR8call_isrEv>:
void ButtonISR::call_isr(void){
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	if(m_cb ==NULL) return;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	68db      	ldr	r3, [r3, #12]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d003      	beq.n	80007e8 <_ZN9ButtonISR8call_isrEv+0x18>
	else m_cb ();
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	4798      	blx	r3
 80007e6:	e000      	b.n	80007ea <_ZN9ButtonISR8call_isrEv+0x1a>
	if(m_cb ==NULL) return;
 80007e8:	bf00      	nop
}
 80007ea:	3708      	adds	r7, #8
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <_ZN9ButtonISR11trigger_pinEt>:

void ButtonISR::trigger_pin(uint16_t gpio_pin){
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b086      	sub	sp, #24
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	80fb      	strh	r3, [r7, #6]
	const size_t n = ISR_LIST.size();
 80007fa:	4817      	ldr	r0, [pc, #92]	@ (8000858 <_ZN9ButtonISR11trigger_pinEt+0x68>)
 80007fc:	f000 f8c6 	bl	800098c <_ZNK3ISRI9ButtonISRLj8EE4sizeEv>
 8000800:	6138      	str	r0, [r7, #16]
	for(size_t ix=0; ix < n; ix++){
 8000802:	2300      	movs	r3, #0
 8000804:	617b      	str	r3, [r7, #20]
 8000806:	e01d      	b.n	8000844 <_ZN9ButtonISR11trigger_pinEt+0x54>
		ButtonISR* obj = ISR_LIST.get(ix);
 8000808:	6979      	ldr	r1, [r7, #20]
 800080a:	4813      	ldr	r0, [pc, #76]	@ (8000858 <_ZN9ButtonISR11trigger_pinEt+0x68>)
 800080c:	f000 f8ca 	bl	80009a4 <_ZNK3ISRI9ButtonISRLj8EE3getEj>
 8000810:	60f8      	str	r0, [r7, #12]
		 if (!obj) continue;
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d011      	beq.n	800083c <_ZN9ButtonISR11trigger_pinEt+0x4c>
		if(obj->pin() == gpio_pin){
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	4618      	mov	r0, r3
 800081c:	f7ff fee6 	bl	80005ec <_ZNK8GpioBase3pinEv>
 8000820:	4603      	mov	r3, r0
 8000822:	461a      	mov	r2, r3
 8000824:	88fb      	ldrh	r3, [r7, #6]
 8000826:	4293      	cmp	r3, r2
 8000828:	bf0c      	ite	eq
 800082a:	2301      	moveq	r3, #1
 800082c:	2300      	movne	r3, #0
 800082e:	b2db      	uxtb	r3, r3
 8000830:	2b00      	cmp	r3, #0
 8000832:	d004      	beq.n	800083e <_ZN9ButtonISR11trigger_pinEt+0x4e>
			obj->call_isr();
 8000834:	68f8      	ldr	r0, [r7, #12]
 8000836:	f7ff ffcb 	bl	80007d0 <_ZN9ButtonISR8call_isrEv>
 800083a:	e000      	b.n	800083e <_ZN9ButtonISR11trigger_pinEt+0x4e>
		 if (!obj) continue;
 800083c:	bf00      	nop
	for(size_t ix=0; ix < n; ix++){
 800083e:	697b      	ldr	r3, [r7, #20]
 8000840:	3301      	adds	r3, #1
 8000842:	617b      	str	r3, [r7, #20]
 8000844:	697a      	ldr	r2, [r7, #20]
 8000846:	693b      	ldr	r3, [r7, #16]
 8000848:	429a      	cmp	r2, r3
 800084a:	d3dd      	bcc.n	8000808 <_ZN9ButtonISR11trigger_pinEt+0x18>
		}
	}
}
 800084c:	bf00      	nop
 800084e:	bf00      	nop
 8000850:	3718      	adds	r7, #24
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	20000088 	.word	0x20000088

0800085c <HAL_GPIO_EXTI_Callback>:
// ------------------------------------------------------------
// Correct HAL EXTI user callback name (called from HAL IRQ handler)
// ------------------------------------------------------------
extern "C" void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	80fb      	strh	r3, [r7, #6]
	ButtonISR::trigger_pin(GPIO_Pin);
 8000866:	88fb      	ldrh	r3, [r7, #6]
 8000868:	4618      	mov	r0, r3
 800086a:	f7ff ffc1 	bl	80007f0 <_ZN9ButtonISR11trigger_pinEt>
}
 800086e:	bf00      	nop
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}

08000876 <_ZN3ISRI9ButtonISRLj8EEC1Ev>:
 *   - get(): returns object pointer by index
 * ---------------------------------------------------------- */
template <class T, size_t MAX>
class ISR {
public:
    ISR() : count_(0) {
 8000876:	b480      	push	{r7}
 8000878:	b085      	sub	sp, #20
 800087a:	af00      	add	r7, sp, #0
 800087c:	6078      	str	r0, [r7, #4]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	2200      	movs	r2, #0
 8000882:	621a      	str	r2, [r3, #32]
        // Initialize list with nullptrs (optional)
        for (size_t i = 0; i < MAX; ++i) {
 8000884:	2300      	movs	r3, #0
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	e007      	b.n	800089a <_ZN3ISRI9ButtonISRLj8EEC1Ev+0x24>
            list_[i] = nullptr;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	68fa      	ldr	r2, [r7, #12]
 800088e:	2100      	movs	r1, #0
 8000890:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (size_t i = 0; i < MAX; ++i) {
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	3301      	adds	r3, #1
 8000898:	60fb      	str	r3, [r7, #12]
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	2b07      	cmp	r3, #7
 800089e:	d9f4      	bls.n	800088a <_ZN3ISRI9ButtonISRLj8EEC1Ev+0x14>
        }
    }
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	4618      	mov	r0, r3
 80008a4:	3714      	adds	r7, #20
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr

080008ae <_ZN3ISRI9ButtonISRLj8EE3addEPS0_>:
    ~ISR() = default;

    // ------------------------------------------------------
    // Add an object pointer to the registry
    // ------------------------------------------------------
    bool add(T* obj) {
 80008ae:	b480      	push	{r7}
 80008b0:	b085      	sub	sp, #20
 80008b2:	af00      	add	r7, sp, #0
 80008b4:	6078      	str	r0, [r7, #4]
 80008b6:	6039      	str	r1, [r7, #0]
        if (obj == nullptr) return false;
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d101      	bne.n	80008c2 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x14>
 80008be:	2300      	movs	r3, #0
 80008c0:	e023      	b.n	800090a <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x5c>

        // Check for duplicates
        for (size_t i = 0; i < count_; ++i) {
 80008c2:	2300      	movs	r3, #0
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	e00b      	b.n	80008e0 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x32>
            if (list_[i] == obj) {
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	68fa      	ldr	r2, [r7, #12]
 80008cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008d0:	683a      	ldr	r2, [r7, #0]
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d101      	bne.n	80008da <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x2c>
                return true;  // already in list
 80008d6:	2301      	movs	r3, #1
 80008d8:	e017      	b.n	800090a <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x5c>
        for (size_t i = 0; i < count_; ++i) {
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	3301      	adds	r3, #1
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	6a1b      	ldr	r3, [r3, #32]
 80008e4:	68fa      	ldr	r2, [r7, #12]
 80008e6:	429a      	cmp	r2, r3
 80008e8:	d3ee      	bcc.n	80008c8 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x1a>
            }
        }

        // Check for available space
        if (count_ >= MAX) {
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	6a1b      	ldr	r3, [r3, #32]
 80008ee:	2b07      	cmp	r3, #7
 80008f0:	d901      	bls.n	80008f6 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x48>
            return false; // list full
 80008f2:	2300      	movs	r3, #0
 80008f4:	e009      	b.n	800090a <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x5c>
        }

        list_[count_++] = obj;
 80008f6:	6839      	ldr	r1, [r7, #0]
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	6a1b      	ldr	r3, [r3, #32]
 80008fc:	1c58      	adds	r0, r3, #1
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	6210      	str	r0, [r2, #32]
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return true;
 8000908:	2301      	movs	r3, #1
    }
 800090a:	4618      	mov	r0, r3
 800090c:	3714      	adds	r7, #20
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr

08000916 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_>:

    // ------------------------------------------------------
    // Remove an object pointer (O(1))
    // ------------------------------------------------------
    bool remove(T* obj) {
 8000916:	b480      	push	{r7}
 8000918:	b085      	sub	sp, #20
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
 800091e:	6039      	str	r1, [r7, #0]
        if (obj == nullptr) return false;
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d101      	bne.n	800092a <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x14>
 8000926:	2300      	movs	r3, #0
 8000928:	e02a      	b.n	8000980 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x6a>

        for (size_t i = 0; i < count_; ++i) {
 800092a:	2300      	movs	r3, #0
 800092c:	60fb      	str	r3, [r7, #12]
 800092e:	e021      	b.n	8000974 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x5e>
            if (list_[i] == obj) {
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	68fa      	ldr	r2, [r7, #12]
 8000934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000938:	683a      	ldr	r2, [r7, #0]
 800093a:	429a      	cmp	r2, r3
 800093c:	d117      	bne.n	800096e <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x58>
                // Replace with last element
                list_[i] = list_[count_ - 1];
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6a1b      	ldr	r3, [r3, #32]
 8000942:	1e5a      	subs	r2, r3, #1
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	68fa      	ldr	r2, [r7, #12]
 800094e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                list_[count_ - 1] = nullptr;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6a1b      	ldr	r3, [r3, #32]
 8000956:	1e5a      	subs	r2, r3, #1
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	2100      	movs	r1, #0
 800095c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                --count_;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	6a1b      	ldr	r3, [r3, #32]
 8000964:	1e5a      	subs	r2, r3, #1
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	621a      	str	r2, [r3, #32]
                return true;
 800096a:	2301      	movs	r3, #1
 800096c:	e008      	b.n	8000980 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x6a>
        for (size_t i = 0; i < count_; ++i) {
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	3301      	adds	r3, #1
 8000972:	60fb      	str	r3, [r7, #12]
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6a1b      	ldr	r3, [r3, #32]
 8000978:	68fa      	ldr	r2, [r7, #12]
 800097a:	429a      	cmp	r2, r3
 800097c:	d3d8      	bcc.n	8000930 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x1a>
            }
        }
        return false; // not found
 800097e:	2300      	movs	r3, #0
    }
 8000980:	4618      	mov	r0, r3
 8000982:	3714      	adds	r7, #20
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <_ZNK3ISRI9ButtonISRLj8EE4sizeEv>:
    }

    // ------------------------------------------------------
    // Get current number of elements
    // ------------------------------------------------------
    size_t size() const { return count_; }
 800098c:	b480      	push	{r7}
 800098e:	b083      	sub	sp, #12
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	6a1b      	ldr	r3, [r3, #32]
 8000998:	4618      	mov	r0, r3
 800099a:	370c      	adds	r7, #12
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr

080009a4 <_ZNK3ISRI9ButtonISRLj8EE3getEj>:
    T* get(size_t index) const {
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
 80009ac:	6039      	str	r1, [r7, #0]
        if (index >= count_) return nullptr;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	6a1b      	ldr	r3, [r3, #32]
 80009b2:	683a      	ldr	r2, [r7, #0]
 80009b4:	429a      	cmp	r2, r3
 80009b6:	d301      	bcc.n	80009bc <_ZNK3ISRI9ButtonISRLj8EE3getEj+0x18>
 80009b8:	2300      	movs	r3, #0
 80009ba:	e003      	b.n	80009c4 <_ZNK3ISRI9ButtonISRLj8EE3getEj+0x20>
        return list_[index];
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	683a      	ldr	r2, [r7, #0]
 80009c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    }
 80009c4:	4618      	mov	r0, r3
 80009c6:	370c      	adds	r7, #12
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr

080009d0 <_ZN3LedD1Ev>:
class Led : public GpioBase{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
 80009d8:	4a05      	ldr	r2, [pc, #20]	@ (80009f0 <_ZN3LedD1Ev+0x20>)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	601a      	str	r2, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	4618      	mov	r0, r3
 80009e2:	f7ff fde3 	bl	80005ac <_ZN8GpioBaseD1Ev>
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4618      	mov	r0, r3
 80009ea:	3708      	adds	r7, #8
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	08009374 	.word	0x08009374

080009f4 <_ZN3LedD0Ev>:
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
 80009fc:	6878      	ldr	r0, [r7, #4]
 80009fe:	f7ff ffe7 	bl	80009d0 <_ZN3LedD1Ev>
 8000a02:	210c      	movs	r1, #12
 8000a04:	6878      	ldr	r0, [r7, #4]
 8000a06:	f007 fc23 	bl	8008250 <_ZdlPvj>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	3708      	adds	r7, #8
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <_Z41__static_initialization_and_destruction_0v>:
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
ISR<ButtonISR, BUTTON_ISR_MAX> ButtonISR::ISR_LIST;
 8000a18:	4802      	ldr	r0, [pc, #8]	@ (8000a24 <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000a1a:	f7ff ff2c 	bl	8000876 <_ZN3ISRI9ButtonISRLj8EEC1Ev>
}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000088 	.word	0x20000088

08000a28 <_GLOBAL__sub_I__ZN8GpioBase8s_initedE>:
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	f7ff fff2 	bl	8000a14 <_Z41__static_initialization_and_destruction_0v>
 8000a30:	bd80      	pop	{r7, pc}

08000a32 <_ZN8UartBaseC1EP13USART_TypeDefP20__UART_HandleTypeDef>:

// ----------- UartBase implementation -----------
// Track which UARTs have been initialized
bool UartBase::isInit[]= {false};

UartBase::UartBase(USART_TypeDef* Instance, UART_HandleTypeDef* huart):_Instance(Instance), _huart(huart){
 8000a32:	b580      	push	{r7, lr}
 8000a34:	b084      	sub	sp, #16
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	60f8      	str	r0, [r7, #12]
 8000a3a:	60b9      	str	r1, [r7, #8]
 8000a3c:	607a      	str	r2, [r7, #4]
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	68ba      	ldr	r2, [r7, #8]
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	687a      	ldr	r2, [r7, #4]
 8000a48:	605a      	str	r2, [r3, #4]
	UartBase::init();
 8000a4a:	68f8      	ldr	r0, [r7, #12]
 8000a4c:	f000 f806 	bl	8000a5c <_ZN8UartBase4initEv>
}
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	4618      	mov	r0, r3
 8000a54:	3710      	adds	r7, #16
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
	...

08000a5c <_ZN8UartBase4initEv>:
		isInit[2]= false;
	}
	HAL_UART_MspDeInit(_huart);// Initialize UART if needed
}
// Initialize UART only once
void UartBase::init(){
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
	 // Deinitialize if instance is USART (can be extended for others)
	if(_Instance == USART1){
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a19      	ldr	r2, [pc, #100]	@ (8000ad0 <_ZN8UartBase4initEv+0x74>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d109      	bne.n	8000a82 <_ZN8UartBase4initEv+0x26>
		if(isInit[0]) return;
 8000a6e:	4b19      	ldr	r3, [pc, #100]	@ (8000ad4 <_ZN8UartBase4initEv+0x78>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d123      	bne.n	8000abe <_ZN8UartBase4initEv+0x62>
		isInit[0]= true;
 8000a76:	4b17      	ldr	r3, [pc, #92]	@ (8000ad4 <_ZN8UartBase4initEv+0x78>)
 8000a78:	2201      	movs	r2, #1
 8000a7a:	701a      	strb	r2, [r3, #0]
		MX_USART1_UART_Init();
 8000a7c:	f001 fbaa 	bl	80021d4 <MX_USART1_UART_Init>
 8000a80:	e022      	b.n	8000ac8 <_ZN8UartBase4initEv+0x6c>
	} else if(_Instance == USART2){
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a14      	ldr	r2, [pc, #80]	@ (8000ad8 <_ZN8UartBase4initEv+0x7c>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d109      	bne.n	8000aa0 <_ZN8UartBase4initEv+0x44>
		if(isInit[1]) return;
 8000a8c:	4b11      	ldr	r3, [pc, #68]	@ (8000ad4 <_ZN8UartBase4initEv+0x78>)
 8000a8e:	785b      	ldrb	r3, [r3, #1]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d116      	bne.n	8000ac2 <_ZN8UartBase4initEv+0x66>
		isInit[1]= true;
 8000a94:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad4 <_ZN8UartBase4initEv+0x78>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	705a      	strb	r2, [r3, #1]
		MX_USART2_UART_Init();
 8000a9a:	f001 fbcb 	bl	8002234 <MX_USART2_UART_Init>
 8000a9e:	e013      	b.n	8000ac8 <_ZN8UartBase4initEv+0x6c>
	}
	else if(_Instance == USART3){
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a0d      	ldr	r2, [pc, #52]	@ (8000adc <_ZN8UartBase4initEv+0x80>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d10e      	bne.n	8000ac8 <_ZN8UartBase4initEv+0x6c>
		if(isInit[2]) return;
 8000aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad4 <_ZN8UartBase4initEv+0x78>)
 8000aac:	789b      	ldrb	r3, [r3, #2]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d109      	bne.n	8000ac6 <_ZN8UartBase4initEv+0x6a>
		isInit[2]= true;
 8000ab2:	4b08      	ldr	r3, [pc, #32]	@ (8000ad4 <_ZN8UartBase4initEv+0x78>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	709a      	strb	r2, [r3, #2]
		MX_USART3_UART_Init();
 8000ab8:	f001 fbec 	bl	8002294 <MX_USART3_UART_Init>
 8000abc:	e004      	b.n	8000ac8 <_ZN8UartBase4initEv+0x6c>
		if(isInit[0]) return;
 8000abe:	bf00      	nop
 8000ac0:	e002      	b.n	8000ac8 <_ZN8UartBase4initEv+0x6c>
		if(isInit[1]) return;
 8000ac2:	bf00      	nop
 8000ac4:	e000      	b.n	8000ac8 <_ZN8UartBase4initEv+0x6c>
		if(isInit[2]) return;
 8000ac6:	bf00      	nop
	}
}
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40013800 	.word	0x40013800
 8000ad4:	200000ac 	.word	0x200000ac
 8000ad8:	40004400 	.word	0x40004400
 8000adc:	40004800 	.word	0x40004800

08000ae0 <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef>:


// ----------- UartIT implementation -----------
ISR<UartIT, UART_ISR_MAX> UartIT::ISR_LIST;

UartIT::UartIT(USART_TypeDef* Instance, UART_HandleTypeDef* huart)
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b084      	sub	sp, #16
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	60f8      	str	r0, [r7, #12]
 8000ae8:	60b9      	str	r1, [r7, #8]
 8000aea:	607a      	str	r2, [r7, #4]
	:UartBase(Instance, huart), _is_tx_done(true){
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	3304      	adds	r3, #4
 8000af0:	687a      	ldr	r2, [r7, #4]
 8000af2:	68b9      	ldr	r1, [r7, #8]
 8000af4:	4618      	mov	r0, r3
 8000af6:	f7ff ff9c 	bl	8000a32 <_ZN8UartBaseC1EP13USART_TypeDefP20__UART_HandleTypeDef>
 8000afa:	4a0e      	ldr	r2, [pc, #56]	@ (8000b34 <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef+0x54>)
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	2201      	movs	r2, #1
 8000b04:	731a      	strb	r2, [r3, #12]
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	334e      	adds	r3, #78	@ 0x4e
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f000 f91b 	bl	8000d46 <_ZN14CircularBufferIhLt128EEC1Ev>
#if USE_HAL_UART_REGISTER_CALLBACKS != 1
#error"USE_HAL_UART_REGISTER_CALLBACKS must be set 1"
#endif
	 // Register callbacks
	huart->TxCpltCallback = TxCpltCallback;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	4a09      	ldr	r2, [pc, #36]	@ (8000b38 <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef+0x58>)
 8000b14:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	huart->RxEventCallback = RxEventCallback;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	4a08      	ldr	r2, [pc, #32]	@ (8000b3c <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef+0x5c>)
 8000b1c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	// Add this instance to ISR list
	(void)ISR_LIST.add(this);
 8000b20:	68f9      	ldr	r1, [r7, #12]
 8000b22:	4807      	ldr	r0, [pc, #28]	@ (8000b40 <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef+0x60>)
 8000b24:	f000 f92a 	bl	8000d7c <_ZN3ISRI6UartITLj2EE3addEPS0_>
}
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3710      	adds	r7, #16
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	08009394 	.word	0x08009394
 8000b38:	08000b45 	.word	0x08000b45
 8000b3c:	08000bad 	.word	0x08000bad
 8000b40:	200000b0 	.word	0x200000b0

08000b44 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef>:
UartIT::~UartIT(void){
	 // No heap, so no delete needed
	(void)ISR_LIST.remove(this);
}
// TX complete callback (called by HAL)
void UartIT::TxCpltCallback(UART_HandleTypeDef* huart){
 8000b44:	b590      	push	{r4, r7, lr}
 8000b46:	b085      	sub	sp, #20
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
	for(uint16_t i=0; i<ISR_LIST.size(); i++){
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	81fb      	strh	r3, [r7, #14]
 8000b50:	e019      	b.n	8000b86 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x42>
		if(ISR_LIST.get(i)->_huart == huart){
 8000b52:	89fb      	ldrh	r3, [r7, #14]
 8000b54:	4619      	mov	r1, r3
 8000b56:	4814      	ldr	r0, [pc, #80]	@ (8000ba8 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x64>)
 8000b58:	f000 f950 	bl	8000dfc <_ZNK3ISRI6UartITLj2EE3getEj>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	689b      	ldr	r3, [r3, #8]
 8000b60:	687a      	ldr	r2, [r7, #4]
 8000b62:	429a      	cmp	r2, r3
 8000b64:	bf0c      	ite	eq
 8000b66:	2301      	moveq	r3, #1
 8000b68:	2300      	movne	r3, #0
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d007      	beq.n	8000b80 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x3c>
			ISR_LIST.get(i)->_is_tx_done= true;
 8000b70:	89fb      	ldrh	r3, [r7, #14]
 8000b72:	4619      	mov	r1, r3
 8000b74:	480c      	ldr	r0, [pc, #48]	@ (8000ba8 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x64>)
 8000b76:	f000 f941 	bl	8000dfc <_ZNK3ISRI6UartITLj2EE3getEj>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	731a      	strb	r2, [r3, #12]
	for(uint16_t i=0; i<ISR_LIST.size(); i++){
 8000b80:	89fb      	ldrh	r3, [r7, #14]
 8000b82:	3301      	adds	r3, #1
 8000b84:	81fb      	strh	r3, [r7, #14]
 8000b86:	89fc      	ldrh	r4, [r7, #14]
 8000b88:	4807      	ldr	r0, [pc, #28]	@ (8000ba8 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x64>)
 8000b8a:	f000 f92b 	bl	8000de4 <_ZNK3ISRI6UartITLj2EE4sizeEv>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	429c      	cmp	r4, r3
 8000b92:	bf34      	ite	cc
 8000b94:	2301      	movcc	r3, #1
 8000b96:	2300      	movcs	r3, #0
 8000b98:	b2db      	uxtb	r3, r3
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d1d9      	bne.n	8000b52 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0xe>
		}
	}
}
 8000b9e:	bf00      	nop
 8000ba0:	bf00      	nop
 8000ba2:	3714      	adds	r7, #20
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd90      	pop	{r4, r7, pc}
 8000ba8:	200000b0 	.word	0x200000b0

08000bac <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft>:
// RX event callback (called by HAL when idle or buffer full)
void UartIT::RxEventCallback(UART_HandleTypeDef* huart, uint16_t Pos){
 8000bac:	b590      	push	{r4, r7, lr}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	460b      	mov	r3, r1
 8000bb6:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0; i<ISR_LIST.size(); i++){
 8000bb8:	2300      	movs	r3, #0
 8000bba:	81fb      	strh	r3, [r7, #14]
 8000bbc:	e01e      	b.n	8000bfc <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x50>
		if(ISR_LIST.get(i)->_huart == huart){
 8000bbe:	89fb      	ldrh	r3, [r7, #14]
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4817      	ldr	r0, [pc, #92]	@ (8000c20 <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x74>)
 8000bc4:	f000 f91a 	bl	8000dfc <_ZNK3ISRI6UartITLj2EE3getEj>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	689b      	ldr	r3, [r3, #8]
 8000bcc:	687a      	ldr	r2, [r7, #4]
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	bf0c      	ite	eq
 8000bd2:	2301      	moveq	r3, #1
 8000bd4:	2300      	movne	r3, #0
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d00c      	beq.n	8000bf6 <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x4a>
			ISR_LIST.get(i)->put(0,Pos); // store received data
 8000bdc:	89fb      	ldrh	r3, [r7, #14]
 8000bde:	4619      	mov	r1, r3
 8000be0:	480f      	ldr	r0, [pc, #60]	@ (8000c20 <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x74>)
 8000be2:	f000 f90b 	bl	8000dfc <_ZNK3ISRI6UartITLj2EE3getEj>
 8000be6:	4603      	mov	r3, r0
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	3208      	adds	r2, #8
 8000bec:	6814      	ldr	r4, [r2, #0]
 8000bee:	887a      	ldrh	r2, [r7, #2]
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	47a0      	blx	r4
	for(uint16_t i=0; i<ISR_LIST.size(); i++){
 8000bf6:	89fb      	ldrh	r3, [r7, #14]
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	81fb      	strh	r3, [r7, #14]
 8000bfc:	89fc      	ldrh	r4, [r7, #14]
 8000bfe:	4808      	ldr	r0, [pc, #32]	@ (8000c20 <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x74>)
 8000c00:	f000 f8f0 	bl	8000de4 <_ZNK3ISRI6UartITLj2EE4sizeEv>
 8000c04:	4603      	mov	r3, r0
 8000c06:	429c      	cmp	r4, r3
 8000c08:	bf34      	ite	cc
 8000c0a:	2301      	movcc	r3, #1
 8000c0c:	2300      	movcs	r3, #0
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d1d4      	bne.n	8000bbe <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x12>
		}
	}
}
 8000c14:	bf00      	nop
 8000c16:	bf00      	nop
 8000c18:	3714      	adds	r7, #20
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd90      	pop	{r4, r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	200000b0 	.word	0x200000b0

08000c24 <_ZN6UartIT5writeEPht>:
// Non-blocking transmit
HAL_StatusTypeDef UartIT::write(uint8_t *pData, uint16_t Size){
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	4613      	mov	r3, r2
 8000c30:	80fb      	strh	r3, [r7, #6]
	if(!_is_tx_done) return HAL_BUSY;
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	7b1b      	ldrb	r3, [r3, #12]
 8000c36:	f083 0301 	eor.w	r3, r3, #1
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <_ZN6UartIT5writeEPht+0x20>
 8000c40:	2302      	movs	r3, #2
 8000c42:	e00b      	b.n	8000c5c <_ZN6UartIT5writeEPht+0x38>
	_is_tx_done= false;
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	2200      	movs	r2, #0
 8000c48:	731a      	strb	r2, [r3, #12]
	return HAL_UART_Transmit_IT(_huart, pData, Size);
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	689b      	ldr	r3, [r3, #8]
 8000c4e:	88fa      	ldrh	r2, [r7, #6]
 8000c50:	68b9      	ldr	r1, [r7, #8]
 8000c52:	4618      	mov	r0, r3
 8000c54:	f005 fe30 	bl	80068b8 <HAL_UART_Transmit_IT>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	bf00      	nop
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3710      	adds	r7, #16
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}

08000c64 <_ZN6UartIT4readEPht>:
// Read available data from circular buffer
uint16_t UartIT::read(uint8_t *pData, uint16_t Size){
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	4613      	mov	r3, r2
 8000c70:	80fb      	strh	r3, [r7, #6]
	return _buffer.pull(pData, Size);
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	334e      	adds	r3, #78	@ 0x4e
 8000c76:	88fa      	ldrh	r2, [r7, #6]
 8000c78:	68b9      	ldr	r1, [r7, #8]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f000 f8d4 	bl	8000e28 <_ZN14CircularBufferIhLt128EE4pullEPht>
 8000c80:	4603      	mov	r3, r0
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <_ZN6UartIT10start_readEv>:
// Start UART reception using ReceiveToIdle interrupt mode
HAL_StatusTypeDef UartIT::start_read(void){
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b082      	sub	sp, #8
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
	memset(_read_buffer,0,sizeof(_read_buffer));
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	330d      	adds	r3, #13
 8000c96:	2240      	movs	r2, #64	@ 0x40
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f007 fda4 	bl	80087e8 <memset>
	return HAL_UARTEx_ReceiveToIdle_IT(_huart, _read_buffer, sizeof(_read_buffer));
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	6898      	ldr	r0, [r3, #8]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	330d      	adds	r3, #13
 8000ca8:	2240      	movs	r2, #64	@ 0x40
 8000caa:	4619      	mov	r1, r3
 8000cac:	f007 fa80 	bl	80081b0 <HAL_UARTEx_ReceiveToIdle_IT>
 8000cb0:	4603      	mov	r3, r0
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}

08000cba <_ZN6UartIT3putEtt>:
// Move new RX data into the circular buffer
void UartIT::put(uint16_t index, uint16_t size){
 8000cba:	b580      	push	{r7, lr}
 8000cbc:	b082      	sub	sp, #8
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
 8000cc2:	460b      	mov	r3, r1
 8000cc4:	807b      	strh	r3, [r7, #2]
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	803b      	strh	r3, [r7, #0]
	_buffer.put(&_read_buffer[index], size);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	f103 004e 	add.w	r0, r3, #78	@ 0x4e
 8000cd0:	887b      	ldrh	r3, [r7, #2]
 8000cd2:	3308      	adds	r3, #8
 8000cd4:	687a      	ldr	r2, [r7, #4]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	3305      	adds	r3, #5
 8000cda:	883a      	ldrh	r2, [r7, #0]
 8000cdc:	4619      	mov	r1, r3
 8000cde:	f000 f8e7 	bl	8000eb0 <_ZN14CircularBufferIhLt128EE3putEPKht>
	start_read();// restart reception immediately
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	3304      	adds	r3, #4
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	6878      	ldr	r0, [r7, #4]
 8000cec:	4798      	blx	r3
}
 8000cee:	bf00      	nop
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <_ZN6UartIT10is_tx_doneEv>:
// Return TX done flag
bool UartIT::is_tx_done(void){
 8000cf6:	b480      	push	{r7}
 8000cf8:	b083      	sub	sp, #12
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
	return _is_tx_done;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	7b1b      	ldrb	r3, [r3, #12]
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	370c      	adds	r7, #12
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr

08000d0e <_ZN3ISRI6UartITLj2EEC1Ev>:
    ISR() : count_(0) {
 8000d0e:	b480      	push	{r7}
 8000d10:	b085      	sub	sp, #20
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	6078      	str	r0, [r7, #4]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2200      	movs	r2, #0
 8000d1a:	609a      	str	r2, [r3, #8]
        for (size_t i = 0; i < MAX; ++i) {
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	e007      	b.n	8000d32 <_ZN3ISRI6UartITLj2EEC1Ev+0x24>
            list_[i] = nullptr;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	68fa      	ldr	r2, [r7, #12]
 8000d26:	2100      	movs	r1, #0
 8000d28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (size_t i = 0; i < MAX; ++i) {
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	3301      	adds	r3, #1
 8000d30:	60fb      	str	r3, [r7, #12]
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d9f4      	bls.n	8000d22 <_ZN3ISRI6UartITLj2EEC1Ev+0x14>
    }
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3714      	adds	r7, #20
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr

08000d46 <_ZN14CircularBufferIhLt128EEC1Ev>:

template <class T, uint16_t N>
class CircularBuffer {
public:
    // Constructor: initialize indices and clear memory
    CircularBuffer() : _in_pos(0), _out_pos(0), _stored(0) {
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b082      	sub	sp, #8
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2200      	movs	r2, #0
 8000d52:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2200      	movs	r2, #0
 8000d5a:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	2200      	movs	r2, #0
 8000d62:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
        memset(_buffer, 0, sizeof(_buffer));
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	2280      	movs	r2, #128	@ 0x80
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f007 fd3b 	bl	80087e8 <memset>
    }
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4618      	mov	r0, r3
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}

08000d7c <_ZN3ISRI6UartITLj2EE3addEPS0_>:
    bool add(T* obj) {
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	6039      	str	r1, [r7, #0]
        if (obj == nullptr) return false;
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d101      	bne.n	8000d90 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x14>
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	e023      	b.n	8000dd8 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x5c>
        for (size_t i = 0; i < count_; ++i) {
 8000d90:	2300      	movs	r3, #0
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	e00b      	b.n	8000dae <_ZN3ISRI6UartITLj2EE3addEPS0_+0x32>
            if (list_[i] == obj) {
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	68fa      	ldr	r2, [r7, #12]
 8000d9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d9e:	683a      	ldr	r2, [r7, #0]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d101      	bne.n	8000da8 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x2c>
                return true;  // already in list
 8000da4:	2301      	movs	r3, #1
 8000da6:	e017      	b.n	8000dd8 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x5c>
        for (size_t i = 0; i < count_; ++i) {
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	3301      	adds	r3, #1
 8000dac:	60fb      	str	r3, [r7, #12]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	689b      	ldr	r3, [r3, #8]
 8000db2:	68fa      	ldr	r2, [r7, #12]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d3ee      	bcc.n	8000d96 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x1a>
        if (count_ >= MAX) {
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	689b      	ldr	r3, [r3, #8]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d901      	bls.n	8000dc4 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x48>
            return false; // list full
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e009      	b.n	8000dd8 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x5c>
        list_[count_++] = obj;
 8000dc4:	6839      	ldr	r1, [r7, #0]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	1c58      	adds	r0, r3, #1
 8000dcc:	687a      	ldr	r2, [r7, #4]
 8000dce:	6090      	str	r0, [r2, #8]
 8000dd0:	687a      	ldr	r2, [r7, #4]
 8000dd2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return true;
 8000dd6:	2301      	movs	r3, #1
    }
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <_ZNK3ISRI6UartITLj2EE4sizeEv>:
    size_t size() const { return count_; }
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	4618      	mov	r0, r3
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr

08000dfc <_ZNK3ISRI6UartITLj2EE3getEj>:
    T* get(size_t index) const {
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
 8000e04:	6039      	str	r1, [r7, #0]
        if (index >= count_) return nullptr;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	689b      	ldr	r3, [r3, #8]
 8000e0a:	683a      	ldr	r2, [r7, #0]
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	d301      	bcc.n	8000e14 <_ZNK3ISRI6UartITLj2EE3getEj+0x18>
 8000e10:	2300      	movs	r3, #0
 8000e12:	e003      	b.n	8000e1c <_ZNK3ISRI6UartITLj2EE3getEj+0x20>
        return list_[index];
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	683a      	ldr	r2, [r7, #0]
 8000e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    }
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr

08000e28 <_ZN14CircularBufferIhLt128EE4pullEPht>:
            }
        }
    }

    // Read up to "size" elements from the buffer
    uint16_t pull(T *data, uint16_t size) {
 8000e28:	b480      	push	{r7}
 8000e2a:	b087      	sub	sp, #28
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	60f8      	str	r0, [r7, #12]
 8000e30:	60b9      	str	r1, [r7, #8]
 8000e32:	4613      	mov	r3, r2
 8000e34:	80fb      	strh	r3, [r7, #6]
        uint16_t read_size = 0;
 8000e36:	2300      	movs	r3, #0
 8000e38:	82fb      	strh	r3, [r7, #22]
        for (uint16_t i = 0; i < size; i++) {
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	82bb      	strh	r3, [r7, #20]
 8000e3e:	e02a      	b.n	8000e96 <_ZN14CircularBufferIhLt128EE4pullEPht+0x6e>
            if (_stored == 0) break;           // no more data
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d02a      	beq.n	8000ea0 <_ZN14CircularBufferIhLt128EE4pullEPht+0x78>
            data[i] = _buffer[_out_pos++];     // read element
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8000e50:	1c5a      	adds	r2, r3, #1
 8000e52:	b291      	uxth	r1, r2
 8000e54:	68fa      	ldr	r2, [r7, #12]
 8000e56:	f8a2 1082 	strh.w	r1, [r2, #130]	@ 0x82
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	8abb      	ldrh	r3, [r7, #20]
 8000e5e:	68ba      	ldr	r2, [r7, #8]
 8000e60:	4413      	add	r3, r2
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	5c52      	ldrb	r2, [r2, r1]
 8000e66:	701a      	strb	r2, [r3, #0]
            if (_out_pos >= N) _out_pos = 0;   // wrap-around
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8000e6e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e70:	d903      	bls.n	8000e7a <_ZN14CircularBufferIhLt128EE4pullEPht+0x52>
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	2200      	movs	r2, #0
 8000e76:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
            _stored--;                         // decrease stored count
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8000e80:	3b01      	subs	r3, #1
 8000e82:	b29a      	uxth	r2, r3
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
            read_size++;
 8000e8a:	8afb      	ldrh	r3, [r7, #22]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	82fb      	strh	r3, [r7, #22]
        for (uint16_t i = 0; i < size; i++) {
 8000e90:	8abb      	ldrh	r3, [r7, #20]
 8000e92:	3301      	adds	r3, #1
 8000e94:	82bb      	strh	r3, [r7, #20]
 8000e96:	8aba      	ldrh	r2, [r7, #20]
 8000e98:	88fb      	ldrh	r3, [r7, #6]
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	d3d0      	bcc.n	8000e40 <_ZN14CircularBufferIhLt128EE4pullEPht+0x18>
 8000e9e:	e000      	b.n	8000ea2 <_ZN14CircularBufferIhLt128EE4pullEPht+0x7a>
            if (_stored == 0) break;           // no more data
 8000ea0:	bf00      	nop
        }
        return read_size;
 8000ea2:	8afb      	ldrh	r3, [r7, #22]
    }
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	371c      	adds	r7, #28
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr

08000eb0 <_ZN14CircularBufferIhLt128EE3putEPKht>:
    void put(const T *data, uint16_t size) {
 8000eb0:	b480      	push	{r7}
 8000eb2:	b087      	sub	sp, #28
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	60f8      	str	r0, [r7, #12]
 8000eb8:	60b9      	str	r1, [r7, #8]
 8000eba:	4613      	mov	r3, r2
 8000ebc:	80fb      	strh	r3, [r7, #6]
        for (uint16_t i = 0; i < size; i++) {
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	82fb      	strh	r3, [r7, #22]
 8000ec2:	e039      	b.n	8000f38 <_ZN14CircularBufferIhLt128EE3putEPKht+0x88>
            _buffer[_in_pos++] = data[i];      // write data
 8000ec4:	8afb      	ldrh	r3, [r7, #22]
 8000ec6:	68ba      	ldr	r2, [r7, #8]
 8000ec8:	4413      	add	r3, r2
 8000eca:	7819      	ldrb	r1, [r3, #0]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8000ed2:	1c5a      	adds	r2, r3, #1
 8000ed4:	b290      	uxth	r0, r2
 8000ed6:	68fa      	ldr	r2, [r7, #12]
 8000ed8:	f8a2 0080 	strh.w	r0, [r2, #128]	@ 0x80
 8000edc:	461a      	mov	r2, r3
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	5499      	strb	r1, [r3, r2]
            if (_in_pos >= N) _in_pos = 0;     // wrap-around
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8000ee8:	2b7f      	cmp	r3, #127	@ 0x7f
 8000eea:	d903      	bls.n	8000ef4 <_ZN14CircularBufferIhLt128EE3putEPKht+0x44>
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
            if (_stored < N) {
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8000efa:	2b7f      	cmp	r3, #127	@ 0x7f
 8000efc:	d808      	bhi.n	8000f10 <_ZN14CircularBufferIhLt128EE3putEPKht+0x60>
                _stored++;                     // increment count
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8000f04:	3301      	adds	r3, #1
 8000f06:	b29a      	uxth	r2, r3
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
 8000f0e:	e010      	b.n	8000f32 <_ZN14CircularBufferIhLt128EE3putEPKht+0x82>
                _out_pos++;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8000f16:	3301      	adds	r3, #1
 8000f18:	b29a      	uxth	r2, r3
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
                if (_out_pos >= N) _out_pos = 0;
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8000f26:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f28:	d903      	bls.n	8000f32 <_ZN14CircularBufferIhLt128EE3putEPKht+0x82>
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
        for (uint16_t i = 0; i < size; i++) {
 8000f32:	8afb      	ldrh	r3, [r7, #22]
 8000f34:	3301      	adds	r3, #1
 8000f36:	82fb      	strh	r3, [r7, #22]
 8000f38:	8afa      	ldrh	r2, [r7, #22]
 8000f3a:	88fb      	ldrh	r3, [r7, #6]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d3c1      	bcc.n	8000ec4 <_ZN14CircularBufferIhLt128EE3putEPKht+0x14>
    }
 8000f40:	bf00      	nop
 8000f42:	bf00      	nop
 8000f44:	371c      	adds	r7, #28
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
	...

08000f50 <_Z41__static_initialization_and_destruction_0v>:
		last_size = 0;
		return;
	}

	last_size = Size;
}
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
ISR<UartIT, UART_ISR_MAX> UartIT::ISR_LIST;
 8000f54:	4802      	ldr	r0, [pc, #8]	@ (8000f60 <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000f56:	f7ff feda 	bl	8000d0e <_ZN3ISRI6UartITLj2EEC1Ev>
}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	200000b0 	.word	0x200000b0

08000f64 <_GLOBAL__sub_I__ZN8UartBase6isInitE>:
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	f7ff fff2 	bl	8000f50 <_Z41__static_initialization_and_destruction_0v>
 8000f6c:	bd80      	pop	{r7, pc}
	...

08000f70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b08a      	sub	sp, #40	@ 0x28
 8000f74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f76:	f107 0314 	add.w	r3, r7, #20
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	605a      	str	r2, [r3, #4]
 8000f80:	609a      	str	r2, [r3, #8]
 8000f82:	60da      	str	r2, [r3, #12]
 8000f84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f86:	4b2f      	ldr	r3, [pc, #188]	@ (8001044 <MX_GPIO_Init+0xd4>)
 8000f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8a:	4a2e      	ldr	r2, [pc, #184]	@ (8001044 <MX_GPIO_Init+0xd4>)
 8000f8c:	f043 0304 	orr.w	r3, r3, #4
 8000f90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f92:	4b2c      	ldr	r3, [pc, #176]	@ (8001044 <MX_GPIO_Init+0xd4>)
 8000f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f96:	f003 0304 	and.w	r3, r3, #4
 8000f9a:	613b      	str	r3, [r7, #16]
 8000f9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f9e:	4b29      	ldr	r3, [pc, #164]	@ (8001044 <MX_GPIO_Init+0xd4>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa2:	4a28      	ldr	r2, [pc, #160]	@ (8001044 <MX_GPIO_Init+0xd4>)
 8000fa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000faa:	4b26      	ldr	r3, [pc, #152]	@ (8001044 <MX_GPIO_Init+0xd4>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fb2:	60fb      	str	r3, [r7, #12]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb6:	4b23      	ldr	r3, [pc, #140]	@ (8001044 <MX_GPIO_Init+0xd4>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fba:	4a22      	ldr	r2, [pc, #136]	@ (8001044 <MX_GPIO_Init+0xd4>)
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fc2:	4b20      	ldr	r3, [pc, #128]	@ (8001044 <MX_GPIO_Init+0xd4>)
 8000fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc6:	f003 0301 	and.w	r3, r3, #1
 8000fca:	60bb      	str	r3, [r7, #8]
 8000fcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fce:	4b1d      	ldr	r3, [pc, #116]	@ (8001044 <MX_GPIO_Init+0xd4>)
 8000fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd2:	4a1c      	ldr	r2, [pc, #112]	@ (8001044 <MX_GPIO_Init+0xd4>)
 8000fd4:	f043 0302 	orr.w	r3, r3, #2
 8000fd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fda:	4b1a      	ldr	r3, [pc, #104]	@ (8001044 <MX_GPIO_Init+0xd4>)
 8000fdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fde:	f003 0302 	and.w	r3, r3, #2
 8000fe2:	607b      	str	r3, [r7, #4]
 8000fe4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ON_BOARD_GPIO_Port, LED_ON_BOARD_Pin, GPIO_PIN_SET);
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	2120      	movs	r1, #32
 8000fea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fee:	f002 f82f 	bl	8003050 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ff2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ff6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ff8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ffc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ffe:	2301      	movs	r3, #1
 8001000:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001002:	f107 0314 	add.w	r3, r7, #20
 8001006:	4619      	mov	r1, r3
 8001008:	480f      	ldr	r0, [pc, #60]	@ (8001048 <MX_GPIO_Init+0xd8>)
 800100a:	f001 fe77 	bl	8002cfc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_ON_BOARD_Pin */
  GPIO_InitStruct.Pin = LED_ON_BOARD_Pin;
 800100e:	2320      	movs	r3, #32
 8001010:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001012:	2301      	movs	r3, #1
 8001014:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101a:	2300      	movs	r3, #0
 800101c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_ON_BOARD_GPIO_Port, &GPIO_InitStruct);
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	4619      	mov	r1, r3
 8001024:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001028:	f001 fe68 	bl	8002cfc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800102c:	2200      	movs	r2, #0
 800102e:	2100      	movs	r1, #0
 8001030:	2028      	movs	r0, #40	@ 0x28
 8001032:	f001 fc46 	bl	80028c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001036:	2028      	movs	r0, #40	@ 0x28
 8001038:	f001 fc5f 	bl	80028fa <HAL_NVIC_EnableIRQ>

}
 800103c:	bf00      	nop
 800103e:	3728      	adds	r7, #40	@ 0x28
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40021000 	.word	0x40021000
 8001048:	48000800 	.word	0x48000800

0800104c <__io_putchar>:
 *      Author: FA
 */
#include "hilfe.h"

// Redirect printf() ‚Üí UART2
int __io_putchar(int ch){
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
    uint8_t c = ch;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	b2db      	uxtb	r3, r3
 8001058:	73fb      	strb	r3, [r7, #15]
    HAL_UART_Transmit(&huart3, &c, 1, HAL_MAX_DELAY);
 800105a:	f107 010f 	add.w	r1, r7, #15
 800105e:	f04f 33ff 	mov.w	r3, #4294967295
 8001062:	2201      	movs	r2, #1
 8001064:	4803      	ldr	r0, [pc, #12]	@ (8001074 <__io_putchar+0x28>)
 8001066:	f005 fb9d 	bl	80067a4 <HAL_UART_Transmit>
    return ch;
 800106a:	687b      	ldr	r3, [r7, #4]
}
 800106c:	4618      	mov	r0, r3
 800106e:	3710      	adds	r7, #16
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20000474 	.word	0x20000474

08001078 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800107c:	4b1b      	ldr	r3, [pc, #108]	@ (80010ec <MX_I2C1_Init+0x74>)
 800107e:	4a1c      	ldr	r2, [pc, #112]	@ (80010f0 <MX_I2C1_Init+0x78>)
 8001080:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8001082:	4b1a      	ldr	r3, [pc, #104]	@ (80010ec <MX_I2C1_Init+0x74>)
 8001084:	4a1b      	ldr	r2, [pc, #108]	@ (80010f4 <MX_I2C1_Init+0x7c>)
 8001086:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001088:	4b18      	ldr	r3, [pc, #96]	@ (80010ec <MX_I2C1_Init+0x74>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800108e:	4b17      	ldr	r3, [pc, #92]	@ (80010ec <MX_I2C1_Init+0x74>)
 8001090:	2201      	movs	r2, #1
 8001092:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001094:	4b15      	ldr	r3, [pc, #84]	@ (80010ec <MX_I2C1_Init+0x74>)
 8001096:	2200      	movs	r2, #0
 8001098:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800109a:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <MX_I2C1_Init+0x74>)
 800109c:	2200      	movs	r2, #0
 800109e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010a0:	4b12      	ldr	r3, [pc, #72]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010a6:	4b11      	ldr	r3, [pc, #68]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ac:	4b0f      	ldr	r3, [pc, #60]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010b2:	480e      	ldr	r0, [pc, #56]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010b4:	f002 f816 	bl	80030e4 <HAL_I2C_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010be:	f000 fcfe 	bl	8001abe <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010c2:	2100      	movs	r1, #0
 80010c4:	4809      	ldr	r0, [pc, #36]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010c6:	f003 f91f 	bl	8004308 <HAL_I2CEx_ConfigAnalogFilter>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010d0:	f000 fcf5 	bl	8001abe <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010d4:	2100      	movs	r1, #0
 80010d6:	4805      	ldr	r0, [pc, #20]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010d8:	f003 f961 	bl	800439e <HAL_I2CEx_ConfigDigitalFilter>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010e2:	f000 fcec 	bl	8001abe <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	200000bc 	.word	0x200000bc
 80010f0:	40005400 	.word	0x40005400
 80010f4:	10d19ce4 	.word	0x10d19ce4

080010f8 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80010fc:	4b1b      	ldr	r3, [pc, #108]	@ (800116c <MX_I2C2_Init+0x74>)
 80010fe:	4a1c      	ldr	r2, [pc, #112]	@ (8001170 <MX_I2C2_Init+0x78>)
 8001100:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8001102:	4b1a      	ldr	r3, [pc, #104]	@ (800116c <MX_I2C2_Init+0x74>)
 8001104:	4a1b      	ldr	r2, [pc, #108]	@ (8001174 <MX_I2C2_Init+0x7c>)
 8001106:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001108:	4b18      	ldr	r3, [pc, #96]	@ (800116c <MX_I2C2_Init+0x74>)
 800110a:	2200      	movs	r2, #0
 800110c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800110e:	4b17      	ldr	r3, [pc, #92]	@ (800116c <MX_I2C2_Init+0x74>)
 8001110:	2201      	movs	r2, #1
 8001112:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001114:	4b15      	ldr	r3, [pc, #84]	@ (800116c <MX_I2C2_Init+0x74>)
 8001116:	2200      	movs	r2, #0
 8001118:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800111a:	4b14      	ldr	r3, [pc, #80]	@ (800116c <MX_I2C2_Init+0x74>)
 800111c:	2200      	movs	r2, #0
 800111e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001120:	4b12      	ldr	r3, [pc, #72]	@ (800116c <MX_I2C2_Init+0x74>)
 8001122:	2200      	movs	r2, #0
 8001124:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001126:	4b11      	ldr	r3, [pc, #68]	@ (800116c <MX_I2C2_Init+0x74>)
 8001128:	2200      	movs	r2, #0
 800112a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800112c:	4b0f      	ldr	r3, [pc, #60]	@ (800116c <MX_I2C2_Init+0x74>)
 800112e:	2200      	movs	r2, #0
 8001130:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001132:	480e      	ldr	r0, [pc, #56]	@ (800116c <MX_I2C2_Init+0x74>)
 8001134:	f001 ffd6 	bl	80030e4 <HAL_I2C_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800113e:	f000 fcbe 	bl	8001abe <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001142:	2100      	movs	r1, #0
 8001144:	4809      	ldr	r0, [pc, #36]	@ (800116c <MX_I2C2_Init+0x74>)
 8001146:	f003 f8df 	bl	8004308 <HAL_I2CEx_ConfigAnalogFilter>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001150:	f000 fcb5 	bl	8001abe <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001154:	2100      	movs	r1, #0
 8001156:	4805      	ldr	r0, [pc, #20]	@ (800116c <MX_I2C2_Init+0x74>)
 8001158:	f003 f921 	bl	800439e <HAL_I2CEx_ConfigDigitalFilter>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001162:	f000 fcac 	bl	8001abe <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	20000110 	.word	0x20000110
 8001170:	40005800 	.word	0x40005800
 8001174:	10d19ce4 	.word	0x10d19ce4

08001178 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b0ae      	sub	sp, #184	@ 0xb8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001180:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	60da      	str	r2, [r3, #12]
 800118e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001190:	f107 031c 	add.w	r3, r7, #28
 8001194:	2288      	movs	r2, #136	@ 0x88
 8001196:	2100      	movs	r1, #0
 8001198:	4618      	mov	r0, r3
 800119a:	f007 fb25 	bl	80087e8 <memset>
  if(i2cHandle->Instance==I2C1)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a42      	ldr	r2, [pc, #264]	@ (80012ac <HAL_I2C_MspInit+0x134>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d13c      	bne.n	8001222 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011a8:	2340      	movs	r3, #64	@ 0x40
 80011aa:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80011ac:	2300      	movs	r3, #0
 80011ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011b0:	f107 031c 	add.w	r3, r7, #28
 80011b4:	4618      	mov	r0, r3
 80011b6:	f003 ffa3 	bl	8005100 <HAL_RCCEx_PeriphCLKConfig>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80011c0:	f000 fc7d 	bl	8001abe <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c4:	4b3a      	ldr	r3, [pc, #232]	@ (80012b0 <HAL_I2C_MspInit+0x138>)
 80011c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c8:	4a39      	ldr	r2, [pc, #228]	@ (80012b0 <HAL_I2C_MspInit+0x138>)
 80011ca:	f043 0302 	orr.w	r3, r3, #2
 80011ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d0:	4b37      	ldr	r3, [pc, #220]	@ (80012b0 <HAL_I2C_MspInit+0x138>)
 80011d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d4:	f003 0302 	and.w	r3, r3, #2
 80011d8:	61bb      	str	r3, [r7, #24]
 80011da:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011dc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011e4:	2312      	movs	r3, #18
 80011e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011ea:	2301      	movs	r3, #1
 80011ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f0:	2303      	movs	r3, #3
 80011f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011f6:	2304      	movs	r3, #4
 80011f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001200:	4619      	mov	r1, r3
 8001202:	482c      	ldr	r0, [pc, #176]	@ (80012b4 <HAL_I2C_MspInit+0x13c>)
 8001204:	f001 fd7a 	bl	8002cfc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001208:	4b29      	ldr	r3, [pc, #164]	@ (80012b0 <HAL_I2C_MspInit+0x138>)
 800120a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800120c:	4a28      	ldr	r2, [pc, #160]	@ (80012b0 <HAL_I2C_MspInit+0x138>)
 800120e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001212:	6593      	str	r3, [r2, #88]	@ 0x58
 8001214:	4b26      	ldr	r3, [pc, #152]	@ (80012b0 <HAL_I2C_MspInit+0x138>)
 8001216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001218:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800121c:	617b      	str	r3, [r7, #20]
 800121e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001220:	e040      	b.n	80012a4 <HAL_I2C_MspInit+0x12c>
  else if(i2cHandle->Instance==I2C2)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a24      	ldr	r2, [pc, #144]	@ (80012b8 <HAL_I2C_MspInit+0x140>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d13b      	bne.n	80012a4 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800122c:	2380      	movs	r3, #128	@ 0x80
 800122e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001230:	2300      	movs	r3, #0
 8001232:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001234:	f107 031c 	add.w	r3, r7, #28
 8001238:	4618      	mov	r0, r3
 800123a:	f003 ff61 	bl	8005100 <HAL_RCCEx_PeriphCLKConfig>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8001244:	f000 fc3b 	bl	8001abe <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001248:	4b19      	ldr	r3, [pc, #100]	@ (80012b0 <HAL_I2C_MspInit+0x138>)
 800124a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800124c:	4a18      	ldr	r2, [pc, #96]	@ (80012b0 <HAL_I2C_MspInit+0x138>)
 800124e:	f043 0302 	orr.w	r3, r3, #2
 8001252:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001254:	4b16      	ldr	r3, [pc, #88]	@ (80012b0 <HAL_I2C_MspInit+0x138>)
 8001256:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001258:	f003 0302 	and.w	r3, r3, #2
 800125c:	613b      	str	r3, [r7, #16]
 800125e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001260:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001264:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001268:	2312      	movs	r3, #18
 800126a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800126e:	2301      	movs	r3, #1
 8001270:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001274:	2303      	movs	r3, #3
 8001276:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800127a:	2304      	movs	r3, #4
 800127c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001280:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001284:	4619      	mov	r1, r3
 8001286:	480b      	ldr	r0, [pc, #44]	@ (80012b4 <HAL_I2C_MspInit+0x13c>)
 8001288:	f001 fd38 	bl	8002cfc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800128c:	4b08      	ldr	r3, [pc, #32]	@ (80012b0 <HAL_I2C_MspInit+0x138>)
 800128e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001290:	4a07      	ldr	r2, [pc, #28]	@ (80012b0 <HAL_I2C_MspInit+0x138>)
 8001292:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001296:	6593      	str	r3, [r2, #88]	@ 0x58
 8001298:	4b05      	ldr	r3, [pc, #20]	@ (80012b0 <HAL_I2C_MspInit+0x138>)
 800129a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800129c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	68fb      	ldr	r3, [r7, #12]
}
 80012a4:	bf00      	nop
 80012a6:	37b8      	adds	r7, #184	@ 0xb8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	40005400 	.word	0x40005400
 80012b0:	40021000 	.word	0x40021000
 80012b4:	48000400 	.word	0x48000400
 80012b8:	40005800 	.word	0x40005800

080012bc <_ZN7I2CBaseC1EP19__I2C_HandleTypeDefP11I2C_TypeDef>:

// Externe Deklaration der MX_I2C_Init Funktion (wird vom CubeMX generiert)
//extern "C" void MX_I2C2_Init(void);
//extern "C" void MX_I2C1_Init(void);

I2CBase::I2CBase(I2C_HandleTypeDef* handle, I2C_TypeDef* instance)
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
    : i2c_handle_(handle), i2c_instance_(instance) {
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	68ba      	ldr	r2, [r7, #8]
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	605a      	str	r2, [r3, #4]

	Init();
 80012d4:	68f8      	ldr	r0, [r7, #12]
 80012d6:	f000 f80d 	bl	80012f4 <_ZN7I2CBase4InitEv>
    // Inkrementiere den Instanzzaehler
    instance_count_++;
 80012da:	4b05      	ldr	r3, [pc, #20]	@ (80012f0 <_ZN7I2CBaseC1EP19__I2C_HandleTypeDefP11I2C_TypeDef+0x34>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	3301      	adds	r3, #1
 80012e0:	4a03      	ldr	r2, [pc, #12]	@ (80012f0 <_ZN7I2CBaseC1EP19__I2C_HandleTypeDefP11I2C_TypeDef+0x34>)
 80012e2:	6013      	str	r3, [r2, #0]
}
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	4618      	mov	r0, r3
 80012e8:	3710      	adds	r7, #16
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	20000164 	.word	0x20000164

080012f4 <_ZN7I2CBase4InitEv>:
        HAL_I2C_DeInit(i2c_handle_);
        is_initialized_[index] = false;
    }
}

HAL_StatusTypeDef I2CBase::Init() {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
    // Ermittle den Index basierend auf der I2C-Instanz
    int index = -1;
 80012fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001300:	60fb      	str	r3, [r7, #12]
    if (i2c_instance_ == I2C1) index = 0;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	4a1b      	ldr	r2, [pc, #108]	@ (8001374 <_ZN7I2CBase4InitEv+0x80>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d101      	bne.n	8001310 <_ZN7I2CBase4InitEv+0x1c>
 800130c:	2300      	movs	r3, #0
 800130e:	60fb      	str	r3, [r7, #12]
    if (i2c_instance_ == I2C2) index = 1;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	4a18      	ldr	r2, [pc, #96]	@ (8001378 <_ZN7I2CBase4InitEv+0x84>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d101      	bne.n	800131e <_ZN7I2CBase4InitEv+0x2a>
 800131a:	2301      	movs	r3, #1
 800131c:	60fb      	str	r3, [r7, #12]

    if (index == -1) {
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001324:	d101      	bne.n	800132a <_ZN7I2CBase4InitEv+0x36>
        return HAL_ERROR; // Ungueltige Instanz
 8001326:	2301      	movs	r3, #1
 8001328:	e01f      	b.n	800136a <_ZN7I2CBase4InitEv+0x76>
    }

    // Wenn bereits initialisiert, beende den Vorgang
    if (is_initialized_[index]) {
 800132a:	4a14      	ldr	r2, [pc, #80]	@ (800137c <_ZN7I2CBase4InitEv+0x88>)
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	4413      	add	r3, r2
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <_ZN7I2CBase4InitEv+0x46>
        return HAL_OK;
 8001336:	2300      	movs	r3, #0
 8001338:	e017      	b.n	800136a <_ZN7I2CBase4InitEv+0x76>
    }

    // Setze den Initialisierungsstatus und rufe die generierte Funktion auf
    is_initialized_[index] = true;
 800133a:	4a10      	ldr	r2, [pc, #64]	@ (800137c <_ZN7I2CBase4InitEv+0x88>)
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	4413      	add	r3, r2
 8001340:	2201      	movs	r2, #1
 8001342:	701a      	strb	r2, [r3, #0]

    // Aufruf der generierten Initialisierungsfunktion (muss vom Benutzer im C-Teil des Projekts existieren)
    if (i2c_instance_ == I2C2) {
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	4a0b      	ldr	r2, [pc, #44]	@ (8001378 <_ZN7I2CBase4InitEv+0x84>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d102      	bne.n	8001354 <_ZN7I2CBase4InitEv+0x60>
        MX_I2C2_Init();
 800134e:	f7ff fed3 	bl	80010f8 <MX_I2C2_Init>
 8001352:	e009      	b.n	8001368 <_ZN7I2CBase4InitEv+0x74>
    } else if (i2c_instance_ == I2C1) {
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	4a06      	ldr	r2, [pc, #24]	@ (8001374 <_ZN7I2CBase4InitEv+0x80>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d102      	bne.n	8001364 <_ZN7I2CBase4InitEv+0x70>
        MX_I2C1_Init();
 800135e:	f7ff fe8b 	bl	8001078 <MX_I2C1_Init>
 8001362:	e001      	b.n	8001368 <_ZN7I2CBase4InitEv+0x74>
    } else {
        // Hier wuerde MX_I2C1_Init() stehen, falls verwendet
        // Fuer dieses Beispiel nehmen wir an, dass nur I2C2 im Code-Generator aktiviert wurde.
        return HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	e000      	b.n	800136a <_ZN7I2CBase4InitEv+0x76>
    }

    return HAL_OK;
 8001368:	2300      	movs	r3, #0
}
 800136a:	4618      	mov	r0, r3
 800136c:	3710      	adds	r7, #16
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40005400 	.word	0x40005400
 8001378:	40005800 	.word	0x40005800
 800137c:	20000168 	.word	0x20000168

08001380 <_ZN6clLm75C1EP19__I2C_HandleTypeDefP11I2C_TypeDef>:
    return HAL_I2C_Master_Receive(i2c_handle_, (uint16_t)(dev_address << 1), rx_data, rx_size, timeout);
}

//------------------clLm75------------

clLm75::clLm75(I2C_HandleTypeDef* handle, I2C_TypeDef* instance):
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
		I2CBase(handle,  instance){
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	68b9      	ldr	r1, [r7, #8]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff ff92 	bl	80012bc <_ZN7I2CBaseC1EP19__I2C_HandleTypeDefP11I2C_TypeDef>
}
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	4618      	mov	r0, r3
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <_ZN6clLm7519ReadLM75TemperatureEhPfm>:
 * @param dev_address Die 7-Bit-Adresse des LM75.
 * @param temperature_celsius Zeiger auf die Variable, in der die Temperatur in Celsius gespeichert wird.
 * @param timeout Timeout-Wert in ms.
 * @return HAL_StatusTypeDef.
 */
HAL_StatusTypeDef clLm75::ReadLM75Temperature(uint8_t dev_address, float* temperature_celsius, uint32_t timeout){
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b088      	sub	sp, #32
 80013a6:	af02      	add	r7, sp, #8
 80013a8:	60f8      	str	r0, [r7, #12]
 80013aa:	607a      	str	r2, [r7, #4]
 80013ac:	603b      	str	r3, [r7, #0]
 80013ae:	460b      	mov	r3, r1
 80013b0:	72fb      	strb	r3, [r7, #11]

	if (temperature_celsius == nullptr) return HAL_ERROR;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d101      	bne.n	80013bc <_ZN6clLm7519ReadLM75TemperatureEhPfm+0x1a>
 80013b8:	2301      	movs	r3, #1
 80013ba:	e043      	b.n	8001444 <_ZN6clLm7519ReadLM75TemperatureEhPfm+0xa2>
	uint8_t reg_addr = 0x00; // Adresse des Temperatur-Registers im LM75
 80013bc:	2300      	movs	r3, #0
 80013be:	74fb      	strb	r3, [r7, #19]
	uint8_t rx_buf[2]; // 2 Bytes fuer 16-Bit Temperaturdaten
	HAL_StatusTypeDef status;

	// 1. Schreibe: Setze den Registerzeiger auf 0x00 (Temperatur-Register)
	// Wir verwenden die HAL-Funktion direkt, da der Transfer-Wrapper nicht fuer 1 Byte Write + N Byte Read ausgelegt ist.
	status = HAL_I2C_Master_Transmit(i2c_handle_, (uint16_t)(dev_address << 1), &reg_addr, 1, timeout);
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	6818      	ldr	r0, [r3, #0]
 80013c4:	7afb      	ldrb	r3, [r7, #11]
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	b299      	uxth	r1, r3
 80013cc:	f107 0213 	add.w	r2, r7, #19
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	2301      	movs	r3, #1
 80013d6:	f001 ff21 	bl	800321c <HAL_I2C_Master_Transmit>
 80013da:	4603      	mov	r3, r0
 80013dc:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 80013de:	7dfb      	ldrb	r3, [r7, #23]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <_ZN6clLm7519ReadLM75TemperatureEhPfm+0x46>
 80013e4:	7dfb      	ldrb	r3, [r7, #23]
 80013e6:	e02d      	b.n	8001444 <_ZN6clLm7519ReadLM75TemperatureEhPfm+0xa2>

	// 2. Lese: Lese 2 Bytes (16-Bit-Wort) vom Sensor
	status = HAL_I2C_Master_Receive(i2c_handle_, (uint16_t)(dev_address << 1), rx_buf, 2, timeout);
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	6818      	ldr	r0, [r3, #0]
 80013ec:	7afb      	ldrb	r3, [r7, #11]
 80013ee:	b29b      	uxth	r3, r3
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	b299      	uxth	r1, r3
 80013f4:	f107 0210 	add.w	r2, r7, #16
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	2302      	movs	r3, #2
 80013fe:	f002 f825 	bl	800344c <HAL_I2C_Master_Receive>
 8001402:	4603      	mov	r3, r0
 8001404:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001406:	7dfb      	ldrb	r3, [r7, #23]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <_ZN6clLm7519ReadLM75TemperatureEhPfm+0x6e>
 800140c:	7dfb      	ldrb	r3, [r7, #23]
 800140e:	e019      	b.n	8001444 <_ZN6clLm7519ReadLM75TemperatureEhPfm+0xa2>

	// 3. Konvertierung: Das LM75-Ergebnis ist Big Endian (MSB zuerst) und ein Signed 16-Bit-Wert.

	// Kombiniere die Bytes zu einem Signed 16-Bit Integer (Big Endian)
	int16_t raw_temp = (int16_t)((rx_buf[0] << 8) | rx_buf[1]);
 8001410:	7c3b      	ldrb	r3, [r7, #16]
 8001412:	b21b      	sxth	r3, r3
 8001414:	021b      	lsls	r3, r3, #8
 8001416:	b21a      	sxth	r2, r3
 8001418:	7c7b      	ldrb	r3, [r7, #17]
 800141a:	b21b      	sxth	r3, r3
 800141c:	4313      	orrs	r3, r2
 800141e:	82bb      	strh	r3, [r7, #20]

	// Der LM75 hat eine 9-Bit Aufloesung (LSB = 0.5 ¬∞C).
	// Der Wert ist im 16-Bit-Wort um 7 Bits nach links verschoben gespeichert (T*256).
	// Verschiebe um 7 Bits nach rechts, um den Wert auf die 0.5 ¬∞C Aufloesung zu normieren
	// und das Vorzeichen korrekt zu behandeln (Zweierkomplement).
	raw_temp = (int16_t)(raw_temp >> 7);
 8001420:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001424:	11db      	asrs	r3, r3, #7
 8001426:	82bb      	strh	r3, [r7, #20]

	// Jeder LSB entspricht 0.5 ¬∞C
	*temperature_celsius = (float)raw_temp * 0.5f;
 8001428:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800142c:	ee07 3a90 	vmov	s15, r3
 8001430:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001434:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001438:	ee67 7a87 	vmul.f32	s15, s15, s14
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	edc3 7a00 	vstr	s15, [r3]

	return HAL_OK;
 8001442:	2300      	movs	r3, #0

}
 8001444:	4618      	mov	r0, r3
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}

0800144c <_ZN8clEepromC1EP19__I2C_HandleTypeDefP11I2C_TypeDef>:


//-------- eeprom_at24c64 -------------
clEeprom::clEeprom(I2C_HandleTypeDef* handle, I2C_TypeDef* instance):
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	60b9      	str	r1, [r7, #8]
 8001456:	607a      	str	r2, [r7, #4]
		I2CBase(handle,  instance){
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	68b9      	ldr	r1, [r7, #8]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff ff2c 	bl	80012bc <_ZN7I2CBaseC1EP19__I2C_HandleTypeDefP11I2C_TypeDef>
}
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	4618      	mov	r0, r3
 8001468:	3710      	adds	r7, #16
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
	...

08001470 <_ZN8clEeprom17EEPROM_PrintBlockEtt>:

    // breakpoint hier setzen und rx pr√ºfen
}

// Druckt len Bytes ab addr in Hex + ASCII
void clEeprom::EEPROM_PrintBlock(uint16_t addr, uint16_t len) {
 8001470:	b580      	push	{r7, lr}
 8001472:	b08c      	sub	sp, #48	@ 0x30
 8001474:	af04      	add	r7, sp, #16
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	807b      	strh	r3, [r7, #2]
 800147c:	4613      	mov	r3, r2
 800147e:	803b      	strh	r3, [r7, #0]
    uint8_t line[16];
    while (len) {
 8001480:	e06d      	b.n	800155e <_ZN8clEeprom17EEPROM_PrintBlockEtt+0xee>
        uint16_t chunk = (len > 16) ? 16 : len;
 8001482:	883b      	ldrh	r3, [r7, #0]
 8001484:	2b10      	cmp	r3, #16
 8001486:	bf28      	it	cs
 8001488:	2310      	movcs	r3, #16
 800148a:	837b      	strh	r3, [r7, #26]

        if (HAL_I2C_Mem_Read(i2c_handle_, EEPROM_ADDR_8B, addr, I2C_MEMADD_SIZE_16BIT,
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6818      	ldr	r0, [r3, #0]
 8001490:	887a      	ldrh	r2, [r7, #2]
 8001492:	f04f 33ff 	mov.w	r3, #4294967295
 8001496:	9302      	str	r3, [sp, #8]
 8001498:	8b7b      	ldrh	r3, [r7, #26]
 800149a:	9301      	str	r3, [sp, #4]
 800149c:	f107 0308 	add.w	r3, r7, #8
 80014a0:	9300      	str	r3, [sp, #0]
 80014a2:	2302      	movs	r3, #2
 80014a4:	21a0      	movs	r1, #160	@ 0xa0
 80014a6:	f002 f9db 	bl	8003860 <HAL_I2C_Mem_Read>
 80014aa:	4603      	mov	r3, r0
                             line, chunk, HAL_MAX_DELAY) != HAL_OK) {
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	bf14      	ite	ne
 80014b0:	2301      	movne	r3, #1
 80014b2:	2300      	moveq	r3, #0
 80014b4:	b2db      	uxtb	r3, r3
        if (HAL_I2C_Mem_Read(i2c_handle_, EEPROM_ADDR_8B, addr, I2C_MEMADD_SIZE_16BIT,
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d008      	beq.n	80014cc <_ZN8clEeprom17EEPROM_PrintBlockEtt+0x5c>
            printf("EEPROM read error @0x%04X (HAL err=%lu)\r\n", addr, i2c_handle_->ErrorCode);
 80014ba:	8879      	ldrh	r1, [r7, #2]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c2:	461a      	mov	r2, r3
 80014c4:	4829      	ldr	r0, [pc, #164]	@ (800156c <_ZN8clEeprom17EEPROM_PrintBlockEtt+0xfc>)
 80014c6:	f007 f83f 	bl	8008548 <iprintf>
 80014ca:	e04b      	b.n	8001564 <_ZN8clEeprom17EEPROM_PrintBlockEtt+0xf4>
            return;
        }

        // Adresse
        printf("%04X: ", addr);
 80014cc:	887b      	ldrh	r3, [r7, #2]
 80014ce:	4619      	mov	r1, r3
 80014d0:	4827      	ldr	r0, [pc, #156]	@ (8001570 <_ZN8clEeprom17EEPROM_PrintBlockEtt+0x100>)
 80014d2:	f007 f839 	bl	8008548 <iprintf>

        // Hex
        for (uint16_t i = 0; i < 16; i++) {
 80014d6:	2300      	movs	r3, #0
 80014d8:	83fb      	strh	r3, [r7, #30]
 80014da:	e013      	b.n	8001504 <_ZN8clEeprom17EEPROM_PrintBlockEtt+0x94>
            if (i < chunk) printf("%02X ", line[i]);
 80014dc:	8bfa      	ldrh	r2, [r7, #30]
 80014de:	8b7b      	ldrh	r3, [r7, #26]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d209      	bcs.n	80014f8 <_ZN8clEeprom17EEPROM_PrintBlockEtt+0x88>
 80014e4:	8bfb      	ldrh	r3, [r7, #30]
 80014e6:	3320      	adds	r3, #32
 80014e8:	443b      	add	r3, r7
 80014ea:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80014ee:	4619      	mov	r1, r3
 80014f0:	4820      	ldr	r0, [pc, #128]	@ (8001574 <_ZN8clEeprom17EEPROM_PrintBlockEtt+0x104>)
 80014f2:	f007 f829 	bl	8008548 <iprintf>
 80014f6:	e002      	b.n	80014fe <_ZN8clEeprom17EEPROM_PrintBlockEtt+0x8e>
            else           printf("   ");
 80014f8:	481f      	ldr	r0, [pc, #124]	@ (8001578 <_ZN8clEeprom17EEPROM_PrintBlockEtt+0x108>)
 80014fa:	f007 f825 	bl	8008548 <iprintf>
        for (uint16_t i = 0; i < 16; i++) {
 80014fe:	8bfb      	ldrh	r3, [r7, #30]
 8001500:	3301      	adds	r3, #1
 8001502:	83fb      	strh	r3, [r7, #30]
 8001504:	8bfb      	ldrh	r3, [r7, #30]
 8001506:	2b0f      	cmp	r3, #15
 8001508:	d9e8      	bls.n	80014dc <_ZN8clEeprom17EEPROM_PrintBlockEtt+0x6c>
        }

        // ASCII
        printf(" |");
 800150a:	481c      	ldr	r0, [pc, #112]	@ (800157c <_ZN8clEeprom17EEPROM_PrintBlockEtt+0x10c>)
 800150c:	f007 f81c 	bl	8008548 <iprintf>
        for (uint16_t i = 0; i < chunk; i++) {
 8001510:	2300      	movs	r3, #0
 8001512:	83bb      	strh	r3, [r7, #28]
 8001514:	e014      	b.n	8001540 <_ZN8clEeprom17EEPROM_PrintBlockEtt+0xd0>
            uint8_t c = line[i];
 8001516:	8bbb      	ldrh	r3, [r7, #28]
 8001518:	3320      	adds	r3, #32
 800151a:	443b      	add	r3, r7
 800151c:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001520:	767b      	strb	r3, [r7, #25]
            printf("%c", (c >= 32 && c <= 126) ? c : '.');
 8001522:	7e7b      	ldrb	r3, [r7, #25]
 8001524:	2b1f      	cmp	r3, #31
 8001526:	d904      	bls.n	8001532 <_ZN8clEeprom17EEPROM_PrintBlockEtt+0xc2>
 8001528:	7e7b      	ldrb	r3, [r7, #25]
 800152a:	2b7e      	cmp	r3, #126	@ 0x7e
 800152c:	d801      	bhi.n	8001532 <_ZN8clEeprom17EEPROM_PrintBlockEtt+0xc2>
 800152e:	7e7b      	ldrb	r3, [r7, #25]
 8001530:	e000      	b.n	8001534 <_ZN8clEeprom17EEPROM_PrintBlockEtt+0xc4>
 8001532:	232e      	movs	r3, #46	@ 0x2e
 8001534:	4618      	mov	r0, r3
 8001536:	f007 f819 	bl	800856c <putchar>
        for (uint16_t i = 0; i < chunk; i++) {
 800153a:	8bbb      	ldrh	r3, [r7, #28]
 800153c:	3301      	adds	r3, #1
 800153e:	83bb      	strh	r3, [r7, #28]
 8001540:	8bba      	ldrh	r2, [r7, #28]
 8001542:	8b7b      	ldrh	r3, [r7, #26]
 8001544:	429a      	cmp	r2, r3
 8001546:	d3e6      	bcc.n	8001516 <_ZN8clEeprom17EEPROM_PrintBlockEtt+0xa6>
        }
        printf("|\r\n");
 8001548:	480d      	ldr	r0, [pc, #52]	@ (8001580 <_ZN8clEeprom17EEPROM_PrintBlockEtt+0x110>)
 800154a:	f007 f86d 	bl	8008628 <puts>

        addr += chunk;
 800154e:	887a      	ldrh	r2, [r7, #2]
 8001550:	8b7b      	ldrh	r3, [r7, #26]
 8001552:	4413      	add	r3, r2
 8001554:	807b      	strh	r3, [r7, #2]
        len  -= chunk;
 8001556:	883a      	ldrh	r2, [r7, #0]
 8001558:	8b7b      	ldrh	r3, [r7, #26]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	803b      	strh	r3, [r7, #0]
    while (len) {
 800155e:	883b      	ldrh	r3, [r7, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d18e      	bne.n	8001482 <_ZN8clEeprom17EEPROM_PrintBlockEtt+0x12>
    }
}
 8001564:	3720      	adds	r7, #32
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	0800921c 	.word	0x0800921c
 8001570:	08009248 	.word	0x08009248
 8001574:	08009250 	.word	0x08009250
 8001578:	08009258 	.word	0x08009258
 800157c:	0800925c 	.word	0x0800925c
 8001580:	08009260 	.word	0x08009260

08001584 <_ZN8clEeprom16EEPROM_WriteTextEtPKc>:
// kurze Schreibfunktion, um Testdaten abzulegen

void clEeprom::EEPROM_WriteText(uint16_t addr, const char *text) {
 8001584:	b580      	push	{r7, lr}
 8001586:	b08c      	sub	sp, #48	@ 0x30
 8001588:	af04      	add	r7, sp, #16
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	460b      	mov	r3, r1
 800158e:	607a      	str	r2, [r7, #4]
 8001590:	817b      	strh	r3, [r7, #10]
    size_t n = strlen(text) + 1;  // inklusive '\0'
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7fe fe1c 	bl	80001d0 <strlen>
 8001598:	4603      	mov	r3, r0
 800159a:	3301      	adds	r3, #1
 800159c:	61fb      	str	r3, [r7, #28]
    const uint8_t *p = (const uint8_t*)text;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	61bb      	str	r3, [r7, #24]
    while (n) {
 80015a2:	e037      	b.n	8001614 <_ZN8clEeprom16EEPROM_WriteTextEtPKc+0x90>
        uint16_t page_off = addr % 32;
 80015a4:	897b      	ldrh	r3, [r7, #10]
 80015a6:	f003 031f 	and.w	r3, r3, #31
 80015aa:	82bb      	strh	r3, [r7, #20]
        uint16_t chunk = 32 - page_off;
 80015ac:	8abb      	ldrh	r3, [r7, #20]
 80015ae:	f1c3 0320 	rsb	r3, r3, #32
 80015b2:	82fb      	strh	r3, [r7, #22]
        if (chunk > n) chunk = n;
 80015b4:	8afb      	ldrh	r3, [r7, #22]
 80015b6:	69fa      	ldr	r2, [r7, #28]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d201      	bcs.n	80015c0 <_ZN8clEeprom16EEPROM_WriteTextEtPKc+0x3c>
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	82fb      	strh	r3, [r7, #22]

        HAL_I2C_Mem_Write(i2c_handle_, EEPROM_ADDR_8B, addr, I2C_MEMADD_SIZE_16BIT,
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	6818      	ldr	r0, [r3, #0]
 80015c4:	897a      	ldrh	r2, [r7, #10]
 80015c6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ca:	9302      	str	r3, [sp, #8]
 80015cc:	8afb      	ldrh	r3, [r7, #22]
 80015ce:	9301      	str	r3, [sp, #4]
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	9300      	str	r3, [sp, #0]
 80015d4:	2302      	movs	r3, #2
 80015d6:	21a0      	movs	r1, #160	@ 0xa0
 80015d8:	f002 f82e 	bl	8003638 <HAL_I2C_Mem_Write>
                          (uint8_t*)p, chunk, HAL_MAX_DELAY);
        // ACK-Polling (Schreibzyklus ~5‚Äì10 ms)
        while (HAL_I2C_IsDeviceReady(i2c_handle_, EEPROM_ADDR_8B, 1, 10) != HAL_OK) {}
 80015dc:	bf00      	nop
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	6818      	ldr	r0, [r3, #0]
 80015e2:	230a      	movs	r3, #10
 80015e4:	2201      	movs	r2, #1
 80015e6:	21a0      	movs	r1, #160	@ 0xa0
 80015e8:	f002 fa54 	bl	8003a94 <HAL_I2C_IsDeviceReady>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	bf14      	ite	ne
 80015f2:	2301      	movne	r3, #1
 80015f4:	2300      	moveq	r3, #0
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d1f0      	bne.n	80015de <_ZN8clEeprom16EEPROM_WriteTextEtPKc+0x5a>

        addr += chunk; p += chunk; n -= chunk;
 80015fc:	897a      	ldrh	r2, [r7, #10]
 80015fe:	8afb      	ldrh	r3, [r7, #22]
 8001600:	4413      	add	r3, r2
 8001602:	817b      	strh	r3, [r7, #10]
 8001604:	8afb      	ldrh	r3, [r7, #22]
 8001606:	69ba      	ldr	r2, [r7, #24]
 8001608:	4413      	add	r3, r2
 800160a:	61bb      	str	r3, [r7, #24]
 800160c:	8afb      	ldrh	r3, [r7, #22]
 800160e:	69fa      	ldr	r2, [r7, #28]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	61fb      	str	r3, [r7, #28]
    while (n) {
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d1c4      	bne.n	80015a4 <_ZN8clEeprom16EEPROM_WriteTextEtPKc+0x20>
    }
}
 800161a:	bf00      	nop
 800161c:	bf00      	nop
 800161e:	3720      	adds	r7, #32
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <_Z14blueB_callbackv>:

void SystemClock_Config(void);

/* USER CODE BEGIN 0 */
volatile uint32_t blueB_latch= 0;
void blueB_callback(){
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
	blueB_latch++;
 8001628:	4b04      	ldr	r3, [pc, #16]	@ (800163c <_Z14blueB_callbackv+0x18>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	3301      	adds	r3, #1
 800162e:	4a03      	ldr	r2, [pc, #12]	@ (800163c <_Z14blueB_callbackv+0x18>)
 8001630:	6013      	str	r3, [r2, #0]
}
 8001632:	bf00      	nop
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr
 800163c:	2000016c 	.word	0x2000016c

08001640 <main>:


extern "C" int main(void)
{
 8001640:	b5b0      	push	{r4, r5, r7, lr}
 8001642:	b0f8      	sub	sp, #480	@ 0x1e0
 8001644:	af02      	add	r7, sp, #8


  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001646:	f000 ffc8 	bl	80025da <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 800164a:	f000 f9e3 	bl	8001a14 <_Z18SystemClock_Configv>

//  Button buttonBlue(blueButton_GPIO_Port, blueButton_Pin);

  // ld2 using interrupt from Button blue
  Led ld2(LED_ON_BOARD_GPIO_Port, LED_ON_BOARD_Pin);
 800164e:	f507 70d8 	add.w	r0, r7, #432	@ 0x1b0
 8001652:	2300      	movs	r3, #0
 8001654:	2220      	movs	r2, #32
 8001656:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 800165a:	f7ff f81f 	bl	800069c <_ZN3LedC1EP12GPIO_TypeDeft13GPIO_PinState>
  ButtonISR ButtonBlue(GPIOC, GPIO_PIN_13);
 800165e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001662:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001666:	49d4      	ldr	r1, [pc, #848]	@ (80019b8 <main+0x378>)
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff f85b 	bl	8000724 <_ZN9ButtonISRC1EP12GPIO_TypeDeft>
  ButtonBlue.set_isr_cb(blueB_callback);
 800166e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001672:	49d2      	ldr	r1, [pc, #840]	@ (80019bc <main+0x37c>)
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff f89d 	bl	80007b4 <_ZN9ButtonISR10set_isr_cbEPFvvE>
  uint32_t blueB_state= 0;
 800167a:	2300      	movs	r3, #0
 800167c:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4

  // Uart
  UartBase uart3(USART3, &huart3);
 8001680:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8001684:	4ace      	ldr	r2, [pc, #824]	@ (80019c0 <main+0x380>)
 8001686:	49cf      	ldr	r1, [pc, #828]	@ (80019c4 <main+0x384>)
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff f9d2 	bl	8000a32 <_ZN8UartBaseC1EP13USART_TypeDefP20__UART_HandleTypeDef>
  UartIT uartIt2(USART2, &huart2);
 800168e:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8001692:	4acd      	ldr	r2, [pc, #820]	@ (80019c8 <main+0x388>)
 8001694:	49cd      	ldr	r1, [pc, #820]	@ (80019cc <main+0x38c>)
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff fa22 	bl	8000ae0 <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef>
//  UartDMA uartIt2(USART1, &huart1); // DMA Uart1

  uint8_t c[64]= "Pragram start\n\r";
 800169c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80016a0:	f5a3 75aa 	sub.w	r5, r3, #340	@ 0x154
 80016a4:	4bca      	ldr	r3, [pc, #808]	@ (80019d0 <main+0x390>)
 80016a6:	462c      	mov	r4, r5
 80016a8:	6818      	ldr	r0, [r3, #0]
 80016aa:	6859      	ldr	r1, [r3, #4]
 80016ac:	689a      	ldr	r2, [r3, #8]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016b2:	f105 0310 	add.w	r3, r5, #16
 80016b6:	2230      	movs	r2, #48	@ 0x30
 80016b8:	2100      	movs	r1, #0
 80016ba:	4618      	mov	r0, r3
 80016bc:	f007 f894 	bl	80087e8 <memset>
  uartIt2.write(c, strlen((char*)c));
 80016c0:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7fe fd83 	bl	80001d0 <strlen>
 80016ca:	4603      	mov	r3, r0
 80016cc:	b29a      	uxth	r2, r3
 80016ce:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 80016d2:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7ff faa4 	bl	8000c24 <_ZN6UartIT5writeEPht>
  while(!uartIt2.is_tx_done());
 80016dc:	bf00      	nop
 80016de:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff fb07 	bl	8000cf6 <_ZN6UartIT10is_tx_doneEv>
 80016e8:	4603      	mov	r3, r0
 80016ea:	f083 0301 	eor.w	r3, r3, #1
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d1f4      	bne.n	80016de <main+0x9e>
  memset(c,0,sizeof(c));
 80016f4:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80016f8:	2240      	movs	r2, #64	@ 0x40
 80016fa:	2100      	movs	r1, #0
 80016fc:	4618      	mov	r0, r3
 80016fe:	f007 f873 	bl	80087e8 <memset>
  uartIt2.start_read();
 8001702:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff fabf 	bl	8000c8a <_ZN6UartIT10start_readEv>

  // timer3
  // 1. Create the Timer_Base object (assuming 'htim3' is the HAL handle)
  TimBase timer3(TIM3, &htim3);
 800170c:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001710:	4ab0      	ldr	r2, [pc, #704]	@ (80019d4 <main+0x394>)
 8001712:	49b1      	ldr	r1, [pc, #708]	@ (80019d8 <main+0x398>)
 8001714:	4618      	mov	r0, r3
 8001716:	f000 fbf5 	bl	8001f04 <_ZN7TimBaseC1EP11TIM_TypeDefP19__TIM_HandleTypeDef>
  // 2. Start the timer
  timer3.start();
 800171a:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800171e:	4618      	mov	r0, r3
 8001720:	f000 fc36 	bl	8001f90 <_ZN7TimBase5startEv>
  // timer3
  TimIt timer2(TIM2, &htim2);
 8001724:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001728:	4aac      	ldr	r2, [pc, #688]	@ (80019dc <main+0x39c>)
 800172a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800172e:	4618      	mov	r0, r3
 8001730:	f000 fc68 	bl	8002004 <_ZN5TimItC1EP11TIM_TypeDefP19__TIM_HandleTypeDef>
  uint64_t tick_ms_pre = 0;
 8001734:	f04f 0200 	mov.w	r2, #0
 8001738:	f04f 0300 	mov.w	r3, #0
 800173c:	e9c7 2372 	strd	r2, r3, [r7, #456]	@ 0x1c8
  timer2.start();
 8001740:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001744:	4618      	mov	r0, r3
 8001746:	f000 fc87 	bl	8002058 <_ZN5TimIt5startEv>

  // i2c
  // i2c lm75
  clLm75 i2clm(&hi2c1, I2C1);
 800174a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800174e:	4aa4      	ldr	r2, [pc, #656]	@ (80019e0 <main+0x3a0>)
 8001750:	49a4      	ldr	r1, [pc, #656]	@ (80019e4 <main+0x3a4>)
 8001752:	4618      	mov	r0, r3
 8001754:	f7ff fe14 	bl	8001380 <_ZN6clLm75C1EP19__I2C_HandleTypeDefP11I2C_TypeDef>
  float temperature_celsius = 0.0f;
 8001758:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800175c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
  if (HAL_I2C_IsDeviceReady(&hi2c1, (0x48<<1), 3, 100) == HAL_OK) {
 8001766:	2364      	movs	r3, #100	@ 0x64
 8001768:	2203      	movs	r2, #3
 800176a:	2190      	movs	r1, #144	@ 0x90
 800176c:	489d      	ldr	r0, [pc, #628]	@ (80019e4 <main+0x3a4>)
 800176e:	f002 f991 	bl	8003a94 <HAL_I2C_IsDeviceReady>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	bf0c      	ite	eq
 8001778:	2301      	moveq	r3, #1
 800177a:	2300      	movne	r3, #0
 800177c:	b2db      	uxtb	r3, r3
 800177e:	2b00      	cmp	r3, #0
 8001780:	d01b      	beq.n	80017ba <main+0x17a>
	  uint8_t msg[] = "‚úÖ LM75 (0x48) bereit\r\n";
 8001782:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8001786:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800178a:	4a97      	ldr	r2, [pc, #604]	@ (80019e8 <main+0x3a8>)
 800178c:	461c      	mov	r4, r3
 800178e:	4615      	mov	r5, r2
 8001790:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001792:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001794:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001798:	c403      	stmia	r4!, {r0, r1}
 800179a:	7022      	strb	r2, [r4, #0]
	  uartIt2.write(msg, strlen((char*)msg));
 800179c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7fe fd15 	bl	80001d0 <strlen>
 80017a6:	4603      	mov	r3, r0
 80017a8:	b29a      	uxth	r2, r3
 80017aa:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80017ae:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff fa36 	bl	8000c24 <_ZN6UartIT5writeEPht>
 80017b8:	e01d      	b.n	80017f6 <main+0x1b6>
  } else {
	  uint8_t msg[] = "‚ùå LM75 (0x48) NICHT bereit\r\n";
 80017ba:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80017be:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80017c2:	4a8a      	ldr	r2, [pc, #552]	@ (80019ec <main+0x3ac>)
 80017c4:	461c      	mov	r4, r3
 80017c6:	4615      	mov	r5, r2
 80017c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80017d0:	c407      	stmia	r4!, {r0, r1, r2}
 80017d2:	8023      	strh	r3, [r4, #0]
 80017d4:	3402      	adds	r4, #2
 80017d6:	0c1b      	lsrs	r3, r3, #16
 80017d8:	7023      	strb	r3, [r4, #0]
      uartIt2.write(msg, strlen((char*)msg));
 80017da:	f107 0310 	add.w	r3, r7, #16
 80017de:	4618      	mov	r0, r3
 80017e0:	f7fe fcf6 	bl	80001d0 <strlen>
 80017e4:	4603      	mov	r3, r0
 80017e6:	b29a      	uxth	r2, r3
 80017e8:	f107 0110 	add.w	r1, r7, #16
 80017ec:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff fa17 	bl	8000c24 <_ZN6UartIT5writeEPht>
  }
  // i2c EEprom
  clEeprom i2cEEP(&hi2c2, I2C2);
 80017f6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80017fa:	4a7d      	ldr	r2, [pc, #500]	@ (80019f0 <main+0x3b0>)
 80017fc:	497d      	ldr	r1, [pc, #500]	@ (80019f4 <main+0x3b4>)
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff fe24 	bl	800144c <_ZN8clEepromC1EP19__I2C_HandleTypeDefP11I2C_TypeDef>
  // Pr√ºfen, ob EEPROM antwortet
	if (HAL_I2C_IsDeviceReady(&hi2c2, EEPROM_ADDR_8B, 3, 100) == HAL_OK) {
 8001804:	2364      	movs	r3, #100	@ 0x64
 8001806:	2203      	movs	r2, #3
 8001808:	21a0      	movs	r1, #160	@ 0xa0
 800180a:	487a      	ldr	r0, [pc, #488]	@ (80019f4 <main+0x3b4>)
 800180c:	f002 f942 	bl	8003a94 <HAL_I2C_IsDeviceReady>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	bf0c      	ite	eq
 8001816:	2301      	moveq	r3, #1
 8001818:	2300      	movne	r3, #0
 800181a:	b2db      	uxtb	r3, r3
 800181c:	2b00      	cmp	r3, #0
 800181e:	d003      	beq.n	8001828 <main+0x1e8>
	   printf("‚úÖ EEPROM (0x50) antwortet!\r\n");
 8001820:	4875      	ldr	r0, [pc, #468]	@ (80019f8 <main+0x3b8>)
 8001822:	f006 ff01 	bl	8008628 <puts>
 8001826:	e002      	b.n	800182e <main+0x1ee>
	} else {
	   printf("‚ùå EEPROM antwortet NICHT!\r\n");
 8001828:	4874      	ldr	r0, [pc, #464]	@ (80019fc <main+0x3bc>)
 800182a:	f006 fefd 	bl	8008628 <puts>
	}

   // (Optional) Teststring schreiben
   i2cEEP.EEPROM_WriteText(0x0100, "Hello from STM32 via I2C2!");
 800182e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001832:	4a73      	ldr	r2, [pc, #460]	@ (8001a00 <main+0x3c0>)
 8001834:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff fea3 	bl	8001584 <_ZN8clEeprom16EEPROM_WriteTextEtPKc>

   // Gelesene Daten an PuTTY ausgeben:
   printf("Dump ab 0x0100 (64 Bytes):\r\n");
 800183e:	4871      	ldr	r0, [pc, #452]	@ (8001a04 <main+0x3c4>)
 8001840:	f006 fef2 	bl	8008628 <puts>
   i2cEEP.EEPROM_PrintBlock(0x0100, 64);
 8001844:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001848:	2240      	movs	r2, #64	@ 0x40
 800184a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800184e:	4618      	mov	r0, r3
 8001850:	f7ff fe0e 	bl	8001470 <_ZN8clEeprom17EEPROM_PrintBlockEtt>

	  // toggle the ld2 using blue Button
//	  ld2.write(buttonBlue.readButtonState());

	  // toggle the ld2 using Interrupt from blue Button
	  if(blueB_state != blueB_latch){
 8001854:	4b6c      	ldr	r3, [pc, #432]	@ (8001a08 <main+0x3c8>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800185c:	429a      	cmp	r2, r3
 800185e:	bf14      	ite	ne
 8001860:	2301      	movne	r3, #1
 8001862:	2300      	moveq	r3, #0
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d00c      	beq.n	8001884 <main+0x244>
		  HAL_Delay(500);
 800186a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800186e:	f000 ff29 	bl	80026c4 <HAL_Delay>

		  blueB_state = blueB_latch;
 8001872:	4b65      	ldr	r3, [pc, #404]	@ (8001a08 <main+0x3c8>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
		  ld2.toggle();
 800187a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800187e:	4618      	mov	r0, r3
 8001880:	f7fe ff28 	bl	80006d4 <_ZNK3Led6toggleEv>
	  }


	  // ---------------Uart2--------------------
	  uint16_t len= uartIt2.read(c, sizeof(c));
 8001884:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 8001888:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 800188c:	2240      	movs	r2, #64	@ 0x40
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff f9e8 	bl	8000c64 <_ZN6UartIT4readEPht>
 8001894:	4603      	mov	r3, r0
 8001896:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6

	  if(len>0){
 800189a:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d014      	beq.n	80018cc <main+0x28c>
		  while(!uartIt2.is_tx_done());
 80018a2:	bf00      	nop
 80018a4:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff fa24 	bl	8000cf6 <_ZN6UartIT10is_tx_doneEv>
 80018ae:	4603      	mov	r3, r0
 80018b0:	f083 0301 	eor.w	r3, r3, #1
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d1f4      	bne.n	80018a4 <main+0x264>
		  uartIt2.write(c, len);
 80018ba:	f8b7 21c6 	ldrh.w	r2, [r7, #454]	@ 0x1c6
 80018be:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 80018c2:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff f9ac 	bl	8000c24 <_ZN6UartIT5writeEPht>
	  }
	  memset(c,0,sizeof(c));
 80018cc:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80018d0:	2240      	movs	r2, #64	@ 0x40
 80018d2:	2100      	movs	r1, #0
 80018d4:	4618      	mov	r0, r3
 80018d6:	f006 ff87 	bl	80087e8 <memset>


    // --------------Timer3------------------------

	  uint32_t start_time = timer3.read();
 80018da:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80018de:	4618      	mov	r0, r3
 80018e0:	f000 fb72 	bl	8001fc8 <_ZN7TimBase4readEv>
 80018e4:	f8c7 01c0 	str.w	r0, [r7, #448]	@ 0x1c0
	  while (timer3.read() - start_time < 1500);
 80018e8:	bf00      	nop
 80018ea:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80018ee:	4618      	mov	r0, r3
 80018f0:	f000 fb6a 	bl	8001fc8 <_ZN7TimBase4readEv>
 80018f4:	4602      	mov	r2, r0
 80018f6:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80018fa:	1ad3      	subs	r3, r2, r3
 80018fc:	f240 52db 	movw	r2, #1499	@ 0x5db
 8001900:	4293      	cmp	r3, r2
 8001902:	bf94      	ite	ls
 8001904:	2301      	movls	r3, #1
 8001906:	2300      	movhi	r3, #0
 8001908:	b2db      	uxtb	r3, r3
 800190a:	2b00      	cmp	r3, #0
 800190c:	d1ed      	bne.n	80018ea <main+0x2aa>
	  // timer2 interrupt
	  if(timer2.delay_Ms(tick_ms_pre, 1000)){
 800190e:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 8001912:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001916:	f04f 0300 	mov.w	r3, #0
 800191a:	e9cd 2300 	strd	r2, r3, [sp]
 800191e:	e9d7 2372 	ldrd	r2, r3, [r7, #456]	@ 0x1c8
 8001922:	4608      	mov	r0, r1
 8001924:	f000 fbda 	bl	80020dc <_ZN5TimIt8delay_MsEyy>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d004      	beq.n	8001938 <main+0x2f8>
		  ld2.toggle();
 800192e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001932:	4618      	mov	r0, r3
 8001934:	f7fe fece 	bl	80006d4 <_ZNK3Led6toggleEv>
	  }
	  tick_ms_pre = timer2.read();
 8001938:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800193c:	4618      	mov	r0, r3
 800193e:	f000 fba7 	bl	8002090 <_ZN5TimIt4readEv>
 8001942:	e9c7 0172 	strd	r0, r1, [r7, #456]	@ 0x1c8

	  // i2c1 lm75
	  uint8_t msg[]= "Error\n\r";
 8001946:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800194a:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800194e:	4a2f      	ldr	r2, [pc, #188]	@ (8001a0c <main+0x3cc>)
 8001950:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001954:	e883 0003 	stmia.w	r3, {r0, r1}
	  HAL_StatusTypeDef status = i2clm.ReadLM75Temperature(LM75_ADDR, &temperature_celsius);
 8001958:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 800195c:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8001960:	2364      	movs	r3, #100	@ 0x64
 8001962:	2148      	movs	r1, #72	@ 0x48
 8001964:	f7ff fd1d 	bl	80013a2 <_ZN6clLm7519ReadLM75TemperatureEhPfm>
 8001968:	4603      	mov	r3, r0
 800196a:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
	  if(status == HAL_OK) printf("Temperatur (LM75): %d C\n", (uint8_t)temperature_celsius);
 800196e:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 8001972:	2b00      	cmp	r3, #0
 8001974:	d110      	bne.n	8001998 <main+0x358>
 8001976:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800197a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800197e:	edd3 7a00 	vldr	s15, [r3]
 8001982:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001986:	edc7 7a01 	vstr	s15, [r7, #4]
 800198a:	793b      	ldrb	r3, [r7, #4]
 800198c:	b2db      	uxtb	r3, r3
 800198e:	4619      	mov	r1, r3
 8001990:	481f      	ldr	r0, [pc, #124]	@ (8001a10 <main+0x3d0>)
 8001992:	f006 fdd9 	bl	8008548 <iprintf>
 8001996:	e75d      	b.n	8001854 <main+0x214>
//	  else printf("Temperatur (LM75) Error ");
	  else uartIt2.write(msg, strlen((char*)msg));
 8001998:	f107 0308 	add.w	r3, r7, #8
 800199c:	4618      	mov	r0, r3
 800199e:	f7fe fc17 	bl	80001d0 <strlen>
 80019a2:	4603      	mov	r3, r0
 80019a4:	b29a      	uxth	r2, r3
 80019a6:	f107 0108 	add.w	r1, r7, #8
 80019aa:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff f938 	bl	8000c24 <_ZN6UartIT5writeEPht>
  }
 80019b4:	e74e      	b.n	8001854 <main+0x214>
 80019b6:	bf00      	nop
 80019b8:	48000800 	.word	0x48000800
 80019bc:	08001625 	.word	0x08001625
 80019c0:	20000474 	.word	0x20000474
 80019c4:	40004800 	.word	0x40004800
 80019c8:	200003bc 	.word	0x200003bc
 80019cc:	40004400 	.word	0x40004400
 80019d0:	080092f8 	.word	0x080092f8
 80019d4:	20000230 	.word	0x20000230
 80019d8:	40000400 	.word	0x40000400
 80019dc:	20000174 	.word	0x20000174
 80019e0:	40005400 	.word	0x40005400
 80019e4:	200000bc 	.word	0x200000bc
 80019e8:	08009308 	.word	0x08009308
 80019ec:	08009324 	.word	0x08009324
 80019f0:	40005800 	.word	0x40005800
 80019f4:	20000110 	.word	0x20000110
 80019f8:	08009264 	.word	0x08009264
 80019fc:	08009284 	.word	0x08009284
 8001a00:	080092a4 	.word	0x080092a4
 8001a04:	080092c0 	.word	0x080092c0
 8001a08:	2000016c 	.word	0x2000016c
 8001a0c:	08009344 	.word	0x08009344
 8001a10:	080092dc 	.word	0x080092dc

08001a14 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b096      	sub	sp, #88	@ 0x58
 8001a18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a1a:	f107 0314 	add.w	r3, r7, #20
 8001a1e:	2244      	movs	r2, #68	@ 0x44
 8001a20:	2100      	movs	r1, #0
 8001a22:	4618      	mov	r0, r3
 8001a24:	f006 fee0 	bl	80087e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a28:	463b      	mov	r3, r7
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	601a      	str	r2, [r3, #0]
 8001a2e:	605a      	str	r2, [r3, #4]
 8001a30:	609a      	str	r2, [r3, #8]
 8001a32:	60da      	str	r2, [r3, #12]
 8001a34:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001a36:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001a3a:	f002 fd0b 	bl	8004454 <HAL_PWREx_ControlVoltageScaling>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	bf14      	ite	ne
 8001a44:	2301      	movne	r3, #1
 8001a46:	2300      	moveq	r3, #0
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8001a4e:	f000 f836 	bl	8001abe <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001a52:	2310      	movs	r3, #16
 8001a54:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001a56:	2301      	movs	r3, #1
 8001a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001a5e:	2360      	movs	r3, #96	@ 0x60
 8001a60:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001a62:	2300      	movs	r3, #0
 8001a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a66:	f107 0314 	add.w	r3, r7, #20
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f002 fd48 	bl	8004500 <HAL_RCC_OscConfig>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	bf14      	ite	ne
 8001a76:	2301      	movne	r3, #1
 8001a78:	2300      	moveq	r3, #0
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8001a80:	f000 f81d 	bl	8001abe <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a84:	230f      	movs	r3, #15
 8001a86:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a90:	2300      	movs	r3, #0
 8001a92:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a94:	2300      	movs	r3, #0
 8001a96:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a98:	463b      	mov	r3, r7
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f003 f90b 	bl	8004cb8 <HAL_RCC_ClockConfig>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	bf14      	ite	ne
 8001aa8:	2301      	movne	r3, #1
 8001aaa:	2300      	moveq	r3, #0
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 8001ab2:	f000 f804 	bl	8001abe <Error_Handler>
  }
}
 8001ab6:	bf00      	nop
 8001ab8:	3758      	adds	r7, #88	@ 0x58
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ac2:	b672      	cpsid	i
}
 8001ac4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ac6:	bf00      	nop
 8001ac8:	e7fd      	b.n	8001ac6 <Error_Handler+0x8>
	...

08001acc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b10 <HAL_MspInit+0x44>)
 8001ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ad6:	4a0e      	ldr	r2, [pc, #56]	@ (8001b10 <HAL_MspInit+0x44>)
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ade:	4b0c      	ldr	r3, [pc, #48]	@ (8001b10 <HAL_MspInit+0x44>)
 8001ae0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	607b      	str	r3, [r7, #4]
 8001ae8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aea:	4b09      	ldr	r3, [pc, #36]	@ (8001b10 <HAL_MspInit+0x44>)
 8001aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aee:	4a08      	ldr	r2, [pc, #32]	@ (8001b10 <HAL_MspInit+0x44>)
 8001af0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001af4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001af6:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <HAL_MspInit+0x44>)
 8001af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001afe:	603b      	str	r3, [r7, #0]
 8001b00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	40021000 	.word	0x40021000

08001b14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <NMI_Handler+0x4>

08001b1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <HardFault_Handler+0x4>

08001b24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <MemManage_Handler+0x4>

08001b2c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b30:	bf00      	nop
 8001b32:	e7fd      	b.n	8001b30 <BusFault_Handler+0x4>

08001b34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b38:	bf00      	nop
 8001b3a:	e7fd      	b.n	8001b38 <UsageFault_Handler+0x4>

08001b3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b40:	bf00      	nop
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr

08001b4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b5c:	bf00      	nop
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b6a:	f000 fd8b 	bl	8002684 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
	...

08001b74 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001b78:	4802      	ldr	r0, [pc, #8]	@ (8001b84 <DMA1_Channel4_IRQHandler+0x10>)
 8001b7a:	f001 f810 	bl	8002b9e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	2000052c 	.word	0x2000052c

08001b88 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001b8c:	4802      	ldr	r0, [pc, #8]	@ (8001b98 <DMA1_Channel5_IRQHandler+0x10>)
 8001b8e:	f001 f806 	bl	8002b9e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000574 	.word	0x20000574

08001b9c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ba0:	4802      	ldr	r0, [pc, #8]	@ (8001bac <TIM2_IRQHandler+0x10>)
 8001ba2:	f004 f8fc 	bl	8005d9e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ba6:	bf00      	nop
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000174 	.word	0x20000174

08001bb0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001bb4:	4802      	ldr	r0, [pc, #8]	@ (8001bc0 <USART2_IRQHandler+0x10>)
 8001bb6:	f004 fedd 	bl	8006974 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	200003bc 	.word	0x200003bc

08001bc4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001bc8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001bcc:	f001 fa72 	bl	80030b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001bd0:	bf00      	nop
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	60f8      	str	r0, [r7, #12]
 8001bdc:	60b9      	str	r1, [r7, #8]
 8001bde:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]
 8001be4:	e00a      	b.n	8001bfc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001be6:	f3af 8000 	nop.w
 8001bea:	4601      	mov	r1, r0
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	1c5a      	adds	r2, r3, #1
 8001bf0:	60ba      	str	r2, [r7, #8]
 8001bf2:	b2ca      	uxtb	r2, r1
 8001bf4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	617b      	str	r3, [r7, #20]
 8001bfc:	697a      	ldr	r2, [r7, #20]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	dbf0      	blt.n	8001be6 <_read+0x12>
  }

  return len;
 8001c04:	687b      	ldr	r3, [r7, #4]
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3718      	adds	r7, #24
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b086      	sub	sp, #24
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	60f8      	str	r0, [r7, #12]
 8001c16:	60b9      	str	r1, [r7, #8]
 8001c18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	617b      	str	r3, [r7, #20]
 8001c1e:	e009      	b.n	8001c34 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	1c5a      	adds	r2, r3, #1
 8001c24:	60ba      	str	r2, [r7, #8]
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff fa0f 	bl	800104c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	3301      	adds	r3, #1
 8001c32:	617b      	str	r3, [r7, #20]
 8001c34:	697a      	ldr	r2, [r7, #20]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	dbf1      	blt.n	8001c20 <_write+0x12>
  }
  return len;
 8001c3c:	687b      	ldr	r3, [r7, #4]
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3718      	adds	r7, #24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <_close>:

int _close(int file)
{
 8001c46:	b480      	push	{r7}
 8001c48:	b083      	sub	sp, #12
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr

08001c5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	b083      	sub	sp, #12
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
 8001c66:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c6e:	605a      	str	r2, [r3, #4]
  return 0;
 8001c70:	2300      	movs	r3, #0
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr

08001c7e <_isatty>:

int _isatty(int file)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	b083      	sub	sp, #12
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c86:	2301      	movs	r3, #1
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b085      	sub	sp, #20
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	60b9      	str	r1, [r7, #8]
 8001c9e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3714      	adds	r7, #20
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
	...

08001cb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cb8:	4a14      	ldr	r2, [pc, #80]	@ (8001d0c <_sbrk+0x5c>)
 8001cba:	4b15      	ldr	r3, [pc, #84]	@ (8001d10 <_sbrk+0x60>)
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cc4:	4b13      	ldr	r3, [pc, #76]	@ (8001d14 <_sbrk+0x64>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d102      	bne.n	8001cd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ccc:	4b11      	ldr	r3, [pc, #68]	@ (8001d14 <_sbrk+0x64>)
 8001cce:	4a12      	ldr	r2, [pc, #72]	@ (8001d18 <_sbrk+0x68>)
 8001cd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cd2:	4b10      	ldr	r3, [pc, #64]	@ (8001d14 <_sbrk+0x64>)
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d207      	bcs.n	8001cf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ce0:	f006 fde0 	bl	80088a4 <__errno>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	220c      	movs	r2, #12
 8001ce8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cea:	f04f 33ff 	mov.w	r3, #4294967295
 8001cee:	e009      	b.n	8001d04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cf0:	4b08      	ldr	r3, [pc, #32]	@ (8001d14 <_sbrk+0x64>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cf6:	4b07      	ldr	r3, [pc, #28]	@ (8001d14 <_sbrk+0x64>)
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	4a05      	ldr	r2, [pc, #20]	@ (8001d14 <_sbrk+0x64>)
 8001d00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d02:	68fb      	ldr	r3, [r7, #12]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3718      	adds	r7, #24
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	20018000 	.word	0x20018000
 8001d10:	00000400 	.word	0x00000400
 8001d14:	20000170 	.word	0x20000170
 8001d18:	20000710 	.word	0x20000710

08001d1c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d20:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <SystemInit+0x20>)
 8001d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d26:	4a05      	ldr	r2, [pc, #20]	@ (8001d3c <SystemInit+0x20>)
 8001d28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	e000ed00 	.word	0xe000ed00

08001d40 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b088      	sub	sp, #32
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d46:	f107 0310 	add.w	r3, r7, #16
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	605a      	str	r2, [r3, #4]
 8001d50:	609a      	str	r2, [r3, #8]
 8001d52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d54:	1d3b      	adds	r3, r7, #4
 8001d56:	2200      	movs	r2, #0
 8001d58:	601a      	str	r2, [r3, #0]
 8001d5a:	605a      	str	r2, [r3, #4]
 8001d5c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d5e:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd8 <MX_TIM2_Init+0x98>)
 8001d60:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d64:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001d66:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd8 <MX_TIM2_Init+0x98>)
 8001d68:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001d6c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd8 <MX_TIM2_Init+0x98>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 79999;
 8001d74:	4b18      	ldr	r3, [pc, #96]	@ (8001dd8 <MX_TIM2_Init+0x98>)
 8001d76:	4a19      	ldr	r2, [pc, #100]	@ (8001ddc <MX_TIM2_Init+0x9c>)
 8001d78:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d7a:	4b17      	ldr	r3, [pc, #92]	@ (8001dd8 <MX_TIM2_Init+0x98>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d80:	4b15      	ldr	r3, [pc, #84]	@ (8001dd8 <MX_TIM2_Init+0x98>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d86:	4814      	ldr	r0, [pc, #80]	@ (8001dd8 <MX_TIM2_Init+0x98>)
 8001d88:	f003 fe76 	bl	8005a78 <HAL_TIM_Base_Init>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001d92:	f7ff fe94 	bl	8001abe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d9a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d9c:	f107 0310 	add.w	r3, r7, #16
 8001da0:	4619      	mov	r1, r3
 8001da2:	480d      	ldr	r0, [pc, #52]	@ (8001dd8 <MX_TIM2_Init+0x98>)
 8001da4:	f004 f924 	bl	8005ff0 <HAL_TIM_ConfigClockSource>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001dae:	f7ff fe86 	bl	8001abe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001db2:	2300      	movs	r3, #0
 8001db4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001db6:	2300      	movs	r3, #0
 8001db8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001dba:	1d3b      	adds	r3, r7, #4
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	4806      	ldr	r0, [pc, #24]	@ (8001dd8 <MX_TIM2_Init+0x98>)
 8001dc0:	f004 fbe2 	bl	8006588 <HAL_TIMEx_MasterConfigSynchronization>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001dca:	f7ff fe78 	bl	8001abe <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001dce:	bf00      	nop
 8001dd0:	3720      	adds	r7, #32
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	20000174 	.word	0x20000174
 8001ddc:	0001387f 	.word	0x0001387f

08001de0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b088      	sub	sp, #32
 8001de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001de6:	f107 0310 	add.w	r3, r7, #16
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	605a      	str	r2, [r3, #4]
 8001df0:	609a      	str	r2, [r3, #8]
 8001df2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df4:	1d3b      	adds	r3, r7, #4
 8001df6:	2200      	movs	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]
 8001dfa:	605a      	str	r2, [r3, #4]
 8001dfc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001dfe:	4b1e      	ldr	r3, [pc, #120]	@ (8001e78 <MX_TIM3_Init+0x98>)
 8001e00:	4a1e      	ldr	r2, [pc, #120]	@ (8001e7c <MX_TIM3_Init+0x9c>)
 8001e02:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 18000-1*4;
 8001e04:	4b1c      	ldr	r3, [pc, #112]	@ (8001e78 <MX_TIM3_Init+0x98>)
 8001e06:	f244 624c 	movw	r2, #17996	@ 0x464c
 8001e0a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e78 <MX_TIM3_Init+0x98>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF;
 8001e12:	4b19      	ldr	r3, [pc, #100]	@ (8001e78 <MX_TIM3_Init+0x98>)
 8001e14:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e18:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1a:	4b17      	ldr	r3, [pc, #92]	@ (8001e78 <MX_TIM3_Init+0x98>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e20:	4b15      	ldr	r3, [pc, #84]	@ (8001e78 <MX_TIM3_Init+0x98>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e26:	4814      	ldr	r0, [pc, #80]	@ (8001e78 <MX_TIM3_Init+0x98>)
 8001e28:	f003 fe26 	bl	8005a78 <HAL_TIM_Base_Init>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001e32:	f7ff fe44 	bl	8001abe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e3a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e3c:	f107 0310 	add.w	r3, r7, #16
 8001e40:	4619      	mov	r1, r3
 8001e42:	480d      	ldr	r0, [pc, #52]	@ (8001e78 <MX_TIM3_Init+0x98>)
 8001e44:	f004 f8d4 	bl	8005ff0 <HAL_TIM_ConfigClockSource>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001e4e:	f7ff fe36 	bl	8001abe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e52:	2300      	movs	r3, #0
 8001e54:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e56:	2300      	movs	r3, #0
 8001e58:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e5a:	1d3b      	adds	r3, r7, #4
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4806      	ldr	r0, [pc, #24]	@ (8001e78 <MX_TIM3_Init+0x98>)
 8001e60:	f004 fb92 	bl	8006588 <HAL_TIMEx_MasterConfigSynchronization>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001e6a:	f7ff fe28 	bl	8001abe <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001e6e:	bf00      	nop
 8001e70:	3720      	adds	r7, #32
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000230 	.word	0x20000230
 8001e7c:	40000400 	.word	0x40000400

08001e80 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e90:	d114      	bne.n	8001ebc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e92:	4b15      	ldr	r3, [pc, #84]	@ (8001ee8 <HAL_TIM_Base_MspInit+0x68>)
 8001e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e96:	4a14      	ldr	r2, [pc, #80]	@ (8001ee8 <HAL_TIM_Base_MspInit+0x68>)
 8001e98:	f043 0301 	orr.w	r3, r3, #1
 8001e9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e9e:	4b12      	ldr	r3, [pc, #72]	@ (8001ee8 <HAL_TIM_Base_MspInit+0x68>)
 8001ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2100      	movs	r1, #0
 8001eae:	201c      	movs	r0, #28
 8001eb0:	f000 fd07 	bl	80028c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001eb4:	201c      	movs	r0, #28
 8001eb6:	f000 fd20 	bl	80028fa <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001eba:	e010      	b.n	8001ede <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM3)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8001eec <HAL_TIM_Base_MspInit+0x6c>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d10b      	bne.n	8001ede <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ec6:	4b08      	ldr	r3, [pc, #32]	@ (8001ee8 <HAL_TIM_Base_MspInit+0x68>)
 8001ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eca:	4a07      	ldr	r2, [pc, #28]	@ (8001ee8 <HAL_TIM_Base_MspInit+0x68>)
 8001ecc:	f043 0302 	orr.w	r3, r3, #2
 8001ed0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ed2:	4b05      	ldr	r3, [pc, #20]	@ (8001ee8 <HAL_TIM_Base_MspInit+0x68>)
 8001ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	60bb      	str	r3, [r7, #8]
 8001edc:	68bb      	ldr	r3, [r7, #8]
}
 8001ede:	bf00      	nop
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	40000400 	.word	0x40000400

08001ef0 <_ZN5TimIt21PeriodElapsedCallbackEP19__TIM_HandleTypeDef>:


//---------------- Callbacks------------------

// Function to allow the HAL callback to access the private tick function
void TimIt::PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]

}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <_ZN7TimBaseC1EP11TIM_TypeDefP19__TIM_HandleTypeDef>:


//--------------------------------------------
// Constructor implementation
TimBase::TimBase(TIM_TypeDef* instance, TIM_HandleTypeDef* htim) :
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
    _instance(instance),
	_htim(htim)
 8001f10:	4a08      	ldr	r2, [pc, #32]	@ (8001f34 <_ZN7TimBaseC1EP11TIM_TypeDefP19__TIM_HandleTypeDef+0x30>)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	601a      	str	r2, [r3, #0]
    _instance(instance),
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	68ba      	ldr	r2, [r7, #8]
 8001f1a:	605a      	str	r2, [r3, #4]
	_htim(htim)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	609a      	str	r2, [r3, #8]
{
    init(); // Call private initialization
 8001f22:	68f8      	ldr	r0, [r7, #12]
 8001f24:	f000 f808 	bl	8001f38 <_ZN7TimBase4initEv>
}
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	08009404 	.word	0x08009404

08001f38 <_ZN7TimBase4initEv>:
		HAL_TIM_Base_MspDeInit(_htim);
	}
}

// Internal initialization logic
void TimBase::init() {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
    // Check if the instance is TIM3 (assuming TIM3 is index 2 for the F1 series)
    if (_instance == TIM3) {
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	4a10      	ldr	r2, [pc, #64]	@ (8001f88 <_ZN7TimBase4initEv+0x50>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d108      	bne.n	8001f5c <_ZN7TimBase4initEv+0x24>
        if (_is_init[2]) {
 8001f4a:	4b10      	ldr	r3, [pc, #64]	@ (8001f8c <_ZN7TimBase4initEv+0x54>)
 8001f4c:	789b      	ldrb	r3, [r3, #2]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d113      	bne.n	8001f7a <_ZN7TimBase4initEv+0x42>
            return; // Already initialized, exit
        }
        _is_init[2] = true;
 8001f52:	4b0e      	ldr	r3, [pc, #56]	@ (8001f8c <_ZN7TimBase4initEv+0x54>)
 8001f54:	2201      	movs	r2, #1
 8001f56:	709a      	strb	r2, [r3, #2]
        // Call the initialization function generated by STM32CubeIDE/MX
        MX_TIM3_Init();
 8001f58:	f7ff ff42 	bl	8001de0 <MX_TIM3_Init>
    }
    // Check if the instance is TIM2 (assuming TIM2 is index 1 for the F1 series)
    if (_instance == TIM2) {
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f64:	d10c      	bne.n	8001f80 <_ZN7TimBase4initEv+0x48>
        if (_is_init[1]) {
 8001f66:	4b09      	ldr	r3, [pc, #36]	@ (8001f8c <_ZN7TimBase4initEv+0x54>)
 8001f68:	785b      	ldrb	r3, [r3, #1]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d107      	bne.n	8001f7e <_ZN7TimBase4initEv+0x46>
            return; // Already initialized, exit
        }
        _is_init[1] = true;
 8001f6e:	4b07      	ldr	r3, [pc, #28]	@ (8001f8c <_ZN7TimBase4initEv+0x54>)
 8001f70:	2201      	movs	r2, #1
 8001f72:	705a      	strb	r2, [r3, #1]
        // Call the initialization function generated by STM32CubeIDE/MX
        MX_TIM2_Init();
 8001f74:	f7ff fee4 	bl	8001d40 <MX_TIM2_Init>
 8001f78:	e002      	b.n	8001f80 <_ZN7TimBase4initEv+0x48>
            return; // Already initialized, exit
 8001f7a:	bf00      	nop
 8001f7c:	e000      	b.n	8001f80 <_ZN7TimBase4initEv+0x48>
            return; // Already initialized, exit
 8001f7e:	bf00      	nop
    }
}
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40000400 	.word	0x40000400
 8001f8c:	200002ec 	.word	0x200002ec

08001f90 <_ZN7TimBase5startEv>:

// Start the timer in base mode
HAL_StatusTypeDef TimBase::start() {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
    return HAL_TIM_Base_Start(_htim);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f003 fdcf 	bl	8005b40 <HAL_TIM_Base_Start>
 8001fa2:	4603      	mov	r3, r0
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}

08001fac <_ZN7TimBase4stopEv>:

// Stop the timer in base mode
HAL_StatusTypeDef TimBase::stop() {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
    return HAL_TIM_Base_Stop(_htim);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f003 fe29 	bl	8005c10 <HAL_TIM_Base_Stop>
 8001fbe:	4603      	mov	r3, r0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <_ZN7TimBase4readEv>:

// Read the counter value directly from the register
uint32_t TimBase::read() {
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
    return _htim->Instance->CNT;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <_ZN7TimBase5resetEv>:

// Reset the counter value
void TimBase::reset() {
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
	_htim->Instance->CNT = 0;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001ff6:	bf00      	nop
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
	...

08002004 <_ZN5TimItC1EP11TIM_TypeDefP19__TIM_HandleTypeDef>:



// Constructor: Takes the timer instance and handle
TimIt::TimIt(TIM_TypeDef* instance, TIM_HandleTypeDef* htim):
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
	TimBase(instance, htim),
	_tick(0)
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	68b9      	ldr	r1, [r7, #8]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff ff74 	bl	8001f04 <_ZN7TimBaseC1EP11TIM_TypeDefP19__TIM_HandleTypeDef>
 800201c:	4a0b      	ldr	r2, [pc, #44]	@ (800204c <_ZN5TimItC1EP11TIM_TypeDefP19__TIM_HandleTypeDef+0x48>)
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	68f9      	ldr	r1, [r7, #12]
 8002024:	f04f 0200 	mov.w	r2, #0
 8002028:	f04f 0300 	mov.w	r3, #0
 800202c:	e9c1 2304 	strd	r2, r3, [r1, #16]
{
#if USE_HAL_TIM_REGISTER_CALLBACKS != 1
#error "USE_HAL-TIM_TEGISTER_CALLBACKS must be set to 1 in stm32l4xx_conf.h"
#endif
	htim->PeriodElapsedCallback = PeriodElapsedCallback;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4a07      	ldr	r2, [pc, #28]	@ (8002050 <_ZN5TimItC1EP11TIM_TypeDefP19__TIM_HandleTypeDef+0x4c>)
 8002034:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	ISR_LIST.add(this);
 8002038:	68f9      	ldr	r1, [r7, #12]
 800203a:	4806      	ldr	r0, [pc, #24]	@ (8002054 <_ZN5TimItC1EP11TIM_TypeDefP19__TIM_HandleTypeDef+0x50>)
 800203c:	f000 f885 	bl	800214a <_ZN3ISRI5TimItLj4EE3addEPS0_>
}
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	4618      	mov	r0, r3
 8002044:	3710      	adds	r7, #16
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	080093f0 	.word	0x080093f0
 8002050:	08001ef1 	.word	0x08001ef1
 8002054:	200002f0 	.word	0x200002f0

08002058 <_ZN5TimIt5startEv>:
TimIt::~TimIt(){
	ISR_LIST.remove(this);
}

// Overridden start function to start the timer in interrupt mode
HAL_StatusTypeDef TimIt::start(){
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
	return HAL_TIM_Base_Start_IT(_htim);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	4618      	mov	r0, r3
 8002066:	f003 fdfb 	bl	8005c60 <HAL_TIM_Base_Start_IT>
 800206a:	4603      	mov	r3, r0
}
 800206c:	4618      	mov	r0, r3
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <_ZN5TimIt4stopEv>:
// Overridden stop function to stop the timer in interrupt mode
HAL_StatusTypeDef TimIt::stop(){
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
	return HAL_TIM_Base_Stop_IT(_htim);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	4618      	mov	r0, r3
 8002082:	f003 fe5d 	bl	8005d40 <HAL_TIM_Base_Stop_IT>
 8002086:	4603      	mov	r3, r0
}
 8002088:	4618      	mov	r0, r3
 800208a:	3708      	adds	r7, #8
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <_ZN5TimIt4readEv>:

// Read function returns the 64-bit tick count
uint64_t TimIt::read(){
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
	return _tick = 0;
 8002098:	6879      	ldr	r1, [r7, #4]
 800209a:	f04f 0200 	mov.w	r2, #0
 800209e:	f04f 0300 	mov.w	r3, #0
 80020a2:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
}
 80020ac:	4610      	mov	r0, r2
 80020ae:	4619      	mov	r1, r3
 80020b0:	370c      	adds	r7, #12
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr

080020ba <_ZN5TimIt5resetEv>:
// Reset function resets the tick count
void TimIt::reset(void){
 80020ba:	b480      	push	{r7}
 80020bc:	b083      	sub	sp, #12
 80020be:	af00      	add	r7, sp, #0
 80020c0:	6078      	str	r0, [r7, #4]
	_tick = 0;
 80020c2:	6879      	ldr	r1, [r7, #4]
 80020c4:	f04f 0200 	mov.w	r2, #0
 80020c8:	f04f 0300 	mov.w	r3, #0
 80020cc:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <_ZN5TimIt8delay_MsEyy>:
 * @brief Non-blocking delay check function.
 * @param start_time The previously recorded time stamp.
 * @param delay_time The desired delay duration in milliseconds.
 * @return true if the delay time has elapsed.
 */
bool TimIt::delay_Ms(uint64_t start_time, uint64_t delay_time){
 80020dc:	b5b0      	push	{r4, r5, r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	e9c7 2300 	strd	r2, r3, [r7]
	return (read()- start_time >= delay_time);
 80020e8:	68f8      	ldr	r0, [r7, #12]
 80020ea:	f7ff ffd1 	bl	8002090 <_ZN5TimIt4readEv>
 80020ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020f2:	1a84      	subs	r4, r0, r2
 80020f4:	eb61 0503 	sbc.w	r5, r1, r3
 80020f8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80020fc:	4294      	cmp	r4, r2
 80020fe:	eb75 0303 	sbcs.w	r3, r5, r3
 8002102:	bf2c      	ite	cs
 8002104:	2301      	movcs	r3, #1
 8002106:	2300      	movcc	r3, #0
 8002108:	b2db      	uxtb	r3, r3
}
 800210a:	4618      	mov	r0, r3
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bdb0      	pop	{r4, r5, r7, pc}

08002112 <_ZN3ISRI5TimItLj4EEC1Ev>:
    ISR() : count_(0) {
 8002112:	b480      	push	{r7}
 8002114:	b085      	sub	sp, #20
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	611a      	str	r2, [r3, #16]
        for (size_t i = 0; i < MAX; ++i) {
 8002120:	2300      	movs	r3, #0
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	e007      	b.n	8002136 <_ZN3ISRI5TimItLj4EEC1Ev+0x24>
            list_[i] = nullptr;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	2100      	movs	r1, #0
 800212c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (size_t i = 0; i < MAX; ++i) {
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	3301      	adds	r3, #1
 8002134:	60fb      	str	r3, [r7, #12]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2b03      	cmp	r3, #3
 800213a:	d9f4      	bls.n	8002126 <_ZN3ISRI5TimItLj4EEC1Ev+0x14>
    }
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4618      	mov	r0, r3
 8002140:	3714      	adds	r7, #20
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr

0800214a <_ZN3ISRI5TimItLj4EE3addEPS0_>:
    bool add(T* obj) {
 800214a:	b480      	push	{r7}
 800214c:	b085      	sub	sp, #20
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
 8002152:	6039      	str	r1, [r7, #0]
        if (obj == nullptr) return false;
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <_ZN3ISRI5TimItLj4EE3addEPS0_+0x14>
 800215a:	2300      	movs	r3, #0
 800215c:	e023      	b.n	80021a6 <_ZN3ISRI5TimItLj4EE3addEPS0_+0x5c>
        for (size_t i = 0; i < count_; ++i) {
 800215e:	2300      	movs	r3, #0
 8002160:	60fb      	str	r3, [r7, #12]
 8002162:	e00b      	b.n	800217c <_ZN3ISRI5TimItLj4EE3addEPS0_+0x32>
            if (list_[i] == obj) {
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	68fa      	ldr	r2, [r7, #12]
 8002168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	429a      	cmp	r2, r3
 8002170:	d101      	bne.n	8002176 <_ZN3ISRI5TimItLj4EE3addEPS0_+0x2c>
                return true;  // already in list
 8002172:	2301      	movs	r3, #1
 8002174:	e017      	b.n	80021a6 <_ZN3ISRI5TimItLj4EE3addEPS0_+0x5c>
        for (size_t i = 0; i < count_; ++i) {
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	3301      	adds	r3, #1
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	691b      	ldr	r3, [r3, #16]
 8002180:	68fa      	ldr	r2, [r7, #12]
 8002182:	429a      	cmp	r2, r3
 8002184:	d3ee      	bcc.n	8002164 <_ZN3ISRI5TimItLj4EE3addEPS0_+0x1a>
        if (count_ >= MAX) {
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	2b03      	cmp	r3, #3
 800218c:	d901      	bls.n	8002192 <_ZN3ISRI5TimItLj4EE3addEPS0_+0x48>
            return false; // list full
 800218e:	2300      	movs	r3, #0
 8002190:	e009      	b.n	80021a6 <_ZN3ISRI5TimItLj4EE3addEPS0_+0x5c>
        list_[count_++] = obj;
 8002192:	6839      	ldr	r1, [r7, #0]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	691b      	ldr	r3, [r3, #16]
 8002198:	1c58      	adds	r0, r3, #1
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	6110      	str	r0, [r2, #16]
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return true;
 80021a4:	2301      	movs	r3, #1
    }
 80021a6:	4618      	mov	r0, r3
 80021a8:	3714      	adds	r7, #20
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
	...

080021b4 <_Z41__static_initialization_and_destruction_0v>:

// Local tick function to increment the counter
void TimIt::tick(){
	_tick++;
}
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
ISR<TimIt, TIM_ISR_MAX> TimIt::ISR_LIST;
 80021b8:	4802      	ldr	r0, [pc, #8]	@ (80021c4 <_Z41__static_initialization_and_destruction_0v+0x10>)
 80021ba:	f7ff ffaa 	bl	8002112 <_ZN3ISRI5TimItLj4EEC1Ev>
}
 80021be:	bf00      	nop
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	200002f0 	.word	0x200002f0

080021c8 <_GLOBAL__sub_I__ZN7TimBase8_is_initE>:
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	f7ff fff2 	bl	80021b4 <_Z41__static_initialization_and_destruction_0v>
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021d8:	4b14      	ldr	r3, [pc, #80]	@ (800222c <MX_USART1_UART_Init+0x58>)
 80021da:	4a15      	ldr	r2, [pc, #84]	@ (8002230 <MX_USART1_UART_Init+0x5c>)
 80021dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021de:	4b13      	ldr	r3, [pc, #76]	@ (800222c <MX_USART1_UART_Init+0x58>)
 80021e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021e6:	4b11      	ldr	r3, [pc, #68]	@ (800222c <MX_USART1_UART_Init+0x58>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021ec:	4b0f      	ldr	r3, [pc, #60]	@ (800222c <MX_USART1_UART_Init+0x58>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021f2:	4b0e      	ldr	r3, [pc, #56]	@ (800222c <MX_USART1_UART_Init+0x58>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021f8:	4b0c      	ldr	r3, [pc, #48]	@ (800222c <MX_USART1_UART_Init+0x58>)
 80021fa:	220c      	movs	r2, #12
 80021fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021fe:	4b0b      	ldr	r3, [pc, #44]	@ (800222c <MX_USART1_UART_Init+0x58>)
 8002200:	2200      	movs	r2, #0
 8002202:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002204:	4b09      	ldr	r3, [pc, #36]	@ (800222c <MX_USART1_UART_Init+0x58>)
 8002206:	2200      	movs	r2, #0
 8002208:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800220a:	4b08      	ldr	r3, [pc, #32]	@ (800222c <MX_USART1_UART_Init+0x58>)
 800220c:	2200      	movs	r2, #0
 800220e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002210:	4b06      	ldr	r3, [pc, #24]	@ (800222c <MX_USART1_UART_Init+0x58>)
 8002212:	2200      	movs	r2, #0
 8002214:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002216:	4805      	ldr	r0, [pc, #20]	@ (800222c <MX_USART1_UART_Init+0x58>)
 8002218:	f004 fa66 	bl	80066e8 <HAL_UART_Init>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002222:	f7ff fc4c 	bl	8001abe <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002226:	bf00      	nop
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20000304 	.word	0x20000304
 8002230:	40013800 	.word	0x40013800

08002234 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002238:	4b14      	ldr	r3, [pc, #80]	@ (800228c <MX_USART2_UART_Init+0x58>)
 800223a:	4a15      	ldr	r2, [pc, #84]	@ (8002290 <MX_USART2_UART_Init+0x5c>)
 800223c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800223e:	4b13      	ldr	r3, [pc, #76]	@ (800228c <MX_USART2_UART_Init+0x58>)
 8002240:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002244:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002246:	4b11      	ldr	r3, [pc, #68]	@ (800228c <MX_USART2_UART_Init+0x58>)
 8002248:	2200      	movs	r2, #0
 800224a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800224c:	4b0f      	ldr	r3, [pc, #60]	@ (800228c <MX_USART2_UART_Init+0x58>)
 800224e:	2200      	movs	r2, #0
 8002250:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002252:	4b0e      	ldr	r3, [pc, #56]	@ (800228c <MX_USART2_UART_Init+0x58>)
 8002254:	2200      	movs	r2, #0
 8002256:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002258:	4b0c      	ldr	r3, [pc, #48]	@ (800228c <MX_USART2_UART_Init+0x58>)
 800225a:	220c      	movs	r2, #12
 800225c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800225e:	4b0b      	ldr	r3, [pc, #44]	@ (800228c <MX_USART2_UART_Init+0x58>)
 8002260:	2200      	movs	r2, #0
 8002262:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002264:	4b09      	ldr	r3, [pc, #36]	@ (800228c <MX_USART2_UART_Init+0x58>)
 8002266:	2200      	movs	r2, #0
 8002268:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800226a:	4b08      	ldr	r3, [pc, #32]	@ (800228c <MX_USART2_UART_Init+0x58>)
 800226c:	2200      	movs	r2, #0
 800226e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002270:	4b06      	ldr	r3, [pc, #24]	@ (800228c <MX_USART2_UART_Init+0x58>)
 8002272:	2200      	movs	r2, #0
 8002274:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002276:	4805      	ldr	r0, [pc, #20]	@ (800228c <MX_USART2_UART_Init+0x58>)
 8002278:	f004 fa36 	bl	80066e8 <HAL_UART_Init>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002282:	f7ff fc1c 	bl	8001abe <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	200003bc 	.word	0x200003bc
 8002290:	40004400 	.word	0x40004400

08002294 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002298:	4b14      	ldr	r3, [pc, #80]	@ (80022ec <MX_USART3_UART_Init+0x58>)
 800229a:	4a15      	ldr	r2, [pc, #84]	@ (80022f0 <MX_USART3_UART_Init+0x5c>)
 800229c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800229e:	4b13      	ldr	r3, [pc, #76]	@ (80022ec <MX_USART3_UART_Init+0x58>)
 80022a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022a6:	4b11      	ldr	r3, [pc, #68]	@ (80022ec <MX_USART3_UART_Init+0x58>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022ac:	4b0f      	ldr	r3, [pc, #60]	@ (80022ec <MX_USART3_UART_Init+0x58>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022b2:	4b0e      	ldr	r3, [pc, #56]	@ (80022ec <MX_USART3_UART_Init+0x58>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022b8:	4b0c      	ldr	r3, [pc, #48]	@ (80022ec <MX_USART3_UART_Init+0x58>)
 80022ba:	220c      	movs	r2, #12
 80022bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022be:	4b0b      	ldr	r3, [pc, #44]	@ (80022ec <MX_USART3_UART_Init+0x58>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022c4:	4b09      	ldr	r3, [pc, #36]	@ (80022ec <MX_USART3_UART_Init+0x58>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022ca:	4b08      	ldr	r3, [pc, #32]	@ (80022ec <MX_USART3_UART_Init+0x58>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022d0:	4b06      	ldr	r3, [pc, #24]	@ (80022ec <MX_USART3_UART_Init+0x58>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80022d6:	4805      	ldr	r0, [pc, #20]	@ (80022ec <MX_USART3_UART_Init+0x58>)
 80022d8:	f004 fa06 	bl	80066e8 <HAL_UART_Init>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80022e2:	f7ff fbec 	bl	8001abe <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80022e6:	bf00      	nop
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	20000474 	.word	0x20000474
 80022f0:	40004800 	.word	0x40004800

080022f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b0b0      	sub	sp, #192	@ 0xc0
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022fc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	605a      	str	r2, [r3, #4]
 8002306:	609a      	str	r2, [r3, #8]
 8002308:	60da      	str	r2, [r3, #12]
 800230a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800230c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002310:	2288      	movs	r2, #136	@ 0x88
 8002312:	2100      	movs	r1, #0
 8002314:	4618      	mov	r0, r3
 8002316:	f006 fa67 	bl	80087e8 <memset>
  if(uartHandle->Instance==USART1)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a91      	ldr	r2, [pc, #580]	@ (8002564 <HAL_UART_MspInit+0x270>)
 8002320:	4293      	cmp	r3, r2
 8002322:	f040 8090 	bne.w	8002446 <HAL_UART_MspInit+0x152>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002326:	2301      	movs	r3, #1
 8002328:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800232a:	2300      	movs	r3, #0
 800232c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800232e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002332:	4618      	mov	r0, r3
 8002334:	f002 fee4 	bl	8005100 <HAL_RCCEx_PeriphCLKConfig>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800233e:	f7ff fbbe 	bl	8001abe <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002342:	4b89      	ldr	r3, [pc, #548]	@ (8002568 <HAL_UART_MspInit+0x274>)
 8002344:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002346:	4a88      	ldr	r2, [pc, #544]	@ (8002568 <HAL_UART_MspInit+0x274>)
 8002348:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800234c:	6613      	str	r3, [r2, #96]	@ 0x60
 800234e:	4b86      	ldr	r3, [pc, #536]	@ (8002568 <HAL_UART_MspInit+0x274>)
 8002350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002352:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002356:	623b      	str	r3, [r7, #32]
 8002358:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800235a:	4b83      	ldr	r3, [pc, #524]	@ (8002568 <HAL_UART_MspInit+0x274>)
 800235c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800235e:	4a82      	ldr	r2, [pc, #520]	@ (8002568 <HAL_UART_MspInit+0x274>)
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002366:	4b80      	ldr	r3, [pc, #512]	@ (8002568 <HAL_UART_MspInit+0x274>)
 8002368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	61fb      	str	r3, [r7, #28]
 8002370:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002372:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002376:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237a:	2302      	movs	r3, #2
 800237c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2300      	movs	r3, #0
 8002382:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002386:	2303      	movs	r3, #3
 8002388:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800238c:	2307      	movs	r3, #7
 800238e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002392:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002396:	4619      	mov	r1, r3
 8002398:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800239c:	f000 fcae 	bl	8002cfc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80023a0:	4b72      	ldr	r3, [pc, #456]	@ (800256c <HAL_UART_MspInit+0x278>)
 80023a2:	4a73      	ldr	r2, [pc, #460]	@ (8002570 <HAL_UART_MspInit+0x27c>)
 80023a4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 80023a6:	4b71      	ldr	r3, [pc, #452]	@ (800256c <HAL_UART_MspInit+0x278>)
 80023a8:	2202      	movs	r2, #2
 80023aa:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023ac:	4b6f      	ldr	r3, [pc, #444]	@ (800256c <HAL_UART_MspInit+0x278>)
 80023ae:	2210      	movs	r2, #16
 80023b0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023b2:	4b6e      	ldr	r3, [pc, #440]	@ (800256c <HAL_UART_MspInit+0x278>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023b8:	4b6c      	ldr	r3, [pc, #432]	@ (800256c <HAL_UART_MspInit+0x278>)
 80023ba:	2280      	movs	r2, #128	@ 0x80
 80023bc:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023be:	4b6b      	ldr	r3, [pc, #428]	@ (800256c <HAL_UART_MspInit+0x278>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023c4:	4b69      	ldr	r3, [pc, #420]	@ (800256c <HAL_UART_MspInit+0x278>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80023ca:	4b68      	ldr	r3, [pc, #416]	@ (800256c <HAL_UART_MspInit+0x278>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80023d0:	4b66      	ldr	r3, [pc, #408]	@ (800256c <HAL_UART_MspInit+0x278>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80023d6:	4865      	ldr	r0, [pc, #404]	@ (800256c <HAL_UART_MspInit+0x278>)
 80023d8:	f000 faaa 	bl	8002930 <HAL_DMA_Init>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 80023e2:	f7ff fb6c 	bl	8001abe <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a60      	ldr	r2, [pc, #384]	@ (800256c <HAL_UART_MspInit+0x278>)
 80023ea:	671a      	str	r2, [r3, #112]	@ 0x70
 80023ec:	4a5f      	ldr	r2, [pc, #380]	@ (800256c <HAL_UART_MspInit+0x278>)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80023f2:	4b60      	ldr	r3, [pc, #384]	@ (8002574 <HAL_UART_MspInit+0x280>)
 80023f4:	4a60      	ldr	r2, [pc, #384]	@ (8002578 <HAL_UART_MspInit+0x284>)
 80023f6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 80023f8:	4b5e      	ldr	r3, [pc, #376]	@ (8002574 <HAL_UART_MspInit+0x280>)
 80023fa:	2202      	movs	r2, #2
 80023fc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023fe:	4b5d      	ldr	r3, [pc, #372]	@ (8002574 <HAL_UART_MspInit+0x280>)
 8002400:	2200      	movs	r2, #0
 8002402:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002404:	4b5b      	ldr	r3, [pc, #364]	@ (8002574 <HAL_UART_MspInit+0x280>)
 8002406:	2200      	movs	r2, #0
 8002408:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800240a:	4b5a      	ldr	r3, [pc, #360]	@ (8002574 <HAL_UART_MspInit+0x280>)
 800240c:	2280      	movs	r2, #128	@ 0x80
 800240e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002410:	4b58      	ldr	r3, [pc, #352]	@ (8002574 <HAL_UART_MspInit+0x280>)
 8002412:	2200      	movs	r2, #0
 8002414:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002416:	4b57      	ldr	r3, [pc, #348]	@ (8002574 <HAL_UART_MspInit+0x280>)
 8002418:	2200      	movs	r2, #0
 800241a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800241c:	4b55      	ldr	r3, [pc, #340]	@ (8002574 <HAL_UART_MspInit+0x280>)
 800241e:	2220      	movs	r2, #32
 8002420:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002422:	4b54      	ldr	r3, [pc, #336]	@ (8002574 <HAL_UART_MspInit+0x280>)
 8002424:	2200      	movs	r2, #0
 8002426:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002428:	4852      	ldr	r0, [pc, #328]	@ (8002574 <HAL_UART_MspInit+0x280>)
 800242a:	f000 fa81 	bl	8002930 <HAL_DMA_Init>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <HAL_UART_MspInit+0x144>
    {
      Error_Handler();
 8002434:	f7ff fb43 	bl	8001abe <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4a4e      	ldr	r2, [pc, #312]	@ (8002574 <HAL_UART_MspInit+0x280>)
 800243c:	675a      	str	r2, [r3, #116]	@ 0x74
 800243e:	4a4d      	ldr	r2, [pc, #308]	@ (8002574 <HAL_UART_MspInit+0x280>)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002444:	e089      	b.n	800255a <HAL_UART_MspInit+0x266>
  else if(uartHandle->Instance==USART2)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a4c      	ldr	r2, [pc, #304]	@ (800257c <HAL_UART_MspInit+0x288>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d144      	bne.n	80024da <HAL_UART_MspInit+0x1e6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002450:	2302      	movs	r3, #2
 8002452:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002454:	2300      	movs	r3, #0
 8002456:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002458:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800245c:	4618      	mov	r0, r3
 800245e:	f002 fe4f 	bl	8005100 <HAL_RCCEx_PeriphCLKConfig>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <HAL_UART_MspInit+0x178>
      Error_Handler();
 8002468:	f7ff fb29 	bl	8001abe <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800246c:	4b3e      	ldr	r3, [pc, #248]	@ (8002568 <HAL_UART_MspInit+0x274>)
 800246e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002470:	4a3d      	ldr	r2, [pc, #244]	@ (8002568 <HAL_UART_MspInit+0x274>)
 8002472:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002476:	6593      	str	r3, [r2, #88]	@ 0x58
 8002478:	4b3b      	ldr	r3, [pc, #236]	@ (8002568 <HAL_UART_MspInit+0x274>)
 800247a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800247c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002480:	61bb      	str	r3, [r7, #24]
 8002482:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002484:	4b38      	ldr	r3, [pc, #224]	@ (8002568 <HAL_UART_MspInit+0x274>)
 8002486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002488:	4a37      	ldr	r2, [pc, #220]	@ (8002568 <HAL_UART_MspInit+0x274>)
 800248a:	f043 0301 	orr.w	r3, r3, #1
 800248e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002490:	4b35      	ldr	r3, [pc, #212]	@ (8002568 <HAL_UART_MspInit+0x274>)
 8002492:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	617b      	str	r3, [r7, #20]
 800249a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800249c:	230c      	movs	r3, #12
 800249e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a2:	2302      	movs	r3, #2
 80024a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a8:	2300      	movs	r3, #0
 80024aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ae:	2303      	movs	r3, #3
 80024b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024b4:	2307      	movs	r3, #7
 80024b6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ba:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80024be:	4619      	mov	r1, r3
 80024c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024c4:	f000 fc1a 	bl	8002cfc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80024c8:	2200      	movs	r2, #0
 80024ca:	2100      	movs	r1, #0
 80024cc:	2026      	movs	r0, #38	@ 0x26
 80024ce:	f000 f9f8 	bl	80028c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80024d2:	2026      	movs	r0, #38	@ 0x26
 80024d4:	f000 fa11 	bl	80028fa <HAL_NVIC_EnableIRQ>
}
 80024d8:	e03f      	b.n	800255a <HAL_UART_MspInit+0x266>
  else if(uartHandle->Instance==USART3)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a28      	ldr	r2, [pc, #160]	@ (8002580 <HAL_UART_MspInit+0x28c>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d13a      	bne.n	800255a <HAL_UART_MspInit+0x266>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80024e4:	2304      	movs	r3, #4
 80024e6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80024e8:	2300      	movs	r3, #0
 80024ea:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024f0:	4618      	mov	r0, r3
 80024f2:	f002 fe05 	bl	8005100 <HAL_RCCEx_PeriphCLKConfig>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <HAL_UART_MspInit+0x20c>
      Error_Handler();
 80024fc:	f7ff fadf 	bl	8001abe <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002500:	4b19      	ldr	r3, [pc, #100]	@ (8002568 <HAL_UART_MspInit+0x274>)
 8002502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002504:	4a18      	ldr	r2, [pc, #96]	@ (8002568 <HAL_UART_MspInit+0x274>)
 8002506:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800250a:	6593      	str	r3, [r2, #88]	@ 0x58
 800250c:	4b16      	ldr	r3, [pc, #88]	@ (8002568 <HAL_UART_MspInit+0x274>)
 800250e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002510:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002514:	613b      	str	r3, [r7, #16]
 8002516:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002518:	4b13      	ldr	r3, [pc, #76]	@ (8002568 <HAL_UART_MspInit+0x274>)
 800251a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800251c:	4a12      	ldr	r2, [pc, #72]	@ (8002568 <HAL_UART_MspInit+0x274>)
 800251e:	f043 0304 	orr.w	r3, r3, #4
 8002522:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002524:	4b10      	ldr	r3, [pc, #64]	@ (8002568 <HAL_UART_MspInit+0x274>)
 8002526:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002528:	f003 0304 	and.w	r3, r3, #4
 800252c:	60fb      	str	r3, [r7, #12]
 800252e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002530:	2330      	movs	r3, #48	@ 0x30
 8002532:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002536:	2302      	movs	r3, #2
 8002538:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253c:	2300      	movs	r3, #0
 800253e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002542:	2303      	movs	r3, #3
 8002544:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002548:	2307      	movs	r3, #7
 800254a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800254e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002552:	4619      	mov	r1, r3
 8002554:	480b      	ldr	r0, [pc, #44]	@ (8002584 <HAL_UART_MspInit+0x290>)
 8002556:	f000 fbd1 	bl	8002cfc <HAL_GPIO_Init>
}
 800255a:	bf00      	nop
 800255c:	37c0      	adds	r7, #192	@ 0xc0
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40013800 	.word	0x40013800
 8002568:	40021000 	.word	0x40021000
 800256c:	2000052c 	.word	0x2000052c
 8002570:	40020044 	.word	0x40020044
 8002574:	20000574 	.word	0x20000574
 8002578:	40020058 	.word	0x40020058
 800257c:	40004400 	.word	0x40004400
 8002580:	40004800 	.word	0x40004800
 8002584:	48000800 	.word	0x48000800

08002588 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002588:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025c0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800258c:	f7ff fbc6 	bl	8001d1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002590:	480c      	ldr	r0, [pc, #48]	@ (80025c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002592:	490d      	ldr	r1, [pc, #52]	@ (80025c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002594:	4a0d      	ldr	r2, [pc, #52]	@ (80025cc <LoopForever+0xe>)
  movs r3, #0
 8002596:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002598:	e002      	b.n	80025a0 <LoopCopyDataInit>

0800259a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800259a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800259c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800259e:	3304      	adds	r3, #4

080025a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025a4:	d3f9      	bcc.n	800259a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025a6:	4a0a      	ldr	r2, [pc, #40]	@ (80025d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80025a8:	4c0a      	ldr	r4, [pc, #40]	@ (80025d4 <LoopForever+0x16>)
  movs r3, #0
 80025aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025ac:	e001      	b.n	80025b2 <LoopFillZerobss>

080025ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025b0:	3204      	adds	r2, #4

080025b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025b4:	d3fb      	bcc.n	80025ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025b6:	f006 f97b 	bl	80088b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80025ba:	f7ff f841 	bl	8001640 <main>

080025be <LoopForever>:

LoopForever:
    b LoopForever
 80025be:	e7fe      	b.n	80025be <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80025c0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80025c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025c8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80025cc:	08009460 	.word	0x08009460
  ldr r2, =_sbss
 80025d0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80025d4:	2000070c 	.word	0x2000070c

080025d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80025d8:	e7fe      	b.n	80025d8 <ADC1_2_IRQHandler>

080025da <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	b082      	sub	sp, #8
 80025de:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80025e0:	2300      	movs	r3, #0
 80025e2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025e4:	2003      	movs	r0, #3
 80025e6:	f000 f961 	bl	80028ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025ea:	200f      	movs	r0, #15
 80025ec:	f000 f80e 	bl	800260c <HAL_InitTick>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d002      	beq.n	80025fc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	71fb      	strb	r3, [r7, #7]
 80025fa:	e001      	b.n	8002600 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80025fc:	f7ff fa66 	bl	8001acc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002600:	79fb      	ldrb	r3, [r7, #7]
}
 8002602:	4618      	mov	r0, r3
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
	...

0800260c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002614:	2300      	movs	r3, #0
 8002616:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002618:	4b17      	ldr	r3, [pc, #92]	@ (8002678 <HAL_InitTick+0x6c>)
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d023      	beq.n	8002668 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002620:	4b16      	ldr	r3, [pc, #88]	@ (800267c <HAL_InitTick+0x70>)
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	4b14      	ldr	r3, [pc, #80]	@ (8002678 <HAL_InitTick+0x6c>)
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	4619      	mov	r1, r3
 800262a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800262e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002632:	fbb2 f3f3 	udiv	r3, r2, r3
 8002636:	4618      	mov	r0, r3
 8002638:	f000 f96d 	bl	8002916 <HAL_SYSTICK_Config>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10f      	bne.n	8002662 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2b0f      	cmp	r3, #15
 8002646:	d809      	bhi.n	800265c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002648:	2200      	movs	r2, #0
 800264a:	6879      	ldr	r1, [r7, #4]
 800264c:	f04f 30ff 	mov.w	r0, #4294967295
 8002650:	f000 f937 	bl	80028c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002654:	4a0a      	ldr	r2, [pc, #40]	@ (8002680 <HAL_InitTick+0x74>)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6013      	str	r3, [r2, #0]
 800265a:	e007      	b.n	800266c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	73fb      	strb	r3, [r7, #15]
 8002660:	e004      	b.n	800266c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	73fb      	strb	r3, [r7, #15]
 8002666:	e001      	b.n	800266c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800266c:	7bfb      	ldrb	r3, [r7, #15]
}
 800266e:	4618      	mov	r0, r3
 8002670:	3710      	adds	r7, #16
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	20000008 	.word	0x20000008
 800267c:	20000000 	.word	0x20000000
 8002680:	20000004 	.word	0x20000004

08002684 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002688:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <HAL_IncTick+0x20>)
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	461a      	mov	r2, r3
 800268e:	4b06      	ldr	r3, [pc, #24]	@ (80026a8 <HAL_IncTick+0x24>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4413      	add	r3, r2
 8002694:	4a04      	ldr	r2, [pc, #16]	@ (80026a8 <HAL_IncTick+0x24>)
 8002696:	6013      	str	r3, [r2, #0]
}
 8002698:	bf00      	nop
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	20000008 	.word	0x20000008
 80026a8:	200005bc 	.word	0x200005bc

080026ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  return uwTick;
 80026b0:	4b03      	ldr	r3, [pc, #12]	@ (80026c0 <HAL_GetTick+0x14>)
 80026b2:	681b      	ldr	r3, [r3, #0]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	200005bc 	.word	0x200005bc

080026c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026cc:	f7ff ffee 	bl	80026ac <HAL_GetTick>
 80026d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026dc:	d005      	beq.n	80026ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80026de:	4b0a      	ldr	r3, [pc, #40]	@ (8002708 <HAL_Delay+0x44>)
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	461a      	mov	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	4413      	add	r3, r2
 80026e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026ea:	bf00      	nop
 80026ec:	f7ff ffde 	bl	80026ac <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d8f7      	bhi.n	80026ec <HAL_Delay+0x28>
  {
  }
}
 80026fc:	bf00      	nop
 80026fe:	bf00      	nop
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	20000008 	.word	0x20000008

0800270c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	f003 0307 	and.w	r3, r3, #7
 800271a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800271c:	4b0c      	ldr	r3, [pc, #48]	@ (8002750 <__NVIC_SetPriorityGrouping+0x44>)
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002722:	68ba      	ldr	r2, [r7, #8]
 8002724:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002728:	4013      	ands	r3, r2
 800272a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002734:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002738:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800273c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800273e:	4a04      	ldr	r2, [pc, #16]	@ (8002750 <__NVIC_SetPriorityGrouping+0x44>)
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	60d3      	str	r3, [r2, #12]
}
 8002744:	bf00      	nop
 8002746:	3714      	adds	r7, #20
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr
 8002750:	e000ed00 	.word	0xe000ed00

08002754 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002758:	4b04      	ldr	r3, [pc, #16]	@ (800276c <__NVIC_GetPriorityGrouping+0x18>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	0a1b      	lsrs	r3, r3, #8
 800275e:	f003 0307 	and.w	r3, r3, #7
}
 8002762:	4618      	mov	r0, r3
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	e000ed00 	.word	0xe000ed00

08002770 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800277a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277e:	2b00      	cmp	r3, #0
 8002780:	db0b      	blt.n	800279a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002782:	79fb      	ldrb	r3, [r7, #7]
 8002784:	f003 021f 	and.w	r2, r3, #31
 8002788:	4907      	ldr	r1, [pc, #28]	@ (80027a8 <__NVIC_EnableIRQ+0x38>)
 800278a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278e:	095b      	lsrs	r3, r3, #5
 8002790:	2001      	movs	r0, #1
 8002792:	fa00 f202 	lsl.w	r2, r0, r2
 8002796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800279a:	bf00      	nop
 800279c:	370c      	adds	r7, #12
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	e000e100 	.word	0xe000e100

080027ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	6039      	str	r1, [r7, #0]
 80027b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	db0a      	blt.n	80027d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	b2da      	uxtb	r2, r3
 80027c4:	490c      	ldr	r1, [pc, #48]	@ (80027f8 <__NVIC_SetPriority+0x4c>)
 80027c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ca:	0112      	lsls	r2, r2, #4
 80027cc:	b2d2      	uxtb	r2, r2
 80027ce:	440b      	add	r3, r1
 80027d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027d4:	e00a      	b.n	80027ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	b2da      	uxtb	r2, r3
 80027da:	4908      	ldr	r1, [pc, #32]	@ (80027fc <__NVIC_SetPriority+0x50>)
 80027dc:	79fb      	ldrb	r3, [r7, #7]
 80027de:	f003 030f 	and.w	r3, r3, #15
 80027e2:	3b04      	subs	r3, #4
 80027e4:	0112      	lsls	r2, r2, #4
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	440b      	add	r3, r1
 80027ea:	761a      	strb	r2, [r3, #24]
}
 80027ec:	bf00      	nop
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr
 80027f8:	e000e100 	.word	0xe000e100
 80027fc:	e000ed00 	.word	0xe000ed00

08002800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002800:	b480      	push	{r7}
 8002802:	b089      	sub	sp, #36	@ 0x24
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f003 0307 	and.w	r3, r3, #7
 8002812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	f1c3 0307 	rsb	r3, r3, #7
 800281a:	2b04      	cmp	r3, #4
 800281c:	bf28      	it	cs
 800281e:	2304      	movcs	r3, #4
 8002820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	3304      	adds	r3, #4
 8002826:	2b06      	cmp	r3, #6
 8002828:	d902      	bls.n	8002830 <NVIC_EncodePriority+0x30>
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3b03      	subs	r3, #3
 800282e:	e000      	b.n	8002832 <NVIC_EncodePriority+0x32>
 8002830:	2300      	movs	r3, #0
 8002832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002834:	f04f 32ff 	mov.w	r2, #4294967295
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	43da      	mvns	r2, r3
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	401a      	ands	r2, r3
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002848:	f04f 31ff 	mov.w	r1, #4294967295
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	fa01 f303 	lsl.w	r3, r1, r3
 8002852:	43d9      	mvns	r1, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002858:	4313      	orrs	r3, r2
         );
}
 800285a:	4618      	mov	r0, r3
 800285c:	3724      	adds	r7, #36	@ 0x24
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
	...

08002868 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	3b01      	subs	r3, #1
 8002874:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002878:	d301      	bcc.n	800287e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800287a:	2301      	movs	r3, #1
 800287c:	e00f      	b.n	800289e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800287e:	4a0a      	ldr	r2, [pc, #40]	@ (80028a8 <SysTick_Config+0x40>)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	3b01      	subs	r3, #1
 8002884:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002886:	210f      	movs	r1, #15
 8002888:	f04f 30ff 	mov.w	r0, #4294967295
 800288c:	f7ff ff8e 	bl	80027ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002890:	4b05      	ldr	r3, [pc, #20]	@ (80028a8 <SysTick_Config+0x40>)
 8002892:	2200      	movs	r2, #0
 8002894:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002896:	4b04      	ldr	r3, [pc, #16]	@ (80028a8 <SysTick_Config+0x40>)
 8002898:	2207      	movs	r2, #7
 800289a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	e000e010 	.word	0xe000e010

080028ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f7ff ff29 	bl	800270c <__NVIC_SetPriorityGrouping>
}
 80028ba:	bf00      	nop
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b086      	sub	sp, #24
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	4603      	mov	r3, r0
 80028ca:	60b9      	str	r1, [r7, #8]
 80028cc:	607a      	str	r2, [r7, #4]
 80028ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80028d0:	2300      	movs	r3, #0
 80028d2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80028d4:	f7ff ff3e 	bl	8002754 <__NVIC_GetPriorityGrouping>
 80028d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	68b9      	ldr	r1, [r7, #8]
 80028de:	6978      	ldr	r0, [r7, #20]
 80028e0:	f7ff ff8e 	bl	8002800 <NVIC_EncodePriority>
 80028e4:	4602      	mov	r2, r0
 80028e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ea:	4611      	mov	r1, r2
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff ff5d 	bl	80027ac <__NVIC_SetPriority>
}
 80028f2:	bf00      	nop
 80028f4:	3718      	adds	r7, #24
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b082      	sub	sp, #8
 80028fe:	af00      	add	r7, sp, #0
 8002900:	4603      	mov	r3, r0
 8002902:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002908:	4618      	mov	r0, r3
 800290a:	f7ff ff31 	bl	8002770 <__NVIC_EnableIRQ>
}
 800290e:	bf00      	nop
 8002910:	3708      	adds	r7, #8
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}

08002916 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	b082      	sub	sp, #8
 800291a:	af00      	add	r7, sp, #0
 800291c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f7ff ffa2 	bl	8002868 <SysTick_Config>
 8002924:	4603      	mov	r3, r0
}
 8002926:	4618      	mov	r0, r3
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
	...

08002930 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e098      	b.n	8002a74 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	461a      	mov	r2, r3
 8002948:	4b4d      	ldr	r3, [pc, #308]	@ (8002a80 <HAL_DMA_Init+0x150>)
 800294a:	429a      	cmp	r2, r3
 800294c:	d80f      	bhi.n	800296e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	461a      	mov	r2, r3
 8002954:	4b4b      	ldr	r3, [pc, #300]	@ (8002a84 <HAL_DMA_Init+0x154>)
 8002956:	4413      	add	r3, r2
 8002958:	4a4b      	ldr	r2, [pc, #300]	@ (8002a88 <HAL_DMA_Init+0x158>)
 800295a:	fba2 2303 	umull	r2, r3, r2, r3
 800295e:	091b      	lsrs	r3, r3, #4
 8002960:	009a      	lsls	r2, r3, #2
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a48      	ldr	r2, [pc, #288]	@ (8002a8c <HAL_DMA_Init+0x15c>)
 800296a:	641a      	str	r2, [r3, #64]	@ 0x40
 800296c:	e00e      	b.n	800298c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	461a      	mov	r2, r3
 8002974:	4b46      	ldr	r3, [pc, #280]	@ (8002a90 <HAL_DMA_Init+0x160>)
 8002976:	4413      	add	r3, r2
 8002978:	4a43      	ldr	r2, [pc, #268]	@ (8002a88 <HAL_DMA_Init+0x158>)
 800297a:	fba2 2303 	umull	r2, r3, r2, r3
 800297e:	091b      	lsrs	r3, r3, #4
 8002980:	009a      	lsls	r2, r3, #2
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a42      	ldr	r2, [pc, #264]	@ (8002a94 <HAL_DMA_Init+0x164>)
 800298a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2202      	movs	r2, #2
 8002990:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80029a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029a6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80029b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	691b      	ldr	r3, [r3, #16]
 80029b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	699b      	ldr	r3, [r3, #24]
 80029c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a1b      	ldr	r3, [r3, #32]
 80029ce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	68fa      	ldr	r2, [r7, #12]
 80029dc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80029e6:	d039      	beq.n	8002a5c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ec:	4a27      	ldr	r2, [pc, #156]	@ (8002a8c <HAL_DMA_Init+0x15c>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d11a      	bne.n	8002a28 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80029f2:	4b29      	ldr	r3, [pc, #164]	@ (8002a98 <HAL_DMA_Init+0x168>)
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fa:	f003 031c 	and.w	r3, r3, #28
 80029fe:	210f      	movs	r1, #15
 8002a00:	fa01 f303 	lsl.w	r3, r1, r3
 8002a04:	43db      	mvns	r3, r3
 8002a06:	4924      	ldr	r1, [pc, #144]	@ (8002a98 <HAL_DMA_Init+0x168>)
 8002a08:	4013      	ands	r3, r2
 8002a0a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002a0c:	4b22      	ldr	r3, [pc, #136]	@ (8002a98 <HAL_DMA_Init+0x168>)
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6859      	ldr	r1, [r3, #4]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a18:	f003 031c 	and.w	r3, r3, #28
 8002a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a20:	491d      	ldr	r1, [pc, #116]	@ (8002a98 <HAL_DMA_Init+0x168>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	600b      	str	r3, [r1, #0]
 8002a26:	e019      	b.n	8002a5c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002a28:	4b1c      	ldr	r3, [pc, #112]	@ (8002a9c <HAL_DMA_Init+0x16c>)
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a30:	f003 031c 	and.w	r3, r3, #28
 8002a34:	210f      	movs	r1, #15
 8002a36:	fa01 f303 	lsl.w	r3, r1, r3
 8002a3a:	43db      	mvns	r3, r3
 8002a3c:	4917      	ldr	r1, [pc, #92]	@ (8002a9c <HAL_DMA_Init+0x16c>)
 8002a3e:	4013      	ands	r3, r2
 8002a40:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002a42:	4b16      	ldr	r3, [pc, #88]	@ (8002a9c <HAL_DMA_Init+0x16c>)
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6859      	ldr	r1, [r3, #4]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4e:	f003 031c 	and.w	r3, r3, #28
 8002a52:	fa01 f303 	lsl.w	r3, r1, r3
 8002a56:	4911      	ldr	r1, [pc, #68]	@ (8002a9c <HAL_DMA_Init+0x16c>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2201      	movs	r2, #1
 8002a66:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr
 8002a80:	40020407 	.word	0x40020407
 8002a84:	bffdfff8 	.word	0xbffdfff8
 8002a88:	cccccccd 	.word	0xcccccccd
 8002a8c:	40020000 	.word	0x40020000
 8002a90:	bffdfbf8 	.word	0xbffdfbf8
 8002a94:	40020400 	.word	0x40020400
 8002a98:	400200a8 	.word	0x400200a8
 8002a9c:	400204a8 	.word	0x400204a8

08002aa0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d008      	beq.n	8002aca <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2204      	movs	r2, #4
 8002abc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e022      	b.n	8002b10 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f022 020e 	bic.w	r2, r2, #14
 8002ad8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f022 0201 	bic.w	r2, r2, #1
 8002ae8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aee:	f003 021c 	and.w	r2, r3, #28
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af6:	2101      	movs	r1, #1
 8002af8:	fa01 f202 	lsl.w	r2, r1, r2
 8002afc:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2201      	movs	r2, #1
 8002b02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002b0e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3714      	adds	r7, #20
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b24:	2300      	movs	r3, #0
 8002b26:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d005      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2204      	movs	r2, #4
 8002b38:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	73fb      	strb	r3, [r7, #15]
 8002b3e:	e029      	b.n	8002b94 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 020e 	bic.w	r2, r2, #14
 8002b4e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 0201 	bic.w	r2, r2, #1
 8002b5e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b64:	f003 021c 	and.w	r2, r3, #28
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6c:	2101      	movs	r1, #1
 8002b6e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b72:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d003      	beq.n	8002b94 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	4798      	blx	r3
    }
  }
  return status;
 8002b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3710      	adds	r7, #16
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b084      	sub	sp, #16
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bba:	f003 031c 	and.w	r3, r3, #28
 8002bbe:	2204      	movs	r2, #4
 8002bc0:	409a      	lsls	r2, r3
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d026      	beq.n	8002c18 <HAL_DMA_IRQHandler+0x7a>
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	f003 0304 	and.w	r3, r3, #4
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d021      	beq.n	8002c18 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0320 	and.w	r3, r3, #32
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d107      	bne.n	8002bf2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f022 0204 	bic.w	r2, r2, #4
 8002bf0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf6:	f003 021c 	and.w	r2, r3, #28
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfe:	2104      	movs	r1, #4
 8002c00:	fa01 f202 	lsl.w	r2, r1, r2
 8002c04:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d071      	beq.n	8002cf2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002c16:	e06c      	b.n	8002cf2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c1c:	f003 031c 	and.w	r3, r3, #28
 8002c20:	2202      	movs	r2, #2
 8002c22:	409a      	lsls	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	4013      	ands	r3, r2
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d02e      	beq.n	8002c8a <HAL_DMA_IRQHandler+0xec>
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	f003 0302 	and.w	r3, r3, #2
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d029      	beq.n	8002c8a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0320 	and.w	r3, r3, #32
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d10b      	bne.n	8002c5c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f022 020a 	bic.w	r2, r2, #10
 8002c52:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c60:	f003 021c 	and.w	r2, r3, #28
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c68:	2102      	movs	r1, #2
 8002c6a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c6e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d038      	beq.n	8002cf2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002c88:	e033      	b.n	8002cf2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c8e:	f003 031c 	and.w	r3, r3, #28
 8002c92:	2208      	movs	r2, #8
 8002c94:	409a      	lsls	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d02a      	beq.n	8002cf4 <HAL_DMA_IRQHandler+0x156>
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	f003 0308 	and.w	r3, r3, #8
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d025      	beq.n	8002cf4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f022 020e 	bic.w	r2, r2, #14
 8002cb6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cbc:	f003 021c 	and.w	r2, r3, #28
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc4:	2101      	movs	r1, #1
 8002cc6:	fa01 f202 	lsl.w	r2, r1, r2
 8002cca:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d004      	beq.n	8002cf4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002cf2:	bf00      	nop
 8002cf4:	bf00      	nop
}
 8002cf6:	3710      	adds	r7, #16
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b087      	sub	sp, #28
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d06:	2300      	movs	r3, #0
 8002d08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d0a:	e17f      	b.n	800300c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	2101      	movs	r1, #1
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	fa01 f303 	lsl.w	r3, r1, r3
 8002d18:	4013      	ands	r3, r2
 8002d1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	f000 8171 	beq.w	8003006 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f003 0303 	and.w	r3, r3, #3
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d005      	beq.n	8002d3c <HAL_GPIO_Init+0x40>
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f003 0303 	and.w	r3, r3, #3
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d130      	bne.n	8002d9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	2203      	movs	r2, #3
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	43db      	mvns	r3, r3
 8002d4e:	693a      	ldr	r2, [r7, #16]
 8002d50:	4013      	ands	r3, r2
 8002d52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	68da      	ldr	r2, [r3, #12]
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	693a      	ldr	r2, [r7, #16]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	693a      	ldr	r2, [r7, #16]
 8002d6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d72:	2201      	movs	r2, #1
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7a:	43db      	mvns	r3, r3
 8002d7c:	693a      	ldr	r2, [r7, #16]
 8002d7e:	4013      	ands	r3, r2
 8002d80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	091b      	lsrs	r3, r3, #4
 8002d88:	f003 0201 	and.w	r2, r3, #1
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d92:	693a      	ldr	r2, [r7, #16]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	693a      	ldr	r2, [r7, #16]
 8002d9c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f003 0303 	and.w	r3, r3, #3
 8002da6:	2b03      	cmp	r3, #3
 8002da8:	d118      	bne.n	8002ddc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002db0:	2201      	movs	r2, #1
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	43db      	mvns	r3, r3
 8002dba:	693a      	ldr	r2, [r7, #16]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	08db      	lsrs	r3, r3, #3
 8002dc6:	f003 0201 	and.w	r2, r3, #1
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	693a      	ldr	r2, [r7, #16]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	693a      	ldr	r2, [r7, #16]
 8002dda:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f003 0303 	and.w	r3, r3, #3
 8002de4:	2b03      	cmp	r3, #3
 8002de6:	d017      	beq.n	8002e18 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	2203      	movs	r2, #3
 8002df4:	fa02 f303 	lsl.w	r3, r2, r3
 8002df8:	43db      	mvns	r3, r3
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	689a      	ldr	r2, [r3, #8]
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	693a      	ldr	r2, [r7, #16]
 8002e16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f003 0303 	and.w	r3, r3, #3
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d123      	bne.n	8002e6c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	08da      	lsrs	r2, r3, #3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	3208      	adds	r2, #8
 8002e2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e30:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	f003 0307 	and.w	r3, r3, #7
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	220f      	movs	r2, #15
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	43db      	mvns	r3, r3
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4013      	ands	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	691a      	ldr	r2, [r3, #16]
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	f003 0307 	and.w	r3, r3, #7
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	693a      	ldr	r2, [r7, #16]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	08da      	lsrs	r2, r3, #3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	3208      	adds	r2, #8
 8002e66:	6939      	ldr	r1, [r7, #16]
 8002e68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	005b      	lsls	r3, r3, #1
 8002e76:	2203      	movs	r2, #3
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	693a      	ldr	r2, [r7, #16]
 8002e80:	4013      	ands	r3, r2
 8002e82:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f003 0203 	and.w	r2, r3, #3
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	005b      	lsls	r3, r3, #1
 8002e90:	fa02 f303 	lsl.w	r3, r2, r3
 8002e94:	693a      	ldr	r2, [r7, #16]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 80ac 	beq.w	8003006 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eae:	4b5f      	ldr	r3, [pc, #380]	@ (800302c <HAL_GPIO_Init+0x330>)
 8002eb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eb2:	4a5e      	ldr	r2, [pc, #376]	@ (800302c <HAL_GPIO_Init+0x330>)
 8002eb4:	f043 0301 	orr.w	r3, r3, #1
 8002eb8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002eba:	4b5c      	ldr	r3, [pc, #368]	@ (800302c <HAL_GPIO_Init+0x330>)
 8002ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	60bb      	str	r3, [r7, #8]
 8002ec4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ec6:	4a5a      	ldr	r2, [pc, #360]	@ (8003030 <HAL_GPIO_Init+0x334>)
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	089b      	lsrs	r3, r3, #2
 8002ecc:	3302      	adds	r3, #2
 8002ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	f003 0303 	and.w	r3, r3, #3
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	220f      	movs	r2, #15
 8002ede:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee2:	43db      	mvns	r3, r3
 8002ee4:	693a      	ldr	r2, [r7, #16]
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002ef0:	d025      	beq.n	8002f3e <HAL_GPIO_Init+0x242>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a4f      	ldr	r2, [pc, #316]	@ (8003034 <HAL_GPIO_Init+0x338>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d01f      	beq.n	8002f3a <HAL_GPIO_Init+0x23e>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a4e      	ldr	r2, [pc, #312]	@ (8003038 <HAL_GPIO_Init+0x33c>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d019      	beq.n	8002f36 <HAL_GPIO_Init+0x23a>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a4d      	ldr	r2, [pc, #308]	@ (800303c <HAL_GPIO_Init+0x340>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d013      	beq.n	8002f32 <HAL_GPIO_Init+0x236>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a4c      	ldr	r2, [pc, #304]	@ (8003040 <HAL_GPIO_Init+0x344>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d00d      	beq.n	8002f2e <HAL_GPIO_Init+0x232>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a4b      	ldr	r2, [pc, #300]	@ (8003044 <HAL_GPIO_Init+0x348>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d007      	beq.n	8002f2a <HAL_GPIO_Init+0x22e>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a4a      	ldr	r2, [pc, #296]	@ (8003048 <HAL_GPIO_Init+0x34c>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d101      	bne.n	8002f26 <HAL_GPIO_Init+0x22a>
 8002f22:	2306      	movs	r3, #6
 8002f24:	e00c      	b.n	8002f40 <HAL_GPIO_Init+0x244>
 8002f26:	2307      	movs	r3, #7
 8002f28:	e00a      	b.n	8002f40 <HAL_GPIO_Init+0x244>
 8002f2a:	2305      	movs	r3, #5
 8002f2c:	e008      	b.n	8002f40 <HAL_GPIO_Init+0x244>
 8002f2e:	2304      	movs	r3, #4
 8002f30:	e006      	b.n	8002f40 <HAL_GPIO_Init+0x244>
 8002f32:	2303      	movs	r3, #3
 8002f34:	e004      	b.n	8002f40 <HAL_GPIO_Init+0x244>
 8002f36:	2302      	movs	r3, #2
 8002f38:	e002      	b.n	8002f40 <HAL_GPIO_Init+0x244>
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e000      	b.n	8002f40 <HAL_GPIO_Init+0x244>
 8002f3e:	2300      	movs	r3, #0
 8002f40:	697a      	ldr	r2, [r7, #20]
 8002f42:	f002 0203 	and.w	r2, r2, #3
 8002f46:	0092      	lsls	r2, r2, #2
 8002f48:	4093      	lsls	r3, r2
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002f50:	4937      	ldr	r1, [pc, #220]	@ (8003030 <HAL_GPIO_Init+0x334>)
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	089b      	lsrs	r3, r3, #2
 8002f56:	3302      	adds	r3, #2
 8002f58:	693a      	ldr	r2, [r7, #16]
 8002f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002f5e:	4b3b      	ldr	r3, [pc, #236]	@ (800304c <HAL_GPIO_Init+0x350>)
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	43db      	mvns	r3, r3
 8002f68:	693a      	ldr	r2, [r7, #16]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d003      	beq.n	8002f82 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002f7a:	693a      	ldr	r2, [r7, #16]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002f82:	4a32      	ldr	r2, [pc, #200]	@ (800304c <HAL_GPIO_Init+0x350>)
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002f88:	4b30      	ldr	r3, [pc, #192]	@ (800304c <HAL_GPIO_Init+0x350>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	43db      	mvns	r3, r3
 8002f92:	693a      	ldr	r2, [r7, #16]
 8002f94:	4013      	ands	r3, r2
 8002f96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d003      	beq.n	8002fac <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002fa4:	693a      	ldr	r2, [r7, #16]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002fac:	4a27      	ldr	r2, [pc, #156]	@ (800304c <HAL_GPIO_Init+0x350>)
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002fb2:	4b26      	ldr	r3, [pc, #152]	@ (800304c <HAL_GPIO_Init+0x350>)
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	43db      	mvns	r3, r3
 8002fbc:	693a      	ldr	r2, [r7, #16]
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d003      	beq.n	8002fd6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002fce:	693a      	ldr	r2, [r7, #16]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002fd6:	4a1d      	ldr	r2, [pc, #116]	@ (800304c <HAL_GPIO_Init+0x350>)
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002fdc:	4b1b      	ldr	r3, [pc, #108]	@ (800304c <HAL_GPIO_Init+0x350>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	43db      	mvns	r3, r3
 8002fe6:	693a      	ldr	r2, [r7, #16]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d003      	beq.n	8003000 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002ff8:	693a      	ldr	r2, [r7, #16]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003000:	4a12      	ldr	r2, [pc, #72]	@ (800304c <HAL_GPIO_Init+0x350>)
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	3301      	adds	r3, #1
 800300a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	fa22 f303 	lsr.w	r3, r2, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	f47f ae78 	bne.w	8002d0c <HAL_GPIO_Init+0x10>
  }
}
 800301c:	bf00      	nop
 800301e:	bf00      	nop
 8003020:	371c      	adds	r7, #28
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	40021000 	.word	0x40021000
 8003030:	40010000 	.word	0x40010000
 8003034:	48000400 	.word	0x48000400
 8003038:	48000800 	.word	0x48000800
 800303c:	48000c00 	.word	0x48000c00
 8003040:	48001000 	.word	0x48001000
 8003044:	48001400 	.word	0x48001400
 8003048:	48001800 	.word	0x48001800
 800304c:	40010400 	.word	0x40010400

08003050 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	460b      	mov	r3, r1
 800305a:	807b      	strh	r3, [r7, #2]
 800305c:	4613      	mov	r3, r2
 800305e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003060:	787b      	ldrb	r3, [r7, #1]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003066:	887a      	ldrh	r2, [r7, #2]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800306c:	e002      	b.n	8003074 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800306e:	887a      	ldrh	r2, [r7, #2]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003080:	b480      	push	{r7}
 8003082:	b085      	sub	sp, #20
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	460b      	mov	r3, r1
 800308a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	695b      	ldr	r3, [r3, #20]
 8003090:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003092:	887a      	ldrh	r2, [r7, #2]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	4013      	ands	r3, r2
 8003098:	041a      	lsls	r2, r3, #16
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	43d9      	mvns	r1, r3
 800309e:	887b      	ldrh	r3, [r7, #2]
 80030a0:	400b      	ands	r3, r1
 80030a2:	431a      	orrs	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	619a      	str	r2, [r3, #24]
}
 80030a8:	bf00      	nop
 80030aa:	3714      	adds	r7, #20
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr

080030b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	4603      	mov	r3, r0
 80030bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80030be:	4b08      	ldr	r3, [pc, #32]	@ (80030e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030c0:	695a      	ldr	r2, [r3, #20]
 80030c2:	88fb      	ldrh	r3, [r7, #6]
 80030c4:	4013      	ands	r3, r2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d006      	beq.n	80030d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80030ca:	4a05      	ldr	r2, [pc, #20]	@ (80030e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030cc:	88fb      	ldrh	r3, [r7, #6]
 80030ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80030d0:	88fb      	ldrh	r3, [r7, #6]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fd fbc2 	bl	800085c <HAL_GPIO_EXTI_Callback>
  }
}
 80030d8:	bf00      	nop
 80030da:	3708      	adds	r7, #8
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40010400 	.word	0x40010400

080030e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e08d      	b.n	8003212 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d106      	bne.n	8003110 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f7fe f834 	bl	8001178 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2224      	movs	r2, #36	@ 0x24
 8003114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f022 0201 	bic.w	r2, r2, #1
 8003126:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685a      	ldr	r2, [r3, #4]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003134:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003144:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	2b01      	cmp	r3, #1
 800314c:	d107      	bne.n	800315e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	689a      	ldr	r2, [r3, #8]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800315a:	609a      	str	r2, [r3, #8]
 800315c:	e006      	b.n	800316c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	689a      	ldr	r2, [r3, #8]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800316a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	2b02      	cmp	r3, #2
 8003172:	d108      	bne.n	8003186 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	685a      	ldr	r2, [r3, #4]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003182:	605a      	str	r2, [r3, #4]
 8003184:	e007      	b.n	8003196 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	685a      	ldr	r2, [r3, #4]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003194:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6812      	ldr	r2, [r2, #0]
 80031a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80031a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	68da      	ldr	r2, [r3, #12]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	691a      	ldr	r2, [r3, #16]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	430a      	orrs	r2, r1
 80031d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	69d9      	ldr	r1, [r3, #28]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a1a      	ldr	r2, [r3, #32]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	430a      	orrs	r2, r1
 80031e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f042 0201 	orr.w	r2, r2, #1
 80031f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2220      	movs	r2, #32
 80031fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003210:	2300      	movs	r3, #0
}
 8003212:	4618      	mov	r0, r3
 8003214:	3708      	adds	r7, #8
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
	...

0800321c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b088      	sub	sp, #32
 8003220:	af02      	add	r7, sp, #8
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	607a      	str	r2, [r7, #4]
 8003226:	461a      	mov	r2, r3
 8003228:	460b      	mov	r3, r1
 800322a:	817b      	strh	r3, [r7, #10]
 800322c:	4613      	mov	r3, r2
 800322e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003236:	b2db      	uxtb	r3, r3
 8003238:	2b20      	cmp	r3, #32
 800323a:	f040 80fd 	bne.w	8003438 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003244:	2b01      	cmp	r3, #1
 8003246:	d101      	bne.n	800324c <HAL_I2C_Master_Transmit+0x30>
 8003248:	2302      	movs	r3, #2
 800324a:	e0f6      	b.n	800343a <HAL_I2C_Master_Transmit+0x21e>
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003254:	f7ff fa2a 	bl	80026ac <HAL_GetTick>
 8003258:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	9300      	str	r3, [sp, #0]
 800325e:	2319      	movs	r3, #25
 8003260:	2201      	movs	r2, #1
 8003262:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003266:	68f8      	ldr	r0, [r7, #12]
 8003268:	f000 fdcc 	bl	8003e04 <I2C_WaitOnFlagUntilTimeout>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e0e1      	b.n	800343a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2221      	movs	r2, #33	@ 0x21
 800327a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2210      	movs	r2, #16
 8003282:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	893a      	ldrh	r2, [r7, #8]
 8003296:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	2bff      	cmp	r3, #255	@ 0xff
 80032a6:	d906      	bls.n	80032b6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	22ff      	movs	r2, #255	@ 0xff
 80032ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80032ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80032b2:	617b      	str	r3, [r7, #20]
 80032b4:	e007      	b.n	80032c6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80032c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032c4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d024      	beq.n	8003318 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d2:	781a      	ldrb	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032de:	1c5a      	adds	r2, r3, #1
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032e8:	b29b      	uxth	r3, r3
 80032ea:	3b01      	subs	r3, #1
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032f6:	3b01      	subs	r3, #1
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003302:	b2db      	uxtb	r3, r3
 8003304:	3301      	adds	r3, #1
 8003306:	b2da      	uxtb	r2, r3
 8003308:	8979      	ldrh	r1, [r7, #10]
 800330a:	4b4e      	ldr	r3, [pc, #312]	@ (8003444 <HAL_I2C_Master_Transmit+0x228>)
 800330c:	9300      	str	r3, [sp, #0]
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	68f8      	ldr	r0, [r7, #12]
 8003312:	f000 ffc7 	bl	80042a4 <I2C_TransferConfig>
 8003316:	e066      	b.n	80033e6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800331c:	b2da      	uxtb	r2, r3
 800331e:	8979      	ldrh	r1, [r7, #10]
 8003320:	4b48      	ldr	r3, [pc, #288]	@ (8003444 <HAL_I2C_Master_Transmit+0x228>)
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f000 ffbc 	bl	80042a4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800332c:	e05b      	b.n	80033e6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800332e:	693a      	ldr	r2, [r7, #16]
 8003330:	6a39      	ldr	r1, [r7, #32]
 8003332:	68f8      	ldr	r0, [r7, #12]
 8003334:	f000 fdbf 	bl	8003eb6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e07b      	b.n	800343a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003346:	781a      	ldrb	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003352:	1c5a      	adds	r2, r3, #1
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800335c:	b29b      	uxth	r3, r3
 800335e:	3b01      	subs	r3, #1
 8003360:	b29a      	uxth	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336a:	3b01      	subs	r3, #1
 800336c:	b29a      	uxth	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003376:	b29b      	uxth	r3, r3
 8003378:	2b00      	cmp	r3, #0
 800337a:	d034      	beq.n	80033e6 <HAL_I2C_Master_Transmit+0x1ca>
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003380:	2b00      	cmp	r3, #0
 8003382:	d130      	bne.n	80033e6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	9300      	str	r3, [sp, #0]
 8003388:	6a3b      	ldr	r3, [r7, #32]
 800338a:	2200      	movs	r2, #0
 800338c:	2180      	movs	r1, #128	@ 0x80
 800338e:	68f8      	ldr	r0, [r7, #12]
 8003390:	f000 fd38 	bl	8003e04 <I2C_WaitOnFlagUntilTimeout>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e04d      	b.n	800343a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	2bff      	cmp	r3, #255	@ 0xff
 80033a6:	d90e      	bls.n	80033c6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	22ff      	movs	r2, #255	@ 0xff
 80033ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b2:	b2da      	uxtb	r2, r3
 80033b4:	8979      	ldrh	r1, [r7, #10]
 80033b6:	2300      	movs	r3, #0
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 ff70 	bl	80042a4 <I2C_TransferConfig>
 80033c4:	e00f      	b.n	80033e6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d4:	b2da      	uxtb	r2, r3
 80033d6:	8979      	ldrh	r1, [r7, #10]
 80033d8:	2300      	movs	r3, #0
 80033da:	9300      	str	r3, [sp, #0]
 80033dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f000 ff5f 	bl	80042a4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d19e      	bne.n	800332e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	6a39      	ldr	r1, [r7, #32]
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f000 fda5 	bl	8003f44 <I2C_WaitOnSTOPFlagUntilTimeout>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e01a      	b.n	800343a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2220      	movs	r2, #32
 800340a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	6859      	ldr	r1, [r3, #4]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	4b0c      	ldr	r3, [pc, #48]	@ (8003448 <HAL_I2C_Master_Transmit+0x22c>)
 8003418:	400b      	ands	r3, r1
 800341a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2220      	movs	r2, #32
 8003420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003434:	2300      	movs	r3, #0
 8003436:	e000      	b.n	800343a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003438:	2302      	movs	r3, #2
  }
}
 800343a:	4618      	mov	r0, r3
 800343c:	3718      	adds	r7, #24
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	80002000 	.word	0x80002000
 8003448:	fe00e800 	.word	0xfe00e800

0800344c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b088      	sub	sp, #32
 8003450:	af02      	add	r7, sp, #8
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	607a      	str	r2, [r7, #4]
 8003456:	461a      	mov	r2, r3
 8003458:	460b      	mov	r3, r1
 800345a:	817b      	strh	r3, [r7, #10]
 800345c:	4613      	mov	r3, r2
 800345e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b20      	cmp	r3, #32
 800346a:	f040 80db 	bne.w	8003624 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003474:	2b01      	cmp	r3, #1
 8003476:	d101      	bne.n	800347c <HAL_I2C_Master_Receive+0x30>
 8003478:	2302      	movs	r3, #2
 800347a:	e0d4      	b.n	8003626 <HAL_I2C_Master_Receive+0x1da>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003484:	f7ff f912 	bl	80026ac <HAL_GetTick>
 8003488:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	2319      	movs	r3, #25
 8003490:	2201      	movs	r2, #1
 8003492:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003496:	68f8      	ldr	r0, [r7, #12]
 8003498:	f000 fcb4 	bl	8003e04 <I2C_WaitOnFlagUntilTimeout>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e0bf      	b.n	8003626 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2222      	movs	r2, #34	@ 0x22
 80034aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2210      	movs	r2, #16
 80034b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2200      	movs	r2, #0
 80034ba:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	893a      	ldrh	r2, [r7, #8]
 80034c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	2bff      	cmp	r3, #255	@ 0xff
 80034d6:	d90e      	bls.n	80034f6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2201      	movs	r2, #1
 80034dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	8979      	ldrh	r1, [r7, #10]
 80034e6:	4b52      	ldr	r3, [pc, #328]	@ (8003630 <HAL_I2C_Master_Receive+0x1e4>)
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f000 fed8 	bl	80042a4 <I2C_TransferConfig>
 80034f4:	e06d      	b.n	80035d2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003504:	b2da      	uxtb	r2, r3
 8003506:	8979      	ldrh	r1, [r7, #10]
 8003508:	4b49      	ldr	r3, [pc, #292]	@ (8003630 <HAL_I2C_Master_Receive+0x1e4>)
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003510:	68f8      	ldr	r0, [r7, #12]
 8003512:	f000 fec7 	bl	80042a4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003516:	e05c      	b.n	80035d2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003518:	697a      	ldr	r2, [r7, #20]
 800351a:	6a39      	ldr	r1, [r7, #32]
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f000 fd55 	bl	8003fcc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d001      	beq.n	800352c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e07c      	b.n	8003626 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003536:	b2d2      	uxtb	r2, r2
 8003538:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353e:	1c5a      	adds	r2, r3, #1
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003548:	3b01      	subs	r3, #1
 800354a:	b29a      	uxth	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003554:	b29b      	uxth	r3, r3
 8003556:	3b01      	subs	r3, #1
 8003558:	b29a      	uxth	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003562:	b29b      	uxth	r3, r3
 8003564:	2b00      	cmp	r3, #0
 8003566:	d034      	beq.n	80035d2 <HAL_I2C_Master_Receive+0x186>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800356c:	2b00      	cmp	r3, #0
 800356e:	d130      	bne.n	80035d2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	6a3b      	ldr	r3, [r7, #32]
 8003576:	2200      	movs	r2, #0
 8003578:	2180      	movs	r1, #128	@ 0x80
 800357a:	68f8      	ldr	r0, [r7, #12]
 800357c:	f000 fc42 	bl	8003e04 <I2C_WaitOnFlagUntilTimeout>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e04d      	b.n	8003626 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800358e:	b29b      	uxth	r3, r3
 8003590:	2bff      	cmp	r3, #255	@ 0xff
 8003592:	d90e      	bls.n	80035b2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	22ff      	movs	r2, #255	@ 0xff
 8003598:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800359e:	b2da      	uxtb	r2, r3
 80035a0:	8979      	ldrh	r1, [r7, #10]
 80035a2:	2300      	movs	r3, #0
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f000 fe7a 	bl	80042a4 <I2C_TransferConfig>
 80035b0:	e00f      	b.n	80035d2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b6:	b29a      	uxth	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035c0:	b2da      	uxtb	r2, r3
 80035c2:	8979      	ldrh	r1, [r7, #10]
 80035c4:	2300      	movs	r3, #0
 80035c6:	9300      	str	r3, [sp, #0]
 80035c8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f000 fe69 	bl	80042a4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d19d      	bne.n	8003518 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035dc:	697a      	ldr	r2, [r7, #20]
 80035de:	6a39      	ldr	r1, [r7, #32]
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f000 fcaf 	bl	8003f44 <I2C_WaitOnSTOPFlagUntilTimeout>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e01a      	b.n	8003626 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2220      	movs	r2, #32
 80035f6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	6859      	ldr	r1, [r3, #4]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	4b0c      	ldr	r3, [pc, #48]	@ (8003634 <HAL_I2C_Master_Receive+0x1e8>)
 8003604:	400b      	ands	r3, r1
 8003606:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2220      	movs	r2, #32
 800360c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003620:	2300      	movs	r3, #0
 8003622:	e000      	b.n	8003626 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003624:	2302      	movs	r3, #2
  }
}
 8003626:	4618      	mov	r0, r3
 8003628:	3718      	adds	r7, #24
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	80002400 	.word	0x80002400
 8003634:	fe00e800 	.word	0xfe00e800

08003638 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b088      	sub	sp, #32
 800363c:	af02      	add	r7, sp, #8
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	4608      	mov	r0, r1
 8003642:	4611      	mov	r1, r2
 8003644:	461a      	mov	r2, r3
 8003646:	4603      	mov	r3, r0
 8003648:	817b      	strh	r3, [r7, #10]
 800364a:	460b      	mov	r3, r1
 800364c:	813b      	strh	r3, [r7, #8]
 800364e:	4613      	mov	r3, r2
 8003650:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b20      	cmp	r3, #32
 800365c:	f040 80f9 	bne.w	8003852 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003660:	6a3b      	ldr	r3, [r7, #32]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d002      	beq.n	800366c <HAL_I2C_Mem_Write+0x34>
 8003666:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003668:	2b00      	cmp	r3, #0
 800366a:	d105      	bne.n	8003678 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003672:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e0ed      	b.n	8003854 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800367e:	2b01      	cmp	r3, #1
 8003680:	d101      	bne.n	8003686 <HAL_I2C_Mem_Write+0x4e>
 8003682:	2302      	movs	r3, #2
 8003684:	e0e6      	b.n	8003854 <HAL_I2C_Mem_Write+0x21c>
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800368e:	f7ff f80d 	bl	80026ac <HAL_GetTick>
 8003692:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	2319      	movs	r3, #25
 800369a:	2201      	movs	r2, #1
 800369c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80036a0:	68f8      	ldr	r0, [r7, #12]
 80036a2:	f000 fbaf 	bl	8003e04 <I2C_WaitOnFlagUntilTimeout>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d001      	beq.n	80036b0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e0d1      	b.n	8003854 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2221      	movs	r2, #33	@ 0x21
 80036b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2240      	movs	r2, #64	@ 0x40
 80036bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2200      	movs	r2, #0
 80036c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	6a3a      	ldr	r2, [r7, #32]
 80036ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80036d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036d8:	88f8      	ldrh	r0, [r7, #6]
 80036da:	893a      	ldrh	r2, [r7, #8]
 80036dc:	8979      	ldrh	r1, [r7, #10]
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	9301      	str	r3, [sp, #4]
 80036e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036e4:	9300      	str	r3, [sp, #0]
 80036e6:	4603      	mov	r3, r0
 80036e8:	68f8      	ldr	r0, [r7, #12]
 80036ea:	f000 fabf 	bl	8003c6c <I2C_RequestMemoryWrite>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d005      	beq.n	8003700 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e0a9      	b.n	8003854 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003704:	b29b      	uxth	r3, r3
 8003706:	2bff      	cmp	r3, #255	@ 0xff
 8003708:	d90e      	bls.n	8003728 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	22ff      	movs	r2, #255	@ 0xff
 800370e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003714:	b2da      	uxtb	r2, r3
 8003716:	8979      	ldrh	r1, [r7, #10]
 8003718:	2300      	movs	r3, #0
 800371a:	9300      	str	r3, [sp, #0]
 800371c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 fdbf 	bl	80042a4 <I2C_TransferConfig>
 8003726:	e00f      	b.n	8003748 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800372c:	b29a      	uxth	r2, r3
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003736:	b2da      	uxtb	r2, r3
 8003738:	8979      	ldrh	r1, [r7, #10]
 800373a:	2300      	movs	r3, #0
 800373c:	9300      	str	r3, [sp, #0]
 800373e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003742:	68f8      	ldr	r0, [r7, #12]
 8003744:	f000 fdae 	bl	80042a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003748:	697a      	ldr	r2, [r7, #20]
 800374a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800374c:	68f8      	ldr	r0, [r7, #12]
 800374e:	f000 fbb2 	bl	8003eb6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003752:	4603      	mov	r3, r0
 8003754:	2b00      	cmp	r3, #0
 8003756:	d001      	beq.n	800375c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e07b      	b.n	8003854 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003760:	781a      	ldrb	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376c:	1c5a      	adds	r2, r3, #1
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003776:	b29b      	uxth	r3, r3
 8003778:	3b01      	subs	r3, #1
 800377a:	b29a      	uxth	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003784:	3b01      	subs	r3, #1
 8003786:	b29a      	uxth	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003790:	b29b      	uxth	r3, r3
 8003792:	2b00      	cmp	r3, #0
 8003794:	d034      	beq.n	8003800 <HAL_I2C_Mem_Write+0x1c8>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800379a:	2b00      	cmp	r3, #0
 800379c:	d130      	bne.n	8003800 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	9300      	str	r3, [sp, #0]
 80037a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037a4:	2200      	movs	r2, #0
 80037a6:	2180      	movs	r1, #128	@ 0x80
 80037a8:	68f8      	ldr	r0, [r7, #12]
 80037aa:	f000 fb2b 	bl	8003e04 <I2C_WaitOnFlagUntilTimeout>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d001      	beq.n	80037b8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e04d      	b.n	8003854 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037bc:	b29b      	uxth	r3, r3
 80037be:	2bff      	cmp	r3, #255	@ 0xff
 80037c0:	d90e      	bls.n	80037e0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	22ff      	movs	r2, #255	@ 0xff
 80037c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037cc:	b2da      	uxtb	r2, r3
 80037ce:	8979      	ldrh	r1, [r7, #10]
 80037d0:	2300      	movs	r3, #0
 80037d2:	9300      	str	r3, [sp, #0]
 80037d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80037d8:	68f8      	ldr	r0, [r7, #12]
 80037da:	f000 fd63 	bl	80042a4 <I2C_TransferConfig>
 80037de:	e00f      	b.n	8003800 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037e4:	b29a      	uxth	r2, r3
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ee:	b2da      	uxtb	r2, r3
 80037f0:	8979      	ldrh	r1, [r7, #10]
 80037f2:	2300      	movs	r3, #0
 80037f4:	9300      	str	r3, [sp, #0]
 80037f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f000 fd52 	bl	80042a4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003804:	b29b      	uxth	r3, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d19e      	bne.n	8003748 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800380a:	697a      	ldr	r2, [r7, #20]
 800380c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800380e:	68f8      	ldr	r0, [r7, #12]
 8003810:	f000 fb98 	bl	8003f44 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e01a      	b.n	8003854 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2220      	movs	r2, #32
 8003824:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	6859      	ldr	r1, [r3, #4]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	4b0a      	ldr	r3, [pc, #40]	@ (800385c <HAL_I2C_Mem_Write+0x224>)
 8003832:	400b      	ands	r3, r1
 8003834:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2220      	movs	r2, #32
 800383a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800384e:	2300      	movs	r3, #0
 8003850:	e000      	b.n	8003854 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003852:	2302      	movs	r3, #2
  }
}
 8003854:	4618      	mov	r0, r3
 8003856:	3718      	adds	r7, #24
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	fe00e800 	.word	0xfe00e800

08003860 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b088      	sub	sp, #32
 8003864:	af02      	add	r7, sp, #8
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	4608      	mov	r0, r1
 800386a:	4611      	mov	r1, r2
 800386c:	461a      	mov	r2, r3
 800386e:	4603      	mov	r3, r0
 8003870:	817b      	strh	r3, [r7, #10]
 8003872:	460b      	mov	r3, r1
 8003874:	813b      	strh	r3, [r7, #8]
 8003876:	4613      	mov	r3, r2
 8003878:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003880:	b2db      	uxtb	r3, r3
 8003882:	2b20      	cmp	r3, #32
 8003884:	f040 80fd 	bne.w	8003a82 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003888:	6a3b      	ldr	r3, [r7, #32]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d002      	beq.n	8003894 <HAL_I2C_Mem_Read+0x34>
 800388e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003890:	2b00      	cmp	r3, #0
 8003892:	d105      	bne.n	80038a0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800389a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e0f1      	b.n	8003a84 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d101      	bne.n	80038ae <HAL_I2C_Mem_Read+0x4e>
 80038aa:	2302      	movs	r3, #2
 80038ac:	e0ea      	b.n	8003a84 <HAL_I2C_Mem_Read+0x224>
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80038b6:	f7fe fef9 	bl	80026ac <HAL_GetTick>
 80038ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	9300      	str	r3, [sp, #0]
 80038c0:	2319      	movs	r3, #25
 80038c2:	2201      	movs	r2, #1
 80038c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80038c8:	68f8      	ldr	r0, [r7, #12]
 80038ca:	f000 fa9b 	bl	8003e04 <I2C_WaitOnFlagUntilTimeout>
 80038ce:	4603      	mov	r3, r0
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d001      	beq.n	80038d8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e0d5      	b.n	8003a84 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2222      	movs	r2, #34	@ 0x22
 80038dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2240      	movs	r2, #64	@ 0x40
 80038e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6a3a      	ldr	r2, [r7, #32]
 80038f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80038f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2200      	movs	r2, #0
 80038fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003900:	88f8      	ldrh	r0, [r7, #6]
 8003902:	893a      	ldrh	r2, [r7, #8]
 8003904:	8979      	ldrh	r1, [r7, #10]
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	9301      	str	r3, [sp, #4]
 800390a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800390c:	9300      	str	r3, [sp, #0]
 800390e:	4603      	mov	r3, r0
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f000 f9ff 	bl	8003d14 <I2C_RequestMemoryRead>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d005      	beq.n	8003928 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e0ad      	b.n	8003a84 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800392c:	b29b      	uxth	r3, r3
 800392e:	2bff      	cmp	r3, #255	@ 0xff
 8003930:	d90e      	bls.n	8003950 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2201      	movs	r2, #1
 8003936:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800393c:	b2da      	uxtb	r2, r3
 800393e:	8979      	ldrh	r1, [r7, #10]
 8003940:	4b52      	ldr	r3, [pc, #328]	@ (8003a8c <HAL_I2C_Mem_Read+0x22c>)
 8003942:	9300      	str	r3, [sp, #0]
 8003944:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003948:	68f8      	ldr	r0, [r7, #12]
 800394a:	f000 fcab 	bl	80042a4 <I2C_TransferConfig>
 800394e:	e00f      	b.n	8003970 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003954:	b29a      	uxth	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800395e:	b2da      	uxtb	r2, r3
 8003960:	8979      	ldrh	r1, [r7, #10]
 8003962:	4b4a      	ldr	r3, [pc, #296]	@ (8003a8c <HAL_I2C_Mem_Read+0x22c>)
 8003964:	9300      	str	r3, [sp, #0]
 8003966:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800396a:	68f8      	ldr	r0, [r7, #12]
 800396c:	f000 fc9a 	bl	80042a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	9300      	str	r3, [sp, #0]
 8003974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003976:	2200      	movs	r2, #0
 8003978:	2104      	movs	r1, #4
 800397a:	68f8      	ldr	r0, [r7, #12]
 800397c:	f000 fa42 	bl	8003e04 <I2C_WaitOnFlagUntilTimeout>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d001      	beq.n	800398a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e07c      	b.n	8003a84 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003994:	b2d2      	uxtb	r2, r2
 8003996:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399c:	1c5a      	adds	r2, r3, #1
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039a6:	3b01      	subs	r3, #1
 80039a8:	b29a      	uxth	r2, r3
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	3b01      	subs	r3, #1
 80039b6:	b29a      	uxth	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d034      	beq.n	8003a30 <HAL_I2C_Mem_Read+0x1d0>
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d130      	bne.n	8003a30 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	9300      	str	r3, [sp, #0]
 80039d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039d4:	2200      	movs	r2, #0
 80039d6:	2180      	movs	r1, #128	@ 0x80
 80039d8:	68f8      	ldr	r0, [r7, #12]
 80039da:	f000 fa13 	bl	8003e04 <I2C_WaitOnFlagUntilTimeout>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e04d      	b.n	8003a84 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	2bff      	cmp	r3, #255	@ 0xff
 80039f0:	d90e      	bls.n	8003a10 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2201      	movs	r2, #1
 80039f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039fc:	b2da      	uxtb	r2, r3
 80039fe:	8979      	ldrh	r1, [r7, #10]
 8003a00:	2300      	movs	r3, #0
 8003a02:	9300      	str	r3, [sp, #0]
 8003a04:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f000 fc4b 	bl	80042a4 <I2C_TransferConfig>
 8003a0e:	e00f      	b.n	8003a30 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a14:	b29a      	uxth	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a1e:	b2da      	uxtb	r2, r3
 8003a20:	8979      	ldrh	r1, [r7, #10]
 8003a22:	2300      	movs	r3, #0
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f000 fc3a 	bl	80042a4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d19a      	bne.n	8003970 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a3a:	697a      	ldr	r2, [r7, #20]
 8003a3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f000 fa80 	bl	8003f44 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d001      	beq.n	8003a4e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e01a      	b.n	8003a84 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2220      	movs	r2, #32
 8003a54:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6859      	ldr	r1, [r3, #4]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	4b0b      	ldr	r3, [pc, #44]	@ (8003a90 <HAL_I2C_Mem_Read+0x230>)
 8003a62:	400b      	ands	r3, r1
 8003a64:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2220      	movs	r2, #32
 8003a6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	e000      	b.n	8003a84 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003a82:	2302      	movs	r3, #2
  }
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3718      	adds	r7, #24
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	80002400 	.word	0x80002400
 8003a90:	fe00e800 	.word	0xfe00e800

08003a94 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b08a      	sub	sp, #40	@ 0x28
 8003a98:	af02      	add	r7, sp, #8
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	607a      	str	r2, [r7, #4]
 8003a9e:	603b      	str	r3, [r7, #0]
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	2b20      	cmp	r3, #32
 8003ab2:	f040 80d6 	bne.w	8003c62 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ac0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ac4:	d101      	bne.n	8003aca <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	e0cc      	b.n	8003c64 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d101      	bne.n	8003ad8 <HAL_I2C_IsDeviceReady+0x44>
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	e0c5      	b.n	8003c64 <HAL_I2C_IsDeviceReady+0x1d0>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2224      	movs	r2, #36	@ 0x24
 8003ae4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2200      	movs	r2, #0
 8003aec:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d107      	bne.n	8003b06 <HAL_I2C_IsDeviceReady+0x72>
 8003af6:	897b      	ldrh	r3, [r7, #10]
 8003af8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003afc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b00:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003b04:	e006      	b.n	8003b14 <HAL_I2C_IsDeviceReady+0x80>
 8003b06:	897b      	ldrh	r3, [r7, #10]
 8003b08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b0c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b10:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8003b14:	68fa      	ldr	r2, [r7, #12]
 8003b16:	6812      	ldr	r2, [r2, #0]
 8003b18:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003b1a:	f7fe fdc7 	bl	80026ac <HAL_GetTick>
 8003b1e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	f003 0320 	and.w	r3, r3, #32
 8003b2a:	2b20      	cmp	r3, #32
 8003b2c:	bf0c      	ite	eq
 8003b2e:	2301      	moveq	r3, #1
 8003b30:	2300      	movne	r3, #0
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	699b      	ldr	r3, [r3, #24]
 8003b3c:	f003 0310 	and.w	r3, r3, #16
 8003b40:	2b10      	cmp	r3, #16
 8003b42:	bf0c      	ite	eq
 8003b44:	2301      	moveq	r3, #1
 8003b46:	2300      	movne	r3, #0
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003b4c:	e034      	b.n	8003bb8 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b54:	d01a      	beq.n	8003b8c <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003b56:	f7fe fda9 	bl	80026ac <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	69bb      	ldr	r3, [r7, #24]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	683a      	ldr	r2, [r7, #0]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d302      	bcc.n	8003b6c <HAL_I2C_IsDeviceReady+0xd8>
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d10f      	bne.n	8003b8c <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2220      	movs	r2, #32
 8003b70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b78:	f043 0220 	orr.w	r2, r3, #32
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e06b      	b.n	8003c64 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	f003 0320 	and.w	r3, r3, #32
 8003b96:	2b20      	cmp	r3, #32
 8003b98:	bf0c      	ite	eq
 8003b9a:	2301      	moveq	r3, #1
 8003b9c:	2300      	movne	r3, #0
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	f003 0310 	and.w	r3, r3, #16
 8003bac:	2b10      	cmp	r3, #16
 8003bae:	bf0c      	ite	eq
 8003bb0:	2301      	moveq	r3, #1
 8003bb2:	2300      	movne	r3, #0
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003bb8:	7ffb      	ldrb	r3, [r7, #31]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d102      	bne.n	8003bc4 <HAL_I2C_IsDeviceReady+0x130>
 8003bbe:	7fbb      	ldrb	r3, [r7, #30]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d0c4      	beq.n	8003b4e <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	f003 0310 	and.w	r3, r3, #16
 8003bce:	2b10      	cmp	r3, #16
 8003bd0:	d01a      	beq.n	8003c08 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	9300      	str	r3, [sp, #0]
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	2120      	movs	r1, #32
 8003bdc:	68f8      	ldr	r0, [r7, #12]
 8003bde:	f000 f911 	bl	8003e04 <I2C_WaitOnFlagUntilTimeout>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d001      	beq.n	8003bec <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e03b      	b.n	8003c64 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2220      	movs	r2, #32
 8003bf2:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2220      	movs	r2, #32
 8003bf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8003c04:	2300      	movs	r3, #0
 8003c06:	e02d      	b.n	8003c64 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	9300      	str	r3, [sp, #0]
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	2120      	movs	r1, #32
 8003c12:	68f8      	ldr	r0, [r7, #12]
 8003c14:	f000 f8f6 	bl	8003e04 <I2C_WaitOnFlagUntilTimeout>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e020      	b.n	8003c64 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2210      	movs	r2, #16
 8003c28:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2220      	movs	r2, #32
 8003c30:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	3301      	adds	r3, #1
 8003c36:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	f63f af56 	bhi.w	8003aee <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2220      	movs	r2, #32
 8003c46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c4e:	f043 0220 	orr.w	r2, r3, #32
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e000      	b.n	8003c64 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8003c62:	2302      	movs	r3, #2
  }
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3720      	adds	r7, #32
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b086      	sub	sp, #24
 8003c70:	af02      	add	r7, sp, #8
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	4608      	mov	r0, r1
 8003c76:	4611      	mov	r1, r2
 8003c78:	461a      	mov	r2, r3
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	817b      	strh	r3, [r7, #10]
 8003c7e:	460b      	mov	r3, r1
 8003c80:	813b      	strh	r3, [r7, #8]
 8003c82:	4613      	mov	r3, r2
 8003c84:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003c86:	88fb      	ldrh	r3, [r7, #6]
 8003c88:	b2da      	uxtb	r2, r3
 8003c8a:	8979      	ldrh	r1, [r7, #10]
 8003c8c:	4b20      	ldr	r3, [pc, #128]	@ (8003d10 <I2C_RequestMemoryWrite+0xa4>)
 8003c8e:	9300      	str	r3, [sp, #0]
 8003c90:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f000 fb05 	bl	80042a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c9a:	69fa      	ldr	r2, [r7, #28]
 8003c9c:	69b9      	ldr	r1, [r7, #24]
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	f000 f909 	bl	8003eb6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d001      	beq.n	8003cae <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e02c      	b.n	8003d08 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003cae:	88fb      	ldrh	r3, [r7, #6]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d105      	bne.n	8003cc0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003cb4:	893b      	ldrh	r3, [r7, #8]
 8003cb6:	b2da      	uxtb	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	629a      	str	r2, [r3, #40]	@ 0x28
 8003cbe:	e015      	b.n	8003cec <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003cc0:	893b      	ldrh	r3, [r7, #8]
 8003cc2:	0a1b      	lsrs	r3, r3, #8
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	b2da      	uxtb	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cce:	69fa      	ldr	r2, [r7, #28]
 8003cd0:	69b9      	ldr	r1, [r7, #24]
 8003cd2:	68f8      	ldr	r0, [r7, #12]
 8003cd4:	f000 f8ef 	bl	8003eb6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d001      	beq.n	8003ce2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e012      	b.n	8003d08 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ce2:	893b      	ldrh	r3, [r7, #8]
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	9300      	str	r3, [sp, #0]
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	2180      	movs	r1, #128	@ 0x80
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f000 f884 	bl	8003e04 <I2C_WaitOnFlagUntilTimeout>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d001      	beq.n	8003d06 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e000      	b.n	8003d08 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	80002000 	.word	0x80002000

08003d14 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b086      	sub	sp, #24
 8003d18:	af02      	add	r7, sp, #8
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	4608      	mov	r0, r1
 8003d1e:	4611      	mov	r1, r2
 8003d20:	461a      	mov	r2, r3
 8003d22:	4603      	mov	r3, r0
 8003d24:	817b      	strh	r3, [r7, #10]
 8003d26:	460b      	mov	r3, r1
 8003d28:	813b      	strh	r3, [r7, #8]
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003d2e:	88fb      	ldrh	r3, [r7, #6]
 8003d30:	b2da      	uxtb	r2, r3
 8003d32:	8979      	ldrh	r1, [r7, #10]
 8003d34:	4b20      	ldr	r3, [pc, #128]	@ (8003db8 <I2C_RequestMemoryRead+0xa4>)
 8003d36:	9300      	str	r3, [sp, #0]
 8003d38:	2300      	movs	r3, #0
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 fab2 	bl	80042a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d40:	69fa      	ldr	r2, [r7, #28]
 8003d42:	69b9      	ldr	r1, [r7, #24]
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 f8b6 	bl	8003eb6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d001      	beq.n	8003d54 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e02c      	b.n	8003dae <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d54:	88fb      	ldrh	r3, [r7, #6]
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d105      	bne.n	8003d66 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003d5a:	893b      	ldrh	r3, [r7, #8]
 8003d5c:	b2da      	uxtb	r2, r3
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d64:	e015      	b.n	8003d92 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003d66:	893b      	ldrh	r3, [r7, #8]
 8003d68:	0a1b      	lsrs	r3, r3, #8
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	b2da      	uxtb	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d74:	69fa      	ldr	r2, [r7, #28]
 8003d76:	69b9      	ldr	r1, [r7, #24]
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f000 f89c 	bl	8003eb6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d001      	beq.n	8003d88 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e012      	b.n	8003dae <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003d88:	893b      	ldrh	r3, [r7, #8]
 8003d8a:	b2da      	uxtb	r2, r3
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	9300      	str	r3, [sp, #0]
 8003d96:	69bb      	ldr	r3, [r7, #24]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	2140      	movs	r1, #64	@ 0x40
 8003d9c:	68f8      	ldr	r0, [r7, #12]
 8003d9e:	f000 f831 	bl	8003e04 <I2C_WaitOnFlagUntilTimeout>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d001      	beq.n	8003dac <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e000      	b.n	8003dae <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003dac:	2300      	movs	r3, #0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3710      	adds	r7, #16
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	80002000 	.word	0x80002000

08003dbc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d103      	bne.n	8003dda <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	f003 0301 	and.w	r3, r3, #1
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d007      	beq.n	8003df8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	699a      	ldr	r2, [r3, #24]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f042 0201 	orr.w	r2, r2, #1
 8003df6:	619a      	str	r2, [r3, #24]
  }
}
 8003df8:	bf00      	nop
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	60f8      	str	r0, [r7, #12]
 8003e0c:	60b9      	str	r1, [r7, #8]
 8003e0e:	603b      	str	r3, [r7, #0]
 8003e10:	4613      	mov	r3, r2
 8003e12:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e14:	e03b      	b.n	8003e8e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e16:	69ba      	ldr	r2, [r7, #24]
 8003e18:	6839      	ldr	r1, [r7, #0]
 8003e1a:	68f8      	ldr	r0, [r7, #12]
 8003e1c:	f000 f962 	bl	80040e4 <I2C_IsErrorOccurred>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d001      	beq.n	8003e2a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e041      	b.n	8003eae <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e30:	d02d      	beq.n	8003e8e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e32:	f7fe fc3b 	bl	80026ac <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	683a      	ldr	r2, [r7, #0]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d302      	bcc.n	8003e48 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d122      	bne.n	8003e8e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	699a      	ldr	r2, [r3, #24]
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	4013      	ands	r3, r2
 8003e52:	68ba      	ldr	r2, [r7, #8]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	bf0c      	ite	eq
 8003e58:	2301      	moveq	r3, #1
 8003e5a:	2300      	movne	r3, #0
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	461a      	mov	r2, r3
 8003e60:	79fb      	ldrb	r3, [r7, #7]
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d113      	bne.n	8003e8e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e6a:	f043 0220 	orr.w	r2, r3, #32
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2220      	movs	r2, #32
 8003e76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e00f      	b.n	8003eae <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	699a      	ldr	r2, [r3, #24]
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	4013      	ands	r3, r2
 8003e98:	68ba      	ldr	r2, [r7, #8]
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	bf0c      	ite	eq
 8003e9e:	2301      	moveq	r3, #1
 8003ea0:	2300      	movne	r3, #0
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	79fb      	ldrb	r3, [r7, #7]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d0b4      	beq.n	8003e16 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003eb6:	b580      	push	{r7, lr}
 8003eb8:	b084      	sub	sp, #16
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	60f8      	str	r0, [r7, #12]
 8003ebe:	60b9      	str	r1, [r7, #8]
 8003ec0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ec2:	e033      	b.n	8003f2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ec4:	687a      	ldr	r2, [r7, #4]
 8003ec6:	68b9      	ldr	r1, [r7, #8]
 8003ec8:	68f8      	ldr	r0, [r7, #12]
 8003eca:	f000 f90b 	bl	80040e4 <I2C_IsErrorOccurred>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d001      	beq.n	8003ed8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e031      	b.n	8003f3c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ede:	d025      	beq.n	8003f2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ee0:	f7fe fbe4 	bl	80026ac <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	68ba      	ldr	r2, [r7, #8]
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d302      	bcc.n	8003ef6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d11a      	bne.n	8003f2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	699b      	ldr	r3, [r3, #24]
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d013      	beq.n	8003f2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f08:	f043 0220 	orr.w	r2, r3, #32
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2220      	movs	r2, #32
 8003f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e007      	b.n	8003f3c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	699b      	ldr	r3, [r3, #24]
 8003f32:	f003 0302 	and.w	r3, r3, #2
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d1c4      	bne.n	8003ec4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f50:	e02f      	b.n	8003fb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	68b9      	ldr	r1, [r7, #8]
 8003f56:	68f8      	ldr	r0, [r7, #12]
 8003f58:	f000 f8c4 	bl	80040e4 <I2C_IsErrorOccurred>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e02d      	b.n	8003fc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f66:	f7fe fba1 	bl	80026ac <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	68ba      	ldr	r2, [r7, #8]
 8003f72:	429a      	cmp	r2, r3
 8003f74:	d302      	bcc.n	8003f7c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d11a      	bne.n	8003fb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	f003 0320 	and.w	r3, r3, #32
 8003f86:	2b20      	cmp	r3, #32
 8003f88:	d013      	beq.n	8003fb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8e:	f043 0220 	orr.w	r2, r3, #32
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2220      	movs	r2, #32
 8003f9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e007      	b.n	8003fc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	f003 0320 	and.w	r3, r3, #32
 8003fbc:	2b20      	cmp	r3, #32
 8003fbe:	d1c8      	bne.n	8003f52 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3710      	adds	r7, #16
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
	...

08003fcc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b086      	sub	sp, #24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	60b9      	str	r1, [r7, #8]
 8003fd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003fdc:	e071      	b.n	80040c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	68b9      	ldr	r1, [r7, #8]
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f000 f87e 	bl	80040e4 <I2C_IsErrorOccurred>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d001      	beq.n	8003ff2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	f003 0320 	and.w	r3, r3, #32
 8003ffc:	2b20      	cmp	r3, #32
 8003ffe:	d13b      	bne.n	8004078 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8004000:	7dfb      	ldrb	r3, [r7, #23]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d138      	bne.n	8004078 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	f003 0304 	and.w	r3, r3, #4
 8004010:	2b04      	cmp	r3, #4
 8004012:	d105      	bne.n	8004020 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004018:	2b00      	cmp	r3, #0
 800401a:	d001      	beq.n	8004020 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800401c:	2300      	movs	r3, #0
 800401e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	f003 0310 	and.w	r3, r3, #16
 800402a:	2b10      	cmp	r3, #16
 800402c:	d121      	bne.n	8004072 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2210      	movs	r2, #16
 8004034:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2204      	movs	r2, #4
 800403a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2220      	movs	r2, #32
 8004042:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	6859      	ldr	r1, [r3, #4]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	4b24      	ldr	r3, [pc, #144]	@ (80040e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8004050:	400b      	ands	r3, r1
 8004052:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2220      	movs	r2, #32
 8004058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	75fb      	strb	r3, [r7, #23]
 8004070:	e002      	b.n	8004078 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004078:	f7fe fb18 	bl	80026ac <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	68ba      	ldr	r2, [r7, #8]
 8004084:	429a      	cmp	r2, r3
 8004086:	d302      	bcc.n	800408e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d119      	bne.n	80040c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800408e:	7dfb      	ldrb	r3, [r7, #23]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d116      	bne.n	80040c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	f003 0304 	and.w	r3, r3, #4
 800409e:	2b04      	cmp	r3, #4
 80040a0:	d00f      	beq.n	80040c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040a6:	f043 0220 	orr.w	r2, r3, #32
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2220      	movs	r2, #32
 80040b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	f003 0304 	and.w	r3, r3, #4
 80040cc:	2b04      	cmp	r3, #4
 80040ce:	d002      	beq.n	80040d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80040d0:	7dfb      	ldrb	r3, [r7, #23]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d083      	beq.n	8003fde <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80040d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3718      	adds	r7, #24
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	fe00e800 	.word	0xfe00e800

080040e4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b08a      	sub	sp, #40	@ 0x28
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040f0:	2300      	movs	r3, #0
 80040f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80040fe:	2300      	movs	r3, #0
 8004100:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	f003 0310 	and.w	r3, r3, #16
 800410c:	2b00      	cmp	r3, #0
 800410e:	d068      	beq.n	80041e2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2210      	movs	r2, #16
 8004116:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004118:	e049      	b.n	80041ae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004120:	d045      	beq.n	80041ae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004122:	f7fe fac3 	bl	80026ac <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	68ba      	ldr	r2, [r7, #8]
 800412e:	429a      	cmp	r2, r3
 8004130:	d302      	bcc.n	8004138 <I2C_IsErrorOccurred+0x54>
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d13a      	bne.n	80041ae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004142:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800414a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004156:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800415a:	d121      	bne.n	80041a0 <I2C_IsErrorOccurred+0xbc>
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004162:	d01d      	beq.n	80041a0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004164:	7cfb      	ldrb	r3, [r7, #19]
 8004166:	2b20      	cmp	r3, #32
 8004168:	d01a      	beq.n	80041a0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004178:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800417a:	f7fe fa97 	bl	80026ac <HAL_GetTick>
 800417e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004180:	e00e      	b.n	80041a0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004182:	f7fe fa93 	bl	80026ac <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b19      	cmp	r3, #25
 800418e:	d907      	bls.n	80041a0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004190:	6a3b      	ldr	r3, [r7, #32]
 8004192:	f043 0320 	orr.w	r3, r3, #32
 8004196:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800419e:	e006      	b.n	80041ae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	f003 0320 	and.w	r3, r3, #32
 80041aa:	2b20      	cmp	r3, #32
 80041ac:	d1e9      	bne.n	8004182 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	699b      	ldr	r3, [r3, #24]
 80041b4:	f003 0320 	and.w	r3, r3, #32
 80041b8:	2b20      	cmp	r3, #32
 80041ba:	d003      	beq.n	80041c4 <I2C_IsErrorOccurred+0xe0>
 80041bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d0aa      	beq.n	800411a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80041c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d103      	bne.n	80041d4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2220      	movs	r2, #32
 80041d2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80041d4:	6a3b      	ldr	r3, [r7, #32]
 80041d6:	f043 0304 	orr.w	r3, r3, #4
 80041da:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d00b      	beq.n	800420c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80041f4:	6a3b      	ldr	r3, [r7, #32]
 80041f6:	f043 0301 	orr.w	r3, r3, #1
 80041fa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004204:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00b      	beq.n	800422e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004216:	6a3b      	ldr	r3, [r7, #32]
 8004218:	f043 0308 	orr.w	r3, r3, #8
 800421c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004226:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004234:	2b00      	cmp	r3, #0
 8004236:	d00b      	beq.n	8004250 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004238:	6a3b      	ldr	r3, [r7, #32]
 800423a:	f043 0302 	orr.w	r3, r3, #2
 800423e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004248:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004250:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004254:	2b00      	cmp	r3, #0
 8004256:	d01c      	beq.n	8004292 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004258:	68f8      	ldr	r0, [r7, #12]
 800425a:	f7ff fdaf 	bl	8003dbc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	6859      	ldr	r1, [r3, #4]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	4b0d      	ldr	r3, [pc, #52]	@ (80042a0 <I2C_IsErrorOccurred+0x1bc>)
 800426a:	400b      	ands	r3, r1
 800426c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004272:	6a3b      	ldr	r3, [r7, #32]
 8004274:	431a      	orrs	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2220      	movs	r2, #32
 800427e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004292:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004296:	4618      	mov	r0, r3
 8004298:	3728      	adds	r7, #40	@ 0x28
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	fe00e800 	.word	0xfe00e800

080042a4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b087      	sub	sp, #28
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	607b      	str	r3, [r7, #4]
 80042ae:	460b      	mov	r3, r1
 80042b0:	817b      	strh	r3, [r7, #10]
 80042b2:	4613      	mov	r3, r2
 80042b4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042b6:	897b      	ldrh	r3, [r7, #10]
 80042b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80042bc:	7a7b      	ldrb	r3, [r7, #9]
 80042be:	041b      	lsls	r3, r3, #16
 80042c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042c4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042ca:	6a3b      	ldr	r3, [r7, #32]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80042d2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	685a      	ldr	r2, [r3, #4]
 80042da:	6a3b      	ldr	r3, [r7, #32]
 80042dc:	0d5b      	lsrs	r3, r3, #21
 80042de:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80042e2:	4b08      	ldr	r3, [pc, #32]	@ (8004304 <I2C_TransferConfig+0x60>)
 80042e4:	430b      	orrs	r3, r1
 80042e6:	43db      	mvns	r3, r3
 80042e8:	ea02 0103 	and.w	r1, r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	697a      	ldr	r2, [r7, #20]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80042f6:	bf00      	nop
 80042f8:	371c      	adds	r7, #28
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	03ff63ff 	.word	0x03ff63ff

08004308 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004318:	b2db      	uxtb	r3, r3
 800431a:	2b20      	cmp	r3, #32
 800431c:	d138      	bne.n	8004390 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004324:	2b01      	cmp	r3, #1
 8004326:	d101      	bne.n	800432c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004328:	2302      	movs	r3, #2
 800432a:	e032      	b.n	8004392 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2224      	movs	r2, #36	@ 0x24
 8004338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 0201 	bic.w	r2, r2, #1
 800434a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800435a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	6819      	ldr	r1, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	683a      	ldr	r2, [r7, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f042 0201 	orr.w	r2, r2, #1
 800437a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2220      	movs	r2, #32
 8004380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800438c:	2300      	movs	r3, #0
 800438e:	e000      	b.n	8004392 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004390:	2302      	movs	r3, #2
  }
}
 8004392:	4618      	mov	r0, r3
 8004394:	370c      	adds	r7, #12
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr

0800439e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800439e:	b480      	push	{r7}
 80043a0:	b085      	sub	sp, #20
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
 80043a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b20      	cmp	r3, #32
 80043b2:	d139      	bne.n	8004428 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	d101      	bne.n	80043c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80043be:	2302      	movs	r3, #2
 80043c0:	e033      	b.n	800442a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2201      	movs	r2, #1
 80043c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2224      	movs	r2, #36	@ 0x24
 80043ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f022 0201 	bic.w	r2, r2, #1
 80043e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80043f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	021b      	lsls	r3, r3, #8
 80043f6:	68fa      	ldr	r2, [r7, #12]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68fa      	ldr	r2, [r7, #12]
 8004402:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f042 0201 	orr.w	r2, r2, #1
 8004412:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2220      	movs	r2, #32
 8004418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004424:	2300      	movs	r3, #0
 8004426:	e000      	b.n	800442a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004428:	2302      	movs	r3, #2
  }
}
 800442a:	4618      	mov	r0, r3
 800442c:	3714      	adds	r7, #20
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr
	...

08004438 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004438:	b480      	push	{r7}
 800443a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800443c:	4b04      	ldr	r3, [pc, #16]	@ (8004450 <HAL_PWREx_GetVoltageRange+0x18>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004444:	4618      	mov	r0, r3
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	40007000 	.word	0x40007000

08004454 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004454:	b480      	push	{r7}
 8004456:	b085      	sub	sp, #20
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004462:	d130      	bne.n	80044c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004464:	4b23      	ldr	r3, [pc, #140]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800446c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004470:	d038      	beq.n	80044e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004472:	4b20      	ldr	r3, [pc, #128]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800447a:	4a1e      	ldr	r2, [pc, #120]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800447c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004480:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004482:	4b1d      	ldr	r3, [pc, #116]	@ (80044f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	2232      	movs	r2, #50	@ 0x32
 8004488:	fb02 f303 	mul.w	r3, r2, r3
 800448c:	4a1b      	ldr	r2, [pc, #108]	@ (80044fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800448e:	fba2 2303 	umull	r2, r3, r2, r3
 8004492:	0c9b      	lsrs	r3, r3, #18
 8004494:	3301      	adds	r3, #1
 8004496:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004498:	e002      	b.n	80044a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	3b01      	subs	r3, #1
 800449e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044a0:	4b14      	ldr	r3, [pc, #80]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044a2:	695b      	ldr	r3, [r3, #20]
 80044a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044ac:	d102      	bne.n	80044b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1f2      	bne.n	800449a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80044b4:	4b0f      	ldr	r3, [pc, #60]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044c0:	d110      	bne.n	80044e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e00f      	b.n	80044e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80044c6:	4b0b      	ldr	r3, [pc, #44]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80044ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044d2:	d007      	beq.n	80044e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80044d4:	4b07      	ldr	r3, [pc, #28]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80044dc:	4a05      	ldr	r2, [pc, #20]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80044e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3714      	adds	r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	40007000 	.word	0x40007000
 80044f8:	20000000 	.word	0x20000000
 80044fc:	431bde83 	.word	0x431bde83

08004500 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b088      	sub	sp, #32
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d101      	bne.n	8004512 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e3ca      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004512:	4b97      	ldr	r3, [pc, #604]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f003 030c 	and.w	r3, r3, #12
 800451a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800451c:	4b94      	ldr	r3, [pc, #592]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	f003 0303 	and.w	r3, r3, #3
 8004524:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0310 	and.w	r3, r3, #16
 800452e:	2b00      	cmp	r3, #0
 8004530:	f000 80e4 	beq.w	80046fc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d007      	beq.n	800454a <HAL_RCC_OscConfig+0x4a>
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	2b0c      	cmp	r3, #12
 800453e:	f040 808b 	bne.w	8004658 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	2b01      	cmp	r3, #1
 8004546:	f040 8087 	bne.w	8004658 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800454a:	4b89      	ldr	r3, [pc, #548]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b00      	cmp	r3, #0
 8004554:	d005      	beq.n	8004562 <HAL_RCC_OscConfig+0x62>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d101      	bne.n	8004562 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e3a2      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a1a      	ldr	r2, [r3, #32]
 8004566:	4b82      	ldr	r3, [pc, #520]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0308 	and.w	r3, r3, #8
 800456e:	2b00      	cmp	r3, #0
 8004570:	d004      	beq.n	800457c <HAL_RCC_OscConfig+0x7c>
 8004572:	4b7f      	ldr	r3, [pc, #508]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800457a:	e005      	b.n	8004588 <HAL_RCC_OscConfig+0x88>
 800457c:	4b7c      	ldr	r3, [pc, #496]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 800457e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004582:	091b      	lsrs	r3, r3, #4
 8004584:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004588:	4293      	cmp	r3, r2
 800458a:	d223      	bcs.n	80045d4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a1b      	ldr	r3, [r3, #32]
 8004590:	4618      	mov	r0, r3
 8004592:	f000 fd55 	bl	8005040 <RCC_SetFlashLatencyFromMSIRange>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d001      	beq.n	80045a0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e383      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045a0:	4b73      	ldr	r3, [pc, #460]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a72      	ldr	r2, [pc, #456]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045a6:	f043 0308 	orr.w	r3, r3, #8
 80045aa:	6013      	str	r3, [r2, #0]
 80045ac:	4b70      	ldr	r3, [pc, #448]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6a1b      	ldr	r3, [r3, #32]
 80045b8:	496d      	ldr	r1, [pc, #436]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045be:	4b6c      	ldr	r3, [pc, #432]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	021b      	lsls	r3, r3, #8
 80045cc:	4968      	ldr	r1, [pc, #416]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045ce:	4313      	orrs	r3, r2
 80045d0:	604b      	str	r3, [r1, #4]
 80045d2:	e025      	b.n	8004620 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045d4:	4b66      	ldr	r3, [pc, #408]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a65      	ldr	r2, [pc, #404]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045da:	f043 0308 	orr.w	r3, r3, #8
 80045de:	6013      	str	r3, [r2, #0]
 80045e0:	4b63      	ldr	r3, [pc, #396]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a1b      	ldr	r3, [r3, #32]
 80045ec:	4960      	ldr	r1, [pc, #384]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045f2:	4b5f      	ldr	r3, [pc, #380]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	021b      	lsls	r3, r3, #8
 8004600:	495b      	ldr	r1, [pc, #364]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004602:	4313      	orrs	r3, r2
 8004604:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d109      	bne.n	8004620 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a1b      	ldr	r3, [r3, #32]
 8004610:	4618      	mov	r0, r3
 8004612:	f000 fd15 	bl	8005040 <RCC_SetFlashLatencyFromMSIRange>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d001      	beq.n	8004620 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e343      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004620:	f000 fc4a 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 8004624:	4602      	mov	r2, r0
 8004626:	4b52      	ldr	r3, [pc, #328]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	091b      	lsrs	r3, r3, #4
 800462c:	f003 030f 	and.w	r3, r3, #15
 8004630:	4950      	ldr	r1, [pc, #320]	@ (8004774 <HAL_RCC_OscConfig+0x274>)
 8004632:	5ccb      	ldrb	r3, [r1, r3]
 8004634:	f003 031f 	and.w	r3, r3, #31
 8004638:	fa22 f303 	lsr.w	r3, r2, r3
 800463c:	4a4e      	ldr	r2, [pc, #312]	@ (8004778 <HAL_RCC_OscConfig+0x278>)
 800463e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004640:	4b4e      	ldr	r3, [pc, #312]	@ (800477c <HAL_RCC_OscConfig+0x27c>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4618      	mov	r0, r3
 8004646:	f7fd ffe1 	bl	800260c <HAL_InitTick>
 800464a:	4603      	mov	r3, r0
 800464c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800464e:	7bfb      	ldrb	r3, [r7, #15]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d052      	beq.n	80046fa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004654:	7bfb      	ldrb	r3, [r7, #15]
 8004656:	e327      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d032      	beq.n	80046c6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004660:	4b43      	ldr	r3, [pc, #268]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a42      	ldr	r2, [pc, #264]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004666:	f043 0301 	orr.w	r3, r3, #1
 800466a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800466c:	f7fe f81e 	bl	80026ac <HAL_GetTick>
 8004670:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004672:	e008      	b.n	8004686 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004674:	f7fe f81a 	bl	80026ac <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	2b02      	cmp	r3, #2
 8004680:	d901      	bls.n	8004686 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e310      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004686:	4b3a      	ldr	r3, [pc, #232]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b00      	cmp	r3, #0
 8004690:	d0f0      	beq.n	8004674 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004692:	4b37      	ldr	r3, [pc, #220]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a36      	ldr	r2, [pc, #216]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004698:	f043 0308 	orr.w	r3, r3, #8
 800469c:	6013      	str	r3, [r2, #0]
 800469e:	4b34      	ldr	r3, [pc, #208]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	4931      	ldr	r1, [pc, #196]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80046b0:	4b2f      	ldr	r3, [pc, #188]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	69db      	ldr	r3, [r3, #28]
 80046bc:	021b      	lsls	r3, r3, #8
 80046be:	492c      	ldr	r1, [pc, #176]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	604b      	str	r3, [r1, #4]
 80046c4:	e01a      	b.n	80046fc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80046c6:	4b2a      	ldr	r3, [pc, #168]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a29      	ldr	r2, [pc, #164]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80046cc:	f023 0301 	bic.w	r3, r3, #1
 80046d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80046d2:	f7fd ffeb 	bl	80026ac <HAL_GetTick>
 80046d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80046d8:	e008      	b.n	80046ec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046da:	f7fd ffe7 	bl	80026ac <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e2dd      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80046ec:	4b20      	ldr	r3, [pc, #128]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d1f0      	bne.n	80046da <HAL_RCC_OscConfig+0x1da>
 80046f8:	e000      	b.n	80046fc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80046fa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0301 	and.w	r3, r3, #1
 8004704:	2b00      	cmp	r3, #0
 8004706:	d074      	beq.n	80047f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	2b08      	cmp	r3, #8
 800470c:	d005      	beq.n	800471a <HAL_RCC_OscConfig+0x21a>
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	2b0c      	cmp	r3, #12
 8004712:	d10e      	bne.n	8004732 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	2b03      	cmp	r3, #3
 8004718:	d10b      	bne.n	8004732 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800471a:	4b15      	ldr	r3, [pc, #84]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d064      	beq.n	80047f0 <HAL_RCC_OscConfig+0x2f0>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d160      	bne.n	80047f0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e2ba      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800473a:	d106      	bne.n	800474a <HAL_RCC_OscConfig+0x24a>
 800473c:	4b0c      	ldr	r3, [pc, #48]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a0b      	ldr	r2, [pc, #44]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004742:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004746:	6013      	str	r3, [r2, #0]
 8004748:	e026      	b.n	8004798 <HAL_RCC_OscConfig+0x298>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004752:	d115      	bne.n	8004780 <HAL_RCC_OscConfig+0x280>
 8004754:	4b06      	ldr	r3, [pc, #24]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a05      	ldr	r2, [pc, #20]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 800475a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800475e:	6013      	str	r3, [r2, #0]
 8004760:	4b03      	ldr	r3, [pc, #12]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a02      	ldr	r2, [pc, #8]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004766:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800476a:	6013      	str	r3, [r2, #0]
 800476c:	e014      	b.n	8004798 <HAL_RCC_OscConfig+0x298>
 800476e:	bf00      	nop
 8004770:	40021000 	.word	0x40021000
 8004774:	080093a0 	.word	0x080093a0
 8004778:	20000000 	.word	0x20000000
 800477c:	20000004 	.word	0x20000004
 8004780:	4ba0      	ldr	r3, [pc, #640]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a9f      	ldr	r2, [pc, #636]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004786:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800478a:	6013      	str	r3, [r2, #0]
 800478c:	4b9d      	ldr	r3, [pc, #628]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a9c      	ldr	r2, [pc, #624]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004792:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004796:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d013      	beq.n	80047c8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a0:	f7fd ff84 	bl	80026ac <HAL_GetTick>
 80047a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047a6:	e008      	b.n	80047ba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047a8:	f7fd ff80 	bl	80026ac <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	2b64      	cmp	r3, #100	@ 0x64
 80047b4:	d901      	bls.n	80047ba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e276      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047ba:	4b92      	ldr	r3, [pc, #584]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d0f0      	beq.n	80047a8 <HAL_RCC_OscConfig+0x2a8>
 80047c6:	e014      	b.n	80047f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047c8:	f7fd ff70 	bl	80026ac <HAL_GetTick>
 80047cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047d0:	f7fd ff6c 	bl	80026ac <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b64      	cmp	r3, #100	@ 0x64
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e262      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047e2:	4b88      	ldr	r3, [pc, #544]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1f0      	bne.n	80047d0 <HAL_RCC_OscConfig+0x2d0>
 80047ee:	e000      	b.n	80047f2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0302 	and.w	r3, r3, #2
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d060      	beq.n	80048c0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	2b04      	cmp	r3, #4
 8004802:	d005      	beq.n	8004810 <HAL_RCC_OscConfig+0x310>
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	2b0c      	cmp	r3, #12
 8004808:	d119      	bne.n	800483e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	2b02      	cmp	r3, #2
 800480e:	d116      	bne.n	800483e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004810:	4b7c      	ldr	r3, [pc, #496]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004818:	2b00      	cmp	r3, #0
 800481a:	d005      	beq.n	8004828 <HAL_RCC_OscConfig+0x328>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d101      	bne.n	8004828 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e23f      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004828:	4b76      	ldr	r3, [pc, #472]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	061b      	lsls	r3, r3, #24
 8004836:	4973      	ldr	r1, [pc, #460]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004838:	4313      	orrs	r3, r2
 800483a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800483c:	e040      	b.n	80048c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d023      	beq.n	800488e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004846:	4b6f      	ldr	r3, [pc, #444]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a6e      	ldr	r2, [pc, #440]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800484c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004850:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004852:	f7fd ff2b 	bl	80026ac <HAL_GetTick>
 8004856:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004858:	e008      	b.n	800486c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800485a:	f7fd ff27 	bl	80026ac <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	2b02      	cmp	r3, #2
 8004866:	d901      	bls.n	800486c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e21d      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800486c:	4b65      	ldr	r3, [pc, #404]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004874:	2b00      	cmp	r3, #0
 8004876:	d0f0      	beq.n	800485a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004878:	4b62      	ldr	r3, [pc, #392]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	691b      	ldr	r3, [r3, #16]
 8004884:	061b      	lsls	r3, r3, #24
 8004886:	495f      	ldr	r1, [pc, #380]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004888:	4313      	orrs	r3, r2
 800488a:	604b      	str	r3, [r1, #4]
 800488c:	e018      	b.n	80048c0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800488e:	4b5d      	ldr	r3, [pc, #372]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a5c      	ldr	r2, [pc, #368]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004894:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004898:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800489a:	f7fd ff07 	bl	80026ac <HAL_GetTick>
 800489e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048a0:	e008      	b.n	80048b4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048a2:	f7fd ff03 	bl	80026ac <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d901      	bls.n	80048b4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e1f9      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048b4:	4b53      	ldr	r3, [pc, #332]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1f0      	bne.n	80048a2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0308 	and.w	r3, r3, #8
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d03c      	beq.n	8004946 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	695b      	ldr	r3, [r3, #20]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d01c      	beq.n	800490e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048d4:	4b4b      	ldr	r3, [pc, #300]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80048d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048da:	4a4a      	ldr	r2, [pc, #296]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80048dc:	f043 0301 	orr.w	r3, r3, #1
 80048e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048e4:	f7fd fee2 	bl	80026ac <HAL_GetTick>
 80048e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048ea:	e008      	b.n	80048fe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048ec:	f7fd fede 	bl	80026ac <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d901      	bls.n	80048fe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e1d4      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048fe:	4b41      	ldr	r3, [pc, #260]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004900:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004904:	f003 0302 	and.w	r3, r3, #2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d0ef      	beq.n	80048ec <HAL_RCC_OscConfig+0x3ec>
 800490c:	e01b      	b.n	8004946 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800490e:	4b3d      	ldr	r3, [pc, #244]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004910:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004914:	4a3b      	ldr	r2, [pc, #236]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004916:	f023 0301 	bic.w	r3, r3, #1
 800491a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800491e:	f7fd fec5 	bl	80026ac <HAL_GetTick>
 8004922:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004924:	e008      	b.n	8004938 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004926:	f7fd fec1 	bl	80026ac <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b02      	cmp	r3, #2
 8004932:	d901      	bls.n	8004938 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e1b7      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004938:	4b32      	ldr	r3, [pc, #200]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800493a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b00      	cmp	r3, #0
 8004944:	d1ef      	bne.n	8004926 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0304 	and.w	r3, r3, #4
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 80a6 	beq.w	8004aa0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004954:	2300      	movs	r3, #0
 8004956:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004958:	4b2a      	ldr	r3, [pc, #168]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800495a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800495c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004960:	2b00      	cmp	r3, #0
 8004962:	d10d      	bne.n	8004980 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004964:	4b27      	ldr	r3, [pc, #156]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004968:	4a26      	ldr	r2, [pc, #152]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800496a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800496e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004970:	4b24      	ldr	r3, [pc, #144]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004974:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004978:	60bb      	str	r3, [r7, #8]
 800497a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800497c:	2301      	movs	r3, #1
 800497e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004980:	4b21      	ldr	r3, [pc, #132]	@ (8004a08 <HAL_RCC_OscConfig+0x508>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004988:	2b00      	cmp	r3, #0
 800498a:	d118      	bne.n	80049be <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800498c:	4b1e      	ldr	r3, [pc, #120]	@ (8004a08 <HAL_RCC_OscConfig+0x508>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a1d      	ldr	r2, [pc, #116]	@ (8004a08 <HAL_RCC_OscConfig+0x508>)
 8004992:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004996:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004998:	f7fd fe88 	bl	80026ac <HAL_GetTick>
 800499c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800499e:	e008      	b.n	80049b2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049a0:	f7fd fe84 	bl	80026ac <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d901      	bls.n	80049b2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e17a      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049b2:	4b15      	ldr	r3, [pc, #84]	@ (8004a08 <HAL_RCC_OscConfig+0x508>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d0f0      	beq.n	80049a0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d108      	bne.n	80049d8 <HAL_RCC_OscConfig+0x4d8>
 80049c6:	4b0f      	ldr	r3, [pc, #60]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80049c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049cc:	4a0d      	ldr	r2, [pc, #52]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80049ce:	f043 0301 	orr.w	r3, r3, #1
 80049d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049d6:	e029      	b.n	8004a2c <HAL_RCC_OscConfig+0x52c>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	2b05      	cmp	r3, #5
 80049de:	d115      	bne.n	8004a0c <HAL_RCC_OscConfig+0x50c>
 80049e0:	4b08      	ldr	r3, [pc, #32]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80049e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049e6:	4a07      	ldr	r2, [pc, #28]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80049e8:	f043 0304 	orr.w	r3, r3, #4
 80049ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049f0:	4b04      	ldr	r3, [pc, #16]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80049f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049f6:	4a03      	ldr	r2, [pc, #12]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80049f8:	f043 0301 	orr.w	r3, r3, #1
 80049fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a00:	e014      	b.n	8004a2c <HAL_RCC_OscConfig+0x52c>
 8004a02:	bf00      	nop
 8004a04:	40021000 	.word	0x40021000
 8004a08:	40007000 	.word	0x40007000
 8004a0c:	4b9c      	ldr	r3, [pc, #624]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a12:	4a9b      	ldr	r2, [pc, #620]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a14:	f023 0301 	bic.w	r3, r3, #1
 8004a18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a1c:	4b98      	ldr	r3, [pc, #608]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a22:	4a97      	ldr	r2, [pc, #604]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a24:	f023 0304 	bic.w	r3, r3, #4
 8004a28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d016      	beq.n	8004a62 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a34:	f7fd fe3a 	bl	80026ac <HAL_GetTick>
 8004a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a3a:	e00a      	b.n	8004a52 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a3c:	f7fd fe36 	bl	80026ac <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d901      	bls.n	8004a52 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e12a      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a52:	4b8b      	ldr	r3, [pc, #556]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d0ed      	beq.n	8004a3c <HAL_RCC_OscConfig+0x53c>
 8004a60:	e015      	b.n	8004a8e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a62:	f7fd fe23 	bl	80026ac <HAL_GetTick>
 8004a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a68:	e00a      	b.n	8004a80 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a6a:	f7fd fe1f 	bl	80026ac <HAL_GetTick>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d901      	bls.n	8004a80 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e113      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a80:	4b7f      	ldr	r3, [pc, #508]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d1ed      	bne.n	8004a6a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a8e:	7ffb      	ldrb	r3, [r7, #31]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d105      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a94:	4b7a      	ldr	r3, [pc, #488]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a98:	4a79      	ldr	r2, [pc, #484]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a9e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	f000 80fe 	beq.w	8004ca6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	f040 80d0 	bne.w	8004c54 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ab4:	4b72      	ldr	r3, [pc, #456]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f003 0203 	and.w	r2, r3, #3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d130      	bne.n	8004b2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ad2:	3b01      	subs	r3, #1
 8004ad4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d127      	bne.n	8004b2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ae4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d11f      	bne.n	8004b2a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004af4:	2a07      	cmp	r2, #7
 8004af6:	bf14      	ite	ne
 8004af8:	2201      	movne	r2, #1
 8004afa:	2200      	moveq	r2, #0
 8004afc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d113      	bne.n	8004b2a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b0c:	085b      	lsrs	r3, r3, #1
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d109      	bne.n	8004b2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b20:	085b      	lsrs	r3, r3, #1
 8004b22:	3b01      	subs	r3, #1
 8004b24:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d06e      	beq.n	8004c08 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	2b0c      	cmp	r3, #12
 8004b2e:	d069      	beq.n	8004c04 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004b30:	4b53      	ldr	r3, [pc, #332]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d105      	bne.n	8004b48 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004b3c:	4b50      	ldr	r3, [pc, #320]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d001      	beq.n	8004b4c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e0ad      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b4c:	4b4c      	ldr	r3, [pc, #304]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a4b      	ldr	r2, [pc, #300]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004b52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b56:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b58:	f7fd fda8 	bl	80026ac <HAL_GetTick>
 8004b5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b5e:	e008      	b.n	8004b72 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b60:	f7fd fda4 	bl	80026ac <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e09a      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b72:	4b43      	ldr	r3, [pc, #268]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1f0      	bne.n	8004b60 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b7e:	4b40      	ldr	r3, [pc, #256]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004b80:	68da      	ldr	r2, [r3, #12]
 8004b82:	4b40      	ldr	r3, [pc, #256]	@ (8004c84 <HAL_RCC_OscConfig+0x784>)
 8004b84:	4013      	ands	r3, r2
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004b8e:	3a01      	subs	r2, #1
 8004b90:	0112      	lsls	r2, r2, #4
 8004b92:	4311      	orrs	r1, r2
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b98:	0212      	lsls	r2, r2, #8
 8004b9a:	4311      	orrs	r1, r2
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ba0:	0852      	lsrs	r2, r2, #1
 8004ba2:	3a01      	subs	r2, #1
 8004ba4:	0552      	lsls	r2, r2, #21
 8004ba6:	4311      	orrs	r1, r2
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004bac:	0852      	lsrs	r2, r2, #1
 8004bae:	3a01      	subs	r2, #1
 8004bb0:	0652      	lsls	r2, r2, #25
 8004bb2:	4311      	orrs	r1, r2
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004bb8:	0912      	lsrs	r2, r2, #4
 8004bba:	0452      	lsls	r2, r2, #17
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	4930      	ldr	r1, [pc, #192]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a2d      	ldr	r2, [pc, #180]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004bca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bd0:	4b2b      	ldr	r3, [pc, #172]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	4a2a      	ldr	r2, [pc, #168]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004bd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bda:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004bdc:	f7fd fd66 	bl	80026ac <HAL_GetTick>
 8004be0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004be2:	e008      	b.n	8004bf6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004be4:	f7fd fd62 	bl	80026ac <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e058      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bf6:	4b22      	ldr	r3, [pc, #136]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d0f0      	beq.n	8004be4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c02:	e050      	b.n	8004ca6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e04f      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c08:	4b1d      	ldr	r3, [pc, #116]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d148      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004c14:	4b1a      	ldr	r3, [pc, #104]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a19      	ldr	r2, [pc, #100]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c1e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c20:	4b17      	ldr	r3, [pc, #92]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	4a16      	ldr	r2, [pc, #88]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c2a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004c2c:	f7fd fd3e 	bl	80026ac <HAL_GetTick>
 8004c30:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c32:	e008      	b.n	8004c46 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c34:	f7fd fd3a 	bl	80026ac <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e030      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c46:	4b0e      	ldr	r3, [pc, #56]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d0f0      	beq.n	8004c34 <HAL_RCC_OscConfig+0x734>
 8004c52:	e028      	b.n	8004ca6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	2b0c      	cmp	r3, #12
 8004c58:	d023      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c5a:	4b09      	ldr	r3, [pc, #36]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a08      	ldr	r2, [pc, #32]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c66:	f7fd fd21 	bl	80026ac <HAL_GetTick>
 8004c6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c6c:	e00c      	b.n	8004c88 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c6e:	f7fd fd1d 	bl	80026ac <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d905      	bls.n	8004c88 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	e013      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
 8004c80:	40021000 	.word	0x40021000
 8004c84:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c88:	4b09      	ldr	r3, [pc, #36]	@ (8004cb0 <HAL_RCC_OscConfig+0x7b0>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d1ec      	bne.n	8004c6e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004c94:	4b06      	ldr	r3, [pc, #24]	@ (8004cb0 <HAL_RCC_OscConfig+0x7b0>)
 8004c96:	68da      	ldr	r2, [r3, #12]
 8004c98:	4905      	ldr	r1, [pc, #20]	@ (8004cb0 <HAL_RCC_OscConfig+0x7b0>)
 8004c9a:	4b06      	ldr	r3, [pc, #24]	@ (8004cb4 <HAL_RCC_OscConfig+0x7b4>)
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	60cb      	str	r3, [r1, #12]
 8004ca0:	e001      	b.n	8004ca6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e000      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3720      	adds	r7, #32
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	40021000 	.word	0x40021000
 8004cb4:	feeefffc 	.word	0xfeeefffc

08004cb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d101      	bne.n	8004ccc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e0e7      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ccc:	4b75      	ldr	r3, [pc, #468]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0307 	and.w	r3, r3, #7
 8004cd4:	683a      	ldr	r2, [r7, #0]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d910      	bls.n	8004cfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cda:	4b72      	ldr	r3, [pc, #456]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f023 0207 	bic.w	r2, r3, #7
 8004ce2:	4970      	ldr	r1, [pc, #448]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cea:	4b6e      	ldr	r3, [pc, #440]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0307 	and.w	r3, r3, #7
 8004cf2:	683a      	ldr	r2, [r7, #0]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d001      	beq.n	8004cfc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e0cf      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0302 	and.w	r3, r3, #2
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d010      	beq.n	8004d2a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	689a      	ldr	r2, [r3, #8]
 8004d0c:	4b66      	ldr	r3, [pc, #408]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d908      	bls.n	8004d2a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d18:	4b63      	ldr	r3, [pc, #396]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	4960      	ldr	r1, [pc, #384]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d26:	4313      	orrs	r3, r2
 8004d28:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0301 	and.w	r3, r3, #1
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d04c      	beq.n	8004dd0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	2b03      	cmp	r3, #3
 8004d3c:	d107      	bne.n	8004d4e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d3e:	4b5a      	ldr	r3, [pc, #360]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d121      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e0a6      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d107      	bne.n	8004d66 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d56:	4b54      	ldr	r3, [pc, #336]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d115      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e09a      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d107      	bne.n	8004d7e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d6e:	4b4e      	ldr	r3, [pc, #312]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0302 	and.w	r3, r3, #2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d109      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e08e      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d7e:	4b4a      	ldr	r3, [pc, #296]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d101      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e086      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d8e:	4b46      	ldr	r3, [pc, #280]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f023 0203 	bic.w	r2, r3, #3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	4943      	ldr	r1, [pc, #268]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004da0:	f7fd fc84 	bl	80026ac <HAL_GetTick>
 8004da4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004da6:	e00a      	b.n	8004dbe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004da8:	f7fd fc80 	bl	80026ac <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e06e      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dbe:	4b3a      	ldr	r3, [pc, #232]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f003 020c 	and.w	r2, r3, #12
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d1eb      	bne.n	8004da8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0302 	and.w	r3, r3, #2
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d010      	beq.n	8004dfe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689a      	ldr	r2, [r3, #8]
 8004de0:	4b31      	ldr	r3, [pc, #196]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d208      	bcs.n	8004dfe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dec:	4b2e      	ldr	r3, [pc, #184]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	492b      	ldr	r1, [pc, #172]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dfe:	4b29      	ldr	r3, [pc, #164]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0307 	and.w	r3, r3, #7
 8004e06:	683a      	ldr	r2, [r7, #0]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d210      	bcs.n	8004e2e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e0c:	4b25      	ldr	r3, [pc, #148]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f023 0207 	bic.w	r2, r3, #7
 8004e14:	4923      	ldr	r1, [pc, #140]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e1c:	4b21      	ldr	r3, [pc, #132]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0307 	and.w	r3, r3, #7
 8004e24:	683a      	ldr	r2, [r7, #0]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d001      	beq.n	8004e2e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e036      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0304 	and.w	r3, r3, #4
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d008      	beq.n	8004e4c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	4918      	ldr	r1, [pc, #96]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0308 	and.w	r3, r3, #8
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d009      	beq.n	8004e6c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e58:	4b13      	ldr	r3, [pc, #76]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	00db      	lsls	r3, r3, #3
 8004e66:	4910      	ldr	r1, [pc, #64]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e6c:	f000 f824 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 8004e70:	4602      	mov	r2, r0
 8004e72:	4b0d      	ldr	r3, [pc, #52]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	091b      	lsrs	r3, r3, #4
 8004e78:	f003 030f 	and.w	r3, r3, #15
 8004e7c:	490b      	ldr	r1, [pc, #44]	@ (8004eac <HAL_RCC_ClockConfig+0x1f4>)
 8004e7e:	5ccb      	ldrb	r3, [r1, r3]
 8004e80:	f003 031f 	and.w	r3, r3, #31
 8004e84:	fa22 f303 	lsr.w	r3, r2, r3
 8004e88:	4a09      	ldr	r2, [pc, #36]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8004e8a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004e8c:	4b09      	ldr	r3, [pc, #36]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1fc>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7fd fbbb 	bl	800260c <HAL_InitTick>
 8004e96:	4603      	mov	r3, r0
 8004e98:	72fb      	strb	r3, [r7, #11]

  return status;
 8004e9a:	7afb      	ldrb	r3, [r7, #11]
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3710      	adds	r7, #16
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	40022000 	.word	0x40022000
 8004ea8:	40021000 	.word	0x40021000
 8004eac:	080093a0 	.word	0x080093a0
 8004eb0:	20000000 	.word	0x20000000
 8004eb4:	20000004 	.word	0x20000004

08004eb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b089      	sub	sp, #36	@ 0x24
 8004ebc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	61fb      	str	r3, [r7, #28]
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ec6:	4b3e      	ldr	r3, [pc, #248]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f003 030c 	and.w	r3, r3, #12
 8004ece:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ed0:	4b3b      	ldr	r3, [pc, #236]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	f003 0303 	and.w	r3, r3, #3
 8004ed8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d005      	beq.n	8004eec <HAL_RCC_GetSysClockFreq+0x34>
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	2b0c      	cmp	r3, #12
 8004ee4:	d121      	bne.n	8004f2a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d11e      	bne.n	8004f2a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004eec:	4b34      	ldr	r3, [pc, #208]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0308 	and.w	r3, r3, #8
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d107      	bne.n	8004f08 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ef8:	4b31      	ldr	r3, [pc, #196]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004efe:	0a1b      	lsrs	r3, r3, #8
 8004f00:	f003 030f 	and.w	r3, r3, #15
 8004f04:	61fb      	str	r3, [r7, #28]
 8004f06:	e005      	b.n	8004f14 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f08:	4b2d      	ldr	r3, [pc, #180]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	091b      	lsrs	r3, r3, #4
 8004f0e:	f003 030f 	and.w	r3, r3, #15
 8004f12:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f14:	4a2b      	ldr	r2, [pc, #172]	@ (8004fc4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f1c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d10d      	bne.n	8004f40 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f28:	e00a      	b.n	8004f40 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	2b04      	cmp	r3, #4
 8004f2e:	d102      	bne.n	8004f36 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f30:	4b25      	ldr	r3, [pc, #148]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f32:	61bb      	str	r3, [r7, #24]
 8004f34:	e004      	b.n	8004f40 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	2b08      	cmp	r3, #8
 8004f3a:	d101      	bne.n	8004f40 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f3c:	4b23      	ldr	r3, [pc, #140]	@ (8004fcc <HAL_RCC_GetSysClockFreq+0x114>)
 8004f3e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	2b0c      	cmp	r3, #12
 8004f44:	d134      	bne.n	8004fb0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f46:	4b1e      	ldr	r3, [pc, #120]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	f003 0303 	and.w	r3, r3, #3
 8004f4e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d003      	beq.n	8004f5e <HAL_RCC_GetSysClockFreq+0xa6>
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b03      	cmp	r3, #3
 8004f5a:	d003      	beq.n	8004f64 <HAL_RCC_GetSysClockFreq+0xac>
 8004f5c:	e005      	b.n	8004f6a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f60:	617b      	str	r3, [r7, #20]
      break;
 8004f62:	e005      	b.n	8004f70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004f64:	4b19      	ldr	r3, [pc, #100]	@ (8004fcc <HAL_RCC_GetSysClockFreq+0x114>)
 8004f66:	617b      	str	r3, [r7, #20]
      break;
 8004f68:	e002      	b.n	8004f70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	617b      	str	r3, [r7, #20]
      break;
 8004f6e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f70:	4b13      	ldr	r3, [pc, #76]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	091b      	lsrs	r3, r3, #4
 8004f76:	f003 0307 	and.w	r3, r3, #7
 8004f7a:	3301      	adds	r3, #1
 8004f7c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f7e:	4b10      	ldr	r3, [pc, #64]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	0a1b      	lsrs	r3, r3, #8
 8004f84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f88:	697a      	ldr	r2, [r7, #20]
 8004f8a:	fb03 f202 	mul.w	r2, r3, r2
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f94:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f96:	4b0a      	ldr	r3, [pc, #40]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	0e5b      	lsrs	r3, r3, #25
 8004f9c:	f003 0303 	and.w	r3, r3, #3
 8004fa0:	3301      	adds	r3, #1
 8004fa2:	005b      	lsls	r3, r3, #1
 8004fa4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004fa6:	697a      	ldr	r2, [r7, #20]
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004fb0:	69bb      	ldr	r3, [r7, #24]
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3724      	adds	r7, #36	@ 0x24
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	40021000 	.word	0x40021000
 8004fc4:	080093b8 	.word	0x080093b8
 8004fc8:	00f42400 	.word	0x00f42400
 8004fcc:	007a1200 	.word	0x007a1200

08004fd0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fd4:	4b03      	ldr	r3, [pc, #12]	@ (8004fe4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	20000000 	.word	0x20000000

08004fe8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004fec:	f7ff fff0 	bl	8004fd0 <HAL_RCC_GetHCLKFreq>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	4b06      	ldr	r3, [pc, #24]	@ (800500c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	0a1b      	lsrs	r3, r3, #8
 8004ff8:	f003 0307 	and.w	r3, r3, #7
 8004ffc:	4904      	ldr	r1, [pc, #16]	@ (8005010 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ffe:	5ccb      	ldrb	r3, [r1, r3]
 8005000:	f003 031f 	and.w	r3, r3, #31
 8005004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005008:	4618      	mov	r0, r3
 800500a:	bd80      	pop	{r7, pc}
 800500c:	40021000 	.word	0x40021000
 8005010:	080093b0 	.word	0x080093b0

08005014 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005018:	f7ff ffda 	bl	8004fd0 <HAL_RCC_GetHCLKFreq>
 800501c:	4602      	mov	r2, r0
 800501e:	4b06      	ldr	r3, [pc, #24]	@ (8005038 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	0adb      	lsrs	r3, r3, #11
 8005024:	f003 0307 	and.w	r3, r3, #7
 8005028:	4904      	ldr	r1, [pc, #16]	@ (800503c <HAL_RCC_GetPCLK2Freq+0x28>)
 800502a:	5ccb      	ldrb	r3, [r1, r3]
 800502c:	f003 031f 	and.w	r3, r3, #31
 8005030:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005034:	4618      	mov	r0, r3
 8005036:	bd80      	pop	{r7, pc}
 8005038:	40021000 	.word	0x40021000
 800503c:	080093b0 	.word	0x080093b0

08005040 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b086      	sub	sp, #24
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005048:	2300      	movs	r3, #0
 800504a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800504c:	4b2a      	ldr	r3, [pc, #168]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800504e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d003      	beq.n	8005060 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005058:	f7ff f9ee 	bl	8004438 <HAL_PWREx_GetVoltageRange>
 800505c:	6178      	str	r0, [r7, #20]
 800505e:	e014      	b.n	800508a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005060:	4b25      	ldr	r3, [pc, #148]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005064:	4a24      	ldr	r2, [pc, #144]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005066:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800506a:	6593      	str	r3, [r2, #88]	@ 0x58
 800506c:	4b22      	ldr	r3, [pc, #136]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800506e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005070:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005074:	60fb      	str	r3, [r7, #12]
 8005076:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005078:	f7ff f9de 	bl	8004438 <HAL_PWREx_GetVoltageRange>
 800507c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800507e:	4b1e      	ldr	r3, [pc, #120]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005082:	4a1d      	ldr	r2, [pc, #116]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005084:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005088:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005090:	d10b      	bne.n	80050aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2b80      	cmp	r3, #128	@ 0x80
 8005096:	d919      	bls.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2ba0      	cmp	r3, #160	@ 0xa0
 800509c:	d902      	bls.n	80050a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800509e:	2302      	movs	r3, #2
 80050a0:	613b      	str	r3, [r7, #16]
 80050a2:	e013      	b.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050a4:	2301      	movs	r3, #1
 80050a6:	613b      	str	r3, [r7, #16]
 80050a8:	e010      	b.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2b80      	cmp	r3, #128	@ 0x80
 80050ae:	d902      	bls.n	80050b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80050b0:	2303      	movs	r3, #3
 80050b2:	613b      	str	r3, [r7, #16]
 80050b4:	e00a      	b.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2b80      	cmp	r3, #128	@ 0x80
 80050ba:	d102      	bne.n	80050c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80050bc:	2302      	movs	r3, #2
 80050be:	613b      	str	r3, [r7, #16]
 80050c0:	e004      	b.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2b70      	cmp	r3, #112	@ 0x70
 80050c6:	d101      	bne.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050c8:	2301      	movs	r3, #1
 80050ca:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80050cc:	4b0b      	ldr	r3, [pc, #44]	@ (80050fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f023 0207 	bic.w	r2, r3, #7
 80050d4:	4909      	ldr	r1, [pc, #36]	@ (80050fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	4313      	orrs	r3, r2
 80050da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80050dc:	4b07      	ldr	r3, [pc, #28]	@ (80050fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 0307 	and.w	r3, r3, #7
 80050e4:	693a      	ldr	r2, [r7, #16]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d001      	beq.n	80050ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e000      	b.n	80050f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80050ee:	2300      	movs	r3, #0
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3718      	adds	r7, #24
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	40021000 	.word	0x40021000
 80050fc:	40022000 	.word	0x40022000

08005100 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b086      	sub	sp, #24
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005108:	2300      	movs	r3, #0
 800510a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800510c:	2300      	movs	r3, #0
 800510e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005118:	2b00      	cmp	r3, #0
 800511a:	d041      	beq.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005120:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005124:	d02a      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005126:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800512a:	d824      	bhi.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800512c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005130:	d008      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005132:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005136:	d81e      	bhi.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005138:	2b00      	cmp	r3, #0
 800513a:	d00a      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800513c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005140:	d010      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005142:	e018      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005144:	4b86      	ldr	r3, [pc, #536]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	4a85      	ldr	r2, [pc, #532]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800514a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800514e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005150:	e015      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	3304      	adds	r3, #4
 8005156:	2100      	movs	r1, #0
 8005158:	4618      	mov	r0, r3
 800515a:	f000 fabb 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 800515e:	4603      	mov	r3, r0
 8005160:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005162:	e00c      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	3320      	adds	r3, #32
 8005168:	2100      	movs	r1, #0
 800516a:	4618      	mov	r0, r3
 800516c:	f000 fba6 	bl	80058bc <RCCEx_PLLSAI2_Config>
 8005170:	4603      	mov	r3, r0
 8005172:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005174:	e003      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	74fb      	strb	r3, [r7, #19]
      break;
 800517a:	e000      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800517c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800517e:	7cfb      	ldrb	r3, [r7, #19]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d10b      	bne.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005184:	4b76      	ldr	r3, [pc, #472]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800518a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005192:	4973      	ldr	r1, [pc, #460]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005194:	4313      	orrs	r3, r2
 8005196:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800519a:	e001      	b.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800519c:	7cfb      	ldrb	r3, [r7, #19]
 800519e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d041      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80051b0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80051b4:	d02a      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80051b6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80051ba:	d824      	bhi.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80051bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051c0:	d008      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80051c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051c6:	d81e      	bhi.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d00a      	beq.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80051cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051d0:	d010      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80051d2:	e018      	b.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80051d4:	4b62      	ldr	r3, [pc, #392]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	4a61      	ldr	r2, [pc, #388]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051de:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80051e0:	e015      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	3304      	adds	r3, #4
 80051e6:	2100      	movs	r1, #0
 80051e8:	4618      	mov	r0, r3
 80051ea:	f000 fa73 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 80051ee:	4603      	mov	r3, r0
 80051f0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80051f2:	e00c      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	3320      	adds	r3, #32
 80051f8:	2100      	movs	r1, #0
 80051fa:	4618      	mov	r0, r3
 80051fc:	f000 fb5e 	bl	80058bc <RCCEx_PLLSAI2_Config>
 8005200:	4603      	mov	r3, r0
 8005202:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005204:	e003      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	74fb      	strb	r3, [r7, #19]
      break;
 800520a:	e000      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800520c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800520e:	7cfb      	ldrb	r3, [r7, #19]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d10b      	bne.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005214:	4b52      	ldr	r3, [pc, #328]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800521a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005222:	494f      	ldr	r1, [pc, #316]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005224:	4313      	orrs	r3, r2
 8005226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800522a:	e001      	b.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800522c:	7cfb      	ldrb	r3, [r7, #19]
 800522e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005238:	2b00      	cmp	r3, #0
 800523a:	f000 80a0 	beq.w	800537e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800523e:	2300      	movs	r3, #0
 8005240:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005242:	4b47      	ldr	r3, [pc, #284]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d101      	bne.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800524e:	2301      	movs	r3, #1
 8005250:	e000      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005252:	2300      	movs	r3, #0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00d      	beq.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005258:	4b41      	ldr	r3, [pc, #260]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800525a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800525c:	4a40      	ldr	r2, [pc, #256]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800525e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005262:	6593      	str	r3, [r2, #88]	@ 0x58
 8005264:	4b3e      	ldr	r3, [pc, #248]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005268:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800526c:	60bb      	str	r3, [r7, #8]
 800526e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005270:	2301      	movs	r3, #1
 8005272:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005274:	4b3b      	ldr	r3, [pc, #236]	@ (8005364 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a3a      	ldr	r2, [pc, #232]	@ (8005364 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800527a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800527e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005280:	f7fd fa14 	bl	80026ac <HAL_GetTick>
 8005284:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005286:	e009      	b.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005288:	f7fd fa10 	bl	80026ac <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	2b02      	cmp	r3, #2
 8005294:	d902      	bls.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	74fb      	strb	r3, [r7, #19]
        break;
 800529a:	e005      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800529c:	4b31      	ldr	r3, [pc, #196]	@ (8005364 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d0ef      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80052a8:	7cfb      	ldrb	r3, [r7, #19]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d15c      	bne.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052ae:	4b2c      	ldr	r3, [pc, #176]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052b8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d01f      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052c6:	697a      	ldr	r2, [r7, #20]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d019      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052cc:	4b24      	ldr	r3, [pc, #144]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052d8:	4b21      	ldr	r3, [pc, #132]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052de:	4a20      	ldr	r2, [pc, #128]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ee:	4a1c      	ldr	r2, [pc, #112]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80052f8:	4a19      	ldr	r2, [pc, #100]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	f003 0301 	and.w	r3, r3, #1
 8005306:	2b00      	cmp	r3, #0
 8005308:	d016      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800530a:	f7fd f9cf 	bl	80026ac <HAL_GetTick>
 800530e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005310:	e00b      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005312:	f7fd f9cb 	bl	80026ac <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005320:	4293      	cmp	r3, r2
 8005322:	d902      	bls.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005324:	2303      	movs	r3, #3
 8005326:	74fb      	strb	r3, [r7, #19]
            break;
 8005328:	e006      	b.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800532a:	4b0d      	ldr	r3, [pc, #52]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800532c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005330:	f003 0302 	and.w	r3, r3, #2
 8005334:	2b00      	cmp	r3, #0
 8005336:	d0ec      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005338:	7cfb      	ldrb	r3, [r7, #19]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d10c      	bne.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800533e:	4b08      	ldr	r3, [pc, #32]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005340:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005344:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800534e:	4904      	ldr	r1, [pc, #16]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005350:	4313      	orrs	r3, r2
 8005352:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005356:	e009      	b.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005358:	7cfb      	ldrb	r3, [r7, #19]
 800535a:	74bb      	strb	r3, [r7, #18]
 800535c:	e006      	b.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800535e:	bf00      	nop
 8005360:	40021000 	.word	0x40021000
 8005364:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005368:	7cfb      	ldrb	r3, [r7, #19]
 800536a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800536c:	7c7b      	ldrb	r3, [r7, #17]
 800536e:	2b01      	cmp	r3, #1
 8005370:	d105      	bne.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005372:	4b9e      	ldr	r3, [pc, #632]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005376:	4a9d      	ldr	r2, [pc, #628]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005378:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800537c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 0301 	and.w	r3, r3, #1
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00a      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800538a:	4b98      	ldr	r3, [pc, #608]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800538c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005390:	f023 0203 	bic.w	r2, r3, #3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005398:	4994      	ldr	r1, [pc, #592]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800539a:	4313      	orrs	r3, r2
 800539c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0302 	and.w	r3, r3, #2
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d00a      	beq.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80053ac:	4b8f      	ldr	r3, [pc, #572]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b2:	f023 020c 	bic.w	r2, r3, #12
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ba:	498c      	ldr	r1, [pc, #560]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053bc:	4313      	orrs	r3, r2
 80053be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0304 	and.w	r3, r3, #4
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00a      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80053ce:	4b87      	ldr	r3, [pc, #540]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053dc:	4983      	ldr	r1, [pc, #524]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053de:	4313      	orrs	r3, r2
 80053e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0308 	and.w	r3, r3, #8
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d00a      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80053f0:	4b7e      	ldr	r3, [pc, #504]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fe:	497b      	ldr	r1, [pc, #492]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005400:	4313      	orrs	r3, r2
 8005402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0310 	and.w	r3, r3, #16
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00a      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005412:	4b76      	ldr	r3, [pc, #472]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005418:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005420:	4972      	ldr	r1, [pc, #456]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005422:	4313      	orrs	r3, r2
 8005424:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0320 	and.w	r3, r3, #32
 8005430:	2b00      	cmp	r3, #0
 8005432:	d00a      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005434:	4b6d      	ldr	r3, [pc, #436]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800543a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005442:	496a      	ldr	r1, [pc, #424]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005444:	4313      	orrs	r3, r2
 8005446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00a      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005456:	4b65      	ldr	r3, [pc, #404]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800545c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005464:	4961      	ldr	r1, [pc, #388]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005466:	4313      	orrs	r3, r2
 8005468:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005474:	2b00      	cmp	r3, #0
 8005476:	d00a      	beq.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005478:	4b5c      	ldr	r3, [pc, #368]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800547a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800547e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005486:	4959      	ldr	r1, [pc, #356]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005488:	4313      	orrs	r3, r2
 800548a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00a      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800549a:	4b54      	ldr	r3, [pc, #336]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800549c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054a8:	4950      	ldr	r1, [pc, #320]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054aa:	4313      	orrs	r3, r2
 80054ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00a      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80054bc:	4b4b      	ldr	r3, [pc, #300]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ca:	4948      	ldr	r1, [pc, #288]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00a      	beq.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054de:	4b43      	ldr	r3, [pc, #268]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ec:	493f      	ldr	r1, [pc, #252]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d028      	beq.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005500:	4b3a      	ldr	r3, [pc, #232]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005506:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800550e:	4937      	ldr	r1, [pc, #220]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005510:	4313      	orrs	r3, r2
 8005512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800551a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800551e:	d106      	bne.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005520:	4b32      	ldr	r3, [pc, #200]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	4a31      	ldr	r2, [pc, #196]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005526:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800552a:	60d3      	str	r3, [r2, #12]
 800552c:	e011      	b.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005532:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005536:	d10c      	bne.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	3304      	adds	r3, #4
 800553c:	2101      	movs	r1, #1
 800553e:	4618      	mov	r0, r3
 8005540:	f000 f8c8 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 8005544:	4603      	mov	r3, r0
 8005546:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005548:	7cfb      	ldrb	r3, [r7, #19]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d001      	beq.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800554e:	7cfb      	ldrb	r3, [r7, #19]
 8005550:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800555a:	2b00      	cmp	r3, #0
 800555c:	d028      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800555e:	4b23      	ldr	r3, [pc, #140]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005564:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800556c:	491f      	ldr	r1, [pc, #124]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800556e:	4313      	orrs	r3, r2
 8005570:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005578:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800557c:	d106      	bne.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800557e:	4b1b      	ldr	r3, [pc, #108]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	4a1a      	ldr	r2, [pc, #104]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005584:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005588:	60d3      	str	r3, [r2, #12]
 800558a:	e011      	b.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005590:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005594:	d10c      	bne.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	3304      	adds	r3, #4
 800559a:	2101      	movs	r1, #1
 800559c:	4618      	mov	r0, r3
 800559e:	f000 f899 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 80055a2:	4603      	mov	r3, r0
 80055a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055a6:	7cfb      	ldrb	r3, [r7, #19]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d001      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80055ac:	7cfb      	ldrb	r3, [r7, #19]
 80055ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d02b      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80055bc:	4b0b      	ldr	r3, [pc, #44]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055ca:	4908      	ldr	r1, [pc, #32]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055cc:	4313      	orrs	r3, r2
 80055ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055da:	d109      	bne.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055dc:	4b03      	ldr	r3, [pc, #12]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	4a02      	ldr	r2, [pc, #8]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055e6:	60d3      	str	r3, [r2, #12]
 80055e8:	e014      	b.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80055ea:	bf00      	nop
 80055ec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055f8:	d10c      	bne.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	3304      	adds	r3, #4
 80055fe:	2101      	movs	r1, #1
 8005600:	4618      	mov	r0, r3
 8005602:	f000 f867 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 8005606:	4603      	mov	r3, r0
 8005608:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800560a:	7cfb      	ldrb	r3, [r7, #19]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d001      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005610:	7cfb      	ldrb	r3, [r7, #19]
 8005612:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d02f      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005620:	4b2b      	ldr	r3, [pc, #172]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005626:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800562e:	4928      	ldr	r1, [pc, #160]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005630:	4313      	orrs	r3, r2
 8005632:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800563a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800563e:	d10d      	bne.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	3304      	adds	r3, #4
 8005644:	2102      	movs	r1, #2
 8005646:	4618      	mov	r0, r3
 8005648:	f000 f844 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 800564c:	4603      	mov	r3, r0
 800564e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005650:	7cfb      	ldrb	r3, [r7, #19]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d014      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005656:	7cfb      	ldrb	r3, [r7, #19]
 8005658:	74bb      	strb	r3, [r7, #18]
 800565a:	e011      	b.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005660:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005664:	d10c      	bne.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	3320      	adds	r3, #32
 800566a:	2102      	movs	r1, #2
 800566c:	4618      	mov	r0, r3
 800566e:	f000 f925 	bl	80058bc <RCCEx_PLLSAI2_Config>
 8005672:	4603      	mov	r3, r0
 8005674:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005676:	7cfb      	ldrb	r3, [r7, #19]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d001      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800567c:	7cfb      	ldrb	r3, [r7, #19]
 800567e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00a      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800568c:	4b10      	ldr	r3, [pc, #64]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800568e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005692:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800569a:	490d      	ldr	r1, [pc, #52]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800569c:	4313      	orrs	r3, r2
 800569e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d00b      	beq.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80056ae:	4b08      	ldr	r3, [pc, #32]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80056b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056be:	4904      	ldr	r1, [pc, #16]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80056c0:	4313      	orrs	r3, r2
 80056c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80056c6:	7cbb      	ldrb	r3, [r7, #18]
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3718      	adds	r7, #24
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	40021000 	.word	0x40021000

080056d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056de:	2300      	movs	r3, #0
 80056e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80056e2:	4b75      	ldr	r3, [pc, #468]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	f003 0303 	and.w	r3, r3, #3
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d018      	beq.n	8005720 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80056ee:	4b72      	ldr	r3, [pc, #456]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	f003 0203 	and.w	r2, r3, #3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d10d      	bne.n	800571a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
       ||
 8005702:	2b00      	cmp	r3, #0
 8005704:	d009      	beq.n	800571a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005706:	4b6c      	ldr	r3, [pc, #432]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	091b      	lsrs	r3, r3, #4
 800570c:	f003 0307 	and.w	r3, r3, #7
 8005710:	1c5a      	adds	r2, r3, #1
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
       ||
 8005716:	429a      	cmp	r2, r3
 8005718:	d047      	beq.n	80057aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	73fb      	strb	r3, [r7, #15]
 800571e:	e044      	b.n	80057aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2b03      	cmp	r3, #3
 8005726:	d018      	beq.n	800575a <RCCEx_PLLSAI1_Config+0x86>
 8005728:	2b03      	cmp	r3, #3
 800572a:	d825      	bhi.n	8005778 <RCCEx_PLLSAI1_Config+0xa4>
 800572c:	2b01      	cmp	r3, #1
 800572e:	d002      	beq.n	8005736 <RCCEx_PLLSAI1_Config+0x62>
 8005730:	2b02      	cmp	r3, #2
 8005732:	d009      	beq.n	8005748 <RCCEx_PLLSAI1_Config+0x74>
 8005734:	e020      	b.n	8005778 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005736:	4b60      	ldr	r3, [pc, #384]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0302 	and.w	r3, r3, #2
 800573e:	2b00      	cmp	r3, #0
 8005740:	d11d      	bne.n	800577e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005746:	e01a      	b.n	800577e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005748:	4b5b      	ldr	r3, [pc, #364]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005750:	2b00      	cmp	r3, #0
 8005752:	d116      	bne.n	8005782 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005758:	e013      	b.n	8005782 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800575a:	4b57      	ldr	r3, [pc, #348]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005762:	2b00      	cmp	r3, #0
 8005764:	d10f      	bne.n	8005786 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005766:	4b54      	ldr	r3, [pc, #336]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d109      	bne.n	8005786 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005776:	e006      	b.n	8005786 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	73fb      	strb	r3, [r7, #15]
      break;
 800577c:	e004      	b.n	8005788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800577e:	bf00      	nop
 8005780:	e002      	b.n	8005788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005782:	bf00      	nop
 8005784:	e000      	b.n	8005788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005786:	bf00      	nop
    }

    if(status == HAL_OK)
 8005788:	7bfb      	ldrb	r3, [r7, #15]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d10d      	bne.n	80057aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800578e:	4b4a      	ldr	r3, [pc, #296]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6819      	ldr	r1, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	3b01      	subs	r3, #1
 80057a0:	011b      	lsls	r3, r3, #4
 80057a2:	430b      	orrs	r3, r1
 80057a4:	4944      	ldr	r1, [pc, #272]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80057aa:	7bfb      	ldrb	r3, [r7, #15]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d17d      	bne.n	80058ac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80057b0:	4b41      	ldr	r3, [pc, #260]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a40      	ldr	r2, [pc, #256]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80057ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057bc:	f7fc ff76 	bl	80026ac <HAL_GetTick>
 80057c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057c2:	e009      	b.n	80057d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80057c4:	f7fc ff72 	bl	80026ac <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d902      	bls.n	80057d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	73fb      	strb	r3, [r7, #15]
        break;
 80057d6:	e005      	b.n	80057e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057d8:	4b37      	ldr	r3, [pc, #220]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d1ef      	bne.n	80057c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d160      	bne.n	80058ac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d111      	bne.n	8005814 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057f0:	4b31      	ldr	r3, [pc, #196]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80057f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057fc:	687a      	ldr	r2, [r7, #4]
 80057fe:	6892      	ldr	r2, [r2, #8]
 8005800:	0211      	lsls	r1, r2, #8
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	68d2      	ldr	r2, [r2, #12]
 8005806:	0912      	lsrs	r2, r2, #4
 8005808:	0452      	lsls	r2, r2, #17
 800580a:	430a      	orrs	r2, r1
 800580c:	492a      	ldr	r1, [pc, #168]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800580e:	4313      	orrs	r3, r2
 8005810:	610b      	str	r3, [r1, #16]
 8005812:	e027      	b.n	8005864 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	2b01      	cmp	r3, #1
 8005818:	d112      	bne.n	8005840 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800581a:	4b27      	ldr	r3, [pc, #156]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005822:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	6892      	ldr	r2, [r2, #8]
 800582a:	0211      	lsls	r1, r2, #8
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	6912      	ldr	r2, [r2, #16]
 8005830:	0852      	lsrs	r2, r2, #1
 8005832:	3a01      	subs	r2, #1
 8005834:	0552      	lsls	r2, r2, #21
 8005836:	430a      	orrs	r2, r1
 8005838:	491f      	ldr	r1, [pc, #124]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800583a:	4313      	orrs	r3, r2
 800583c:	610b      	str	r3, [r1, #16]
 800583e:	e011      	b.n	8005864 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005840:	4b1d      	ldr	r3, [pc, #116]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005848:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	6892      	ldr	r2, [r2, #8]
 8005850:	0211      	lsls	r1, r2, #8
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	6952      	ldr	r2, [r2, #20]
 8005856:	0852      	lsrs	r2, r2, #1
 8005858:	3a01      	subs	r2, #1
 800585a:	0652      	lsls	r2, r2, #25
 800585c:	430a      	orrs	r2, r1
 800585e:	4916      	ldr	r1, [pc, #88]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005860:	4313      	orrs	r3, r2
 8005862:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005864:	4b14      	ldr	r3, [pc, #80]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a13      	ldr	r2, [pc, #76]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800586a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800586e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005870:	f7fc ff1c 	bl	80026ac <HAL_GetTick>
 8005874:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005876:	e009      	b.n	800588c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005878:	f7fc ff18 	bl	80026ac <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	2b02      	cmp	r3, #2
 8005884:	d902      	bls.n	800588c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	73fb      	strb	r3, [r7, #15]
          break;
 800588a:	e005      	b.n	8005898 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800588c:	4b0a      	ldr	r3, [pc, #40]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005894:	2b00      	cmp	r3, #0
 8005896:	d0ef      	beq.n	8005878 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005898:	7bfb      	ldrb	r3, [r7, #15]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d106      	bne.n	80058ac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800589e:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058a0:	691a      	ldr	r2, [r3, #16]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	4904      	ldr	r1, [pc, #16]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058a8:	4313      	orrs	r3, r2
 80058aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80058ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	40021000 	.word	0x40021000

080058bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058c6:	2300      	movs	r3, #0
 80058c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80058ca:	4b6a      	ldr	r3, [pc, #424]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	f003 0303 	and.w	r3, r3, #3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d018      	beq.n	8005908 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80058d6:	4b67      	ldr	r3, [pc, #412]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	f003 0203 	and.w	r2, r3, #3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	429a      	cmp	r2, r3
 80058e4:	d10d      	bne.n	8005902 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
       ||
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d009      	beq.n	8005902 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80058ee:	4b61      	ldr	r3, [pc, #388]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	091b      	lsrs	r3, r3, #4
 80058f4:	f003 0307 	and.w	r3, r3, #7
 80058f8:	1c5a      	adds	r2, r3, #1
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685b      	ldr	r3, [r3, #4]
       ||
 80058fe:	429a      	cmp	r2, r3
 8005900:	d047      	beq.n	8005992 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	73fb      	strb	r3, [r7, #15]
 8005906:	e044      	b.n	8005992 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2b03      	cmp	r3, #3
 800590e:	d018      	beq.n	8005942 <RCCEx_PLLSAI2_Config+0x86>
 8005910:	2b03      	cmp	r3, #3
 8005912:	d825      	bhi.n	8005960 <RCCEx_PLLSAI2_Config+0xa4>
 8005914:	2b01      	cmp	r3, #1
 8005916:	d002      	beq.n	800591e <RCCEx_PLLSAI2_Config+0x62>
 8005918:	2b02      	cmp	r3, #2
 800591a:	d009      	beq.n	8005930 <RCCEx_PLLSAI2_Config+0x74>
 800591c:	e020      	b.n	8005960 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800591e:	4b55      	ldr	r3, [pc, #340]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 0302 	and.w	r3, r3, #2
 8005926:	2b00      	cmp	r3, #0
 8005928:	d11d      	bne.n	8005966 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800592e:	e01a      	b.n	8005966 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005930:	4b50      	ldr	r3, [pc, #320]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005938:	2b00      	cmp	r3, #0
 800593a:	d116      	bne.n	800596a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005940:	e013      	b.n	800596a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005942:	4b4c      	ldr	r3, [pc, #304]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d10f      	bne.n	800596e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800594e:	4b49      	ldr	r3, [pc, #292]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005956:	2b00      	cmp	r3, #0
 8005958:	d109      	bne.n	800596e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800595e:	e006      	b.n	800596e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	73fb      	strb	r3, [r7, #15]
      break;
 8005964:	e004      	b.n	8005970 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005966:	bf00      	nop
 8005968:	e002      	b.n	8005970 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800596a:	bf00      	nop
 800596c:	e000      	b.n	8005970 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800596e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005970:	7bfb      	ldrb	r3, [r7, #15]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d10d      	bne.n	8005992 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005976:	4b3f      	ldr	r3, [pc, #252]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6819      	ldr	r1, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	3b01      	subs	r3, #1
 8005988:	011b      	lsls	r3, r3, #4
 800598a:	430b      	orrs	r3, r1
 800598c:	4939      	ldr	r1, [pc, #228]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 800598e:	4313      	orrs	r3, r2
 8005990:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005992:	7bfb      	ldrb	r3, [r7, #15]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d167      	bne.n	8005a68 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005998:	4b36      	ldr	r3, [pc, #216]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a35      	ldr	r2, [pc, #212]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 800599e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059a4:	f7fc fe82 	bl	80026ac <HAL_GetTick>
 80059a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80059aa:	e009      	b.n	80059c0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80059ac:	f7fc fe7e 	bl	80026ac <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d902      	bls.n	80059c0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	73fb      	strb	r3, [r7, #15]
        break;
 80059be:	e005      	b.n	80059cc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80059c0:	4b2c      	ldr	r3, [pc, #176]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1ef      	bne.n	80059ac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80059cc:	7bfb      	ldrb	r3, [r7, #15]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d14a      	bne.n	8005a68 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d111      	bne.n	80059fc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80059d8:	4b26      	ldr	r3, [pc, #152]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059da:	695b      	ldr	r3, [r3, #20]
 80059dc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80059e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059e4:	687a      	ldr	r2, [r7, #4]
 80059e6:	6892      	ldr	r2, [r2, #8]
 80059e8:	0211      	lsls	r1, r2, #8
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	68d2      	ldr	r2, [r2, #12]
 80059ee:	0912      	lsrs	r2, r2, #4
 80059f0:	0452      	lsls	r2, r2, #17
 80059f2:	430a      	orrs	r2, r1
 80059f4:	491f      	ldr	r1, [pc, #124]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059f6:	4313      	orrs	r3, r2
 80059f8:	614b      	str	r3, [r1, #20]
 80059fa:	e011      	b.n	8005a20 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80059fc:	4b1d      	ldr	r3, [pc, #116]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059fe:	695b      	ldr	r3, [r3, #20]
 8005a00:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005a04:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	6892      	ldr	r2, [r2, #8]
 8005a0c:	0211      	lsls	r1, r2, #8
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	6912      	ldr	r2, [r2, #16]
 8005a12:	0852      	lsrs	r2, r2, #1
 8005a14:	3a01      	subs	r2, #1
 8005a16:	0652      	lsls	r2, r2, #25
 8005a18:	430a      	orrs	r2, r1
 8005a1a:	4916      	ldr	r1, [pc, #88]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005a20:	4b14      	ldr	r3, [pc, #80]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a13      	ldr	r2, [pc, #76]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a2a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a2c:	f7fc fe3e 	bl	80026ac <HAL_GetTick>
 8005a30:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a32:	e009      	b.n	8005a48 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005a34:	f7fc fe3a 	bl	80026ac <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d902      	bls.n	8005a48 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	73fb      	strb	r3, [r7, #15]
          break;
 8005a46:	e005      	b.n	8005a54 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a48:	4b0a      	ldr	r3, [pc, #40]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d0ef      	beq.n	8005a34 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005a54:	7bfb      	ldrb	r3, [r7, #15]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d106      	bne.n	8005a68 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005a5a:	4b06      	ldr	r3, [pc, #24]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a5c:	695a      	ldr	r2, [r3, #20]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	4904      	ldr	r1, [pc, #16]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a64:	4313      	orrs	r3, r2
 8005a66:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3710      	adds	r7, #16
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	bf00      	nop
 8005a74:	40021000 	.word	0x40021000

08005a78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b082      	sub	sp, #8
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d101      	bne.n	8005a8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e054      	b.n	8005b34 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d111      	bne.n	8005aba <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 fd14 	bl	80064cc <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d102      	bne.n	8005ab2 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a23      	ldr	r2, [pc, #140]	@ (8005b3c <HAL_TIM_Base_Init+0xc4>)
 8005ab0:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2202      	movs	r2, #2
 8005abe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	3304      	adds	r3, #4
 8005aca:	4619      	mov	r1, r3
 8005acc:	4610      	mov	r0, r2
 8005ace:	f000 fbbd 	bl	800624c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2201      	movs	r2, #1
 8005aee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2201      	movs	r2, #1
 8005b06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2201      	movs	r2, #1
 8005b16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3708      	adds	r7, #8
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	08001e81 	.word	0x08001e81

08005b40 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b085      	sub	sp, #20
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d001      	beq.n	8005b58 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e047      	b.n	8005be8 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a23      	ldr	r2, [pc, #140]	@ (8005bf4 <HAL_TIM_Base_Start+0xb4>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d01d      	beq.n	8005ba6 <HAL_TIM_Base_Start+0x66>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b72:	d018      	beq.n	8005ba6 <HAL_TIM_Base_Start+0x66>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a1f      	ldr	r2, [pc, #124]	@ (8005bf8 <HAL_TIM_Base_Start+0xb8>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d013      	beq.n	8005ba6 <HAL_TIM_Base_Start+0x66>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a1e      	ldr	r2, [pc, #120]	@ (8005bfc <HAL_TIM_Base_Start+0xbc>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d00e      	beq.n	8005ba6 <HAL_TIM_Base_Start+0x66>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a1c      	ldr	r2, [pc, #112]	@ (8005c00 <HAL_TIM_Base_Start+0xc0>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d009      	beq.n	8005ba6 <HAL_TIM_Base_Start+0x66>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a1b      	ldr	r2, [pc, #108]	@ (8005c04 <HAL_TIM_Base_Start+0xc4>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d004      	beq.n	8005ba6 <HAL_TIM_Base_Start+0x66>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a19      	ldr	r2, [pc, #100]	@ (8005c08 <HAL_TIM_Base_Start+0xc8>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d115      	bne.n	8005bd2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	689a      	ldr	r2, [r3, #8]
 8005bac:	4b17      	ldr	r3, [pc, #92]	@ (8005c0c <HAL_TIM_Base_Start+0xcc>)
 8005bae:	4013      	ands	r3, r2
 8005bb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2b06      	cmp	r3, #6
 8005bb6:	d015      	beq.n	8005be4 <HAL_TIM_Base_Start+0xa4>
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bbe:	d011      	beq.n	8005be4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f042 0201 	orr.w	r2, r2, #1
 8005bce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bd0:	e008      	b.n	8005be4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f042 0201 	orr.w	r2, r2, #1
 8005be0:	601a      	str	r2, [r3, #0]
 8005be2:	e000      	b.n	8005be6 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005be4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005be6:	2300      	movs	r3, #0
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3714      	adds	r7, #20
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr
 8005bf4:	40012c00 	.word	0x40012c00
 8005bf8:	40000400 	.word	0x40000400
 8005bfc:	40000800 	.word	0x40000800
 8005c00:	40000c00 	.word	0x40000c00
 8005c04:	40013400 	.word	0x40013400
 8005c08:	40014000 	.word	0x40014000
 8005c0c:	00010007 	.word	0x00010007

08005c10 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6a1a      	ldr	r2, [r3, #32]
 8005c1e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005c22:	4013      	ands	r3, r2
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10f      	bne.n	8005c48 <HAL_TIM_Base_Stop+0x38>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	6a1a      	ldr	r2, [r3, #32]
 8005c2e:	f240 4344 	movw	r3, #1092	@ 0x444
 8005c32:	4013      	ands	r3, r2
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d107      	bne.n	8005c48 <HAL_TIM_Base_Stop+0x38>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f022 0201 	bic.w	r2, r2, #1
 8005c46:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	370c      	adds	r7, #12
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr
	...

08005c60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b085      	sub	sp, #20
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d001      	beq.n	8005c78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e04f      	b.n	8005d18 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2202      	movs	r2, #2
 8005c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	68da      	ldr	r2, [r3, #12]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f042 0201 	orr.w	r2, r2, #1
 8005c8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a23      	ldr	r2, [pc, #140]	@ (8005d24 <HAL_TIM_Base_Start_IT+0xc4>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d01d      	beq.n	8005cd6 <HAL_TIM_Base_Start_IT+0x76>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ca2:	d018      	beq.n	8005cd6 <HAL_TIM_Base_Start_IT+0x76>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a1f      	ldr	r2, [pc, #124]	@ (8005d28 <HAL_TIM_Base_Start_IT+0xc8>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d013      	beq.n	8005cd6 <HAL_TIM_Base_Start_IT+0x76>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a1e      	ldr	r2, [pc, #120]	@ (8005d2c <HAL_TIM_Base_Start_IT+0xcc>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d00e      	beq.n	8005cd6 <HAL_TIM_Base_Start_IT+0x76>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a1c      	ldr	r2, [pc, #112]	@ (8005d30 <HAL_TIM_Base_Start_IT+0xd0>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d009      	beq.n	8005cd6 <HAL_TIM_Base_Start_IT+0x76>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a1b      	ldr	r2, [pc, #108]	@ (8005d34 <HAL_TIM_Base_Start_IT+0xd4>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d004      	beq.n	8005cd6 <HAL_TIM_Base_Start_IT+0x76>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a19      	ldr	r2, [pc, #100]	@ (8005d38 <HAL_TIM_Base_Start_IT+0xd8>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d115      	bne.n	8005d02 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	689a      	ldr	r2, [r3, #8]
 8005cdc:	4b17      	ldr	r3, [pc, #92]	@ (8005d3c <HAL_TIM_Base_Start_IT+0xdc>)
 8005cde:	4013      	ands	r3, r2
 8005ce0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2b06      	cmp	r3, #6
 8005ce6:	d015      	beq.n	8005d14 <HAL_TIM_Base_Start_IT+0xb4>
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cee:	d011      	beq.n	8005d14 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f042 0201 	orr.w	r2, r2, #1
 8005cfe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d00:	e008      	b.n	8005d14 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f042 0201 	orr.w	r2, r2, #1
 8005d10:	601a      	str	r2, [r3, #0]
 8005d12:	e000      	b.n	8005d16 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d14:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3714      	adds	r7, #20
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr
 8005d24:	40012c00 	.word	0x40012c00
 8005d28:	40000400 	.word	0x40000400
 8005d2c:	40000800 	.word	0x40000800
 8005d30:	40000c00 	.word	0x40000c00
 8005d34:	40013400 	.word	0x40013400
 8005d38:	40014000 	.word	0x40014000
 8005d3c:	00010007 	.word	0x00010007

08005d40 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	68da      	ldr	r2, [r3, #12]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f022 0201 	bic.w	r2, r2, #1
 8005d56:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	6a1a      	ldr	r2, [r3, #32]
 8005d5e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005d62:	4013      	ands	r3, r2
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d10f      	bne.n	8005d88 <HAL_TIM_Base_Stop_IT+0x48>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	6a1a      	ldr	r2, [r3, #32]
 8005d6e:	f240 4344 	movw	r3, #1092	@ 0x444
 8005d72:	4013      	ands	r3, r2
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d107      	bne.n	8005d88 <HAL_TIM_Base_Stop_IT+0x48>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f022 0201 	bic.w	r2, r2, #1
 8005d86:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	370c      	adds	r7, #12
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr

08005d9e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d9e:	b580      	push	{r7, lr}
 8005da0:	b084      	sub	sp, #16
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	691b      	ldr	r3, [r3, #16]
 8005db4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	f003 0302 	and.w	r3, r3, #2
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d026      	beq.n	8005e0e <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f003 0302 	and.w	r3, r3, #2
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d021      	beq.n	8005e0e <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f06f 0202 	mvn.w	r2, #2
 8005dd2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	699b      	ldr	r3, [r3, #24]
 8005de0:	f003 0303 	and.w	r3, r3, #3
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d005      	beq.n	8005df4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	4798      	blx	r3
 8005df2:	e009      	b.n	8005e08 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	f003 0304 	and.w	r3, r3, #4
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d026      	beq.n	8005e66 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f003 0304 	and.w	r3, r3, #4
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d021      	beq.n	8005e66 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f06f 0204 	mvn.w	r2, #4
 8005e2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2202      	movs	r2, #2
 8005e30:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	699b      	ldr	r3, [r3, #24]
 8005e38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d005      	beq.n	8005e4c <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	4798      	blx	r3
 8005e4a:	e009      	b.n	8005e60 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	f003 0308 	and.w	r3, r3, #8
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d026      	beq.n	8005ebe <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f003 0308 	and.w	r3, r3, #8
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d021      	beq.n	8005ebe <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f06f 0208 	mvn.w	r2, #8
 8005e82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2204      	movs	r2, #4
 8005e88:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69db      	ldr	r3, [r3, #28]
 8005e90:	f003 0303 	and.w	r3, r3, #3
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d005      	beq.n	8005ea4 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	4798      	blx	r3
 8005ea2:	e009      	b.n	8005eb8 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	f003 0310 	and.w	r3, r3, #16
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d026      	beq.n	8005f16 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f003 0310 	and.w	r3, r3, #16
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d021      	beq.n	8005f16 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f06f 0210 	mvn.w	r2, #16
 8005eda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2208      	movs	r2, #8
 8005ee0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	69db      	ldr	r3, [r3, #28]
 8005ee8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d005      	beq.n	8005efc <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	4798      	blx	r3
 8005efa:	e009      	b.n	8005f10 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	f003 0301 	and.w	r3, r3, #1
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d00e      	beq.n	8005f3e <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d009      	beq.n	8005f3e <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f06f 0201 	mvn.w	r2, #1
 8005f32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d104      	bne.n	8005f52 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00e      	beq.n	8005f70 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d009      	beq.n	8005f70 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005f64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00e      	beq.n	8005f98 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d009      	beq.n	8005f98 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d00e      	beq.n	8005fc0 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d009      	beq.n	8005fc0 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005fb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	f003 0320 	and.w	r3, r3, #32
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d00e      	beq.n	8005fe8 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f003 0320 	and.w	r3, r3, #32
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d009      	beq.n	8005fe8 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f06f 0220 	mvn.w	r2, #32
 8005fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005fe8:	bf00      	nop
 8005fea:	3710      	adds	r7, #16
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006004:	2b01      	cmp	r3, #1
 8006006:	d101      	bne.n	800600c <HAL_TIM_ConfigClockSource+0x1c>
 8006008:	2302      	movs	r3, #2
 800600a:	e0b6      	b.n	800617a <HAL_TIM_ConfigClockSource+0x18a>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2202      	movs	r2, #2
 8006018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800602a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800602e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006036:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	68ba      	ldr	r2, [r7, #8]
 800603e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006048:	d03e      	beq.n	80060c8 <HAL_TIM_ConfigClockSource+0xd8>
 800604a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800604e:	f200 8087 	bhi.w	8006160 <HAL_TIM_ConfigClockSource+0x170>
 8006052:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006056:	f000 8086 	beq.w	8006166 <HAL_TIM_ConfigClockSource+0x176>
 800605a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800605e:	d87f      	bhi.n	8006160 <HAL_TIM_ConfigClockSource+0x170>
 8006060:	2b70      	cmp	r3, #112	@ 0x70
 8006062:	d01a      	beq.n	800609a <HAL_TIM_ConfigClockSource+0xaa>
 8006064:	2b70      	cmp	r3, #112	@ 0x70
 8006066:	d87b      	bhi.n	8006160 <HAL_TIM_ConfigClockSource+0x170>
 8006068:	2b60      	cmp	r3, #96	@ 0x60
 800606a:	d050      	beq.n	800610e <HAL_TIM_ConfigClockSource+0x11e>
 800606c:	2b60      	cmp	r3, #96	@ 0x60
 800606e:	d877      	bhi.n	8006160 <HAL_TIM_ConfigClockSource+0x170>
 8006070:	2b50      	cmp	r3, #80	@ 0x50
 8006072:	d03c      	beq.n	80060ee <HAL_TIM_ConfigClockSource+0xfe>
 8006074:	2b50      	cmp	r3, #80	@ 0x50
 8006076:	d873      	bhi.n	8006160 <HAL_TIM_ConfigClockSource+0x170>
 8006078:	2b40      	cmp	r3, #64	@ 0x40
 800607a:	d058      	beq.n	800612e <HAL_TIM_ConfigClockSource+0x13e>
 800607c:	2b40      	cmp	r3, #64	@ 0x40
 800607e:	d86f      	bhi.n	8006160 <HAL_TIM_ConfigClockSource+0x170>
 8006080:	2b30      	cmp	r3, #48	@ 0x30
 8006082:	d064      	beq.n	800614e <HAL_TIM_ConfigClockSource+0x15e>
 8006084:	2b30      	cmp	r3, #48	@ 0x30
 8006086:	d86b      	bhi.n	8006160 <HAL_TIM_ConfigClockSource+0x170>
 8006088:	2b20      	cmp	r3, #32
 800608a:	d060      	beq.n	800614e <HAL_TIM_ConfigClockSource+0x15e>
 800608c:	2b20      	cmp	r3, #32
 800608e:	d867      	bhi.n	8006160 <HAL_TIM_ConfigClockSource+0x170>
 8006090:	2b00      	cmp	r3, #0
 8006092:	d05c      	beq.n	800614e <HAL_TIM_ConfigClockSource+0x15e>
 8006094:	2b10      	cmp	r3, #16
 8006096:	d05a      	beq.n	800614e <HAL_TIM_ConfigClockSource+0x15e>
 8006098:	e062      	b.n	8006160 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060aa:	f000 f9ef 	bl	800648c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	68ba      	ldr	r2, [r7, #8]
 80060c4:	609a      	str	r2, [r3, #8]
      break;
 80060c6:	e04f      	b.n	8006168 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060d8:	f000 f9d8 	bl	800648c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	689a      	ldr	r2, [r3, #8]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060ea:	609a      	str	r2, [r3, #8]
      break;
 80060ec:	e03c      	b.n	8006168 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060fa:	461a      	mov	r2, r3
 80060fc:	f000 f94c 	bl	8006398 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	2150      	movs	r1, #80	@ 0x50
 8006106:	4618      	mov	r0, r3
 8006108:	f000 f9a5 	bl	8006456 <TIM_ITRx_SetConfig>
      break;
 800610c:	e02c      	b.n	8006168 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800611a:	461a      	mov	r2, r3
 800611c:	f000 f96b 	bl	80063f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	2160      	movs	r1, #96	@ 0x60
 8006126:	4618      	mov	r0, r3
 8006128:	f000 f995 	bl	8006456 <TIM_ITRx_SetConfig>
      break;
 800612c:	e01c      	b.n	8006168 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800613a:	461a      	mov	r2, r3
 800613c:	f000 f92c 	bl	8006398 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2140      	movs	r1, #64	@ 0x40
 8006146:	4618      	mov	r0, r3
 8006148:	f000 f985 	bl	8006456 <TIM_ITRx_SetConfig>
      break;
 800614c:	e00c      	b.n	8006168 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4619      	mov	r1, r3
 8006158:	4610      	mov	r0, r2
 800615a:	f000 f97c 	bl	8006456 <TIM_ITRx_SetConfig>
      break;
 800615e:	e003      	b.n	8006168 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006160:	2301      	movs	r3, #1
 8006162:	73fb      	strb	r3, [r7, #15]
      break;
 8006164:	e000      	b.n	8006168 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006166:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006178:	7bfb      	ldrb	r3, [r7, #15]
}
 800617a:	4618      	mov	r0, r3
 800617c:	3710      	adds	r7, #16
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}

08006182 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006182:	b480      	push	{r7}
 8006184:	b083      	sub	sp, #12
 8006186:	af00      	add	r7, sp, #0
 8006188:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800618a:	bf00      	nop
 800618c:	370c      	adds	r7, #12
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr

08006196 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006196:	b480      	push	{r7}
 8006198:	b083      	sub	sp, #12
 800619a:	af00      	add	r7, sp, #0
 800619c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800619e:	bf00      	nop
 80061a0:	370c      	adds	r7, #12
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr

080061aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061aa:	b480      	push	{r7}
 80061ac:	b083      	sub	sp, #12
 80061ae:	af00      	add	r7, sp, #0
 80061b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061b2:	bf00      	nop
 80061b4:	370c      	adds	r7, #12
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr

080061be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061be:	b480      	push	{r7}
 80061c0:	b083      	sub	sp, #12
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061c6:	bf00      	nop
 80061c8:	370c      	adds	r7, #12
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr

080061d2 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80061d2:	b480      	push	{r7}
 80061d4:	b083      	sub	sp, #12
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80061da:	bf00      	nop
 80061dc:	370c      	adds	r7, #12
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr

080061e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061e6:	b480      	push	{r7}
 80061e8:	b083      	sub	sp, #12
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061ee:	bf00      	nop
 80061f0:	370c      	adds	r7, #12
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr

080061fa <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80061fa:	b480      	push	{r7}
 80061fc:	b083      	sub	sp, #12
 80061fe:	af00      	add	r7, sp, #0
 8006200:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006202:	bf00      	nop
 8006204:	370c      	adds	r7, #12
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr

0800620e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800620e:	b480      	push	{r7}
 8006210:	b083      	sub	sp, #12
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006216:	bf00      	nop
 8006218:	370c      	adds	r7, #12
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr

08006222 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006222:	b480      	push	{r7}
 8006224:	b083      	sub	sp, #12
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800622a:	bf00      	nop
 800622c:	370c      	adds	r7, #12
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr

08006236 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006236:	b480      	push	{r7}
 8006238:	b083      	sub	sp, #12
 800623a:	af00      	add	r7, sp, #0
 800623c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800623e:	bf00      	nop
 8006240:	370c      	adds	r7, #12
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
	...

0800624c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	4a46      	ldr	r2, [pc, #280]	@ (8006378 <TIM_Base_SetConfig+0x12c>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d013      	beq.n	800628c <TIM_Base_SetConfig+0x40>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800626a:	d00f      	beq.n	800628c <TIM_Base_SetConfig+0x40>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4a43      	ldr	r2, [pc, #268]	@ (800637c <TIM_Base_SetConfig+0x130>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d00b      	beq.n	800628c <TIM_Base_SetConfig+0x40>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	4a42      	ldr	r2, [pc, #264]	@ (8006380 <TIM_Base_SetConfig+0x134>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d007      	beq.n	800628c <TIM_Base_SetConfig+0x40>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	4a41      	ldr	r2, [pc, #260]	@ (8006384 <TIM_Base_SetConfig+0x138>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d003      	beq.n	800628c <TIM_Base_SetConfig+0x40>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	4a40      	ldr	r2, [pc, #256]	@ (8006388 <TIM_Base_SetConfig+0x13c>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d108      	bne.n	800629e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006292:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	68fa      	ldr	r2, [r7, #12]
 800629a:	4313      	orrs	r3, r2
 800629c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a35      	ldr	r2, [pc, #212]	@ (8006378 <TIM_Base_SetConfig+0x12c>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d01f      	beq.n	80062e6 <TIM_Base_SetConfig+0x9a>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062ac:	d01b      	beq.n	80062e6 <TIM_Base_SetConfig+0x9a>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	4a32      	ldr	r2, [pc, #200]	@ (800637c <TIM_Base_SetConfig+0x130>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d017      	beq.n	80062e6 <TIM_Base_SetConfig+0x9a>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	4a31      	ldr	r2, [pc, #196]	@ (8006380 <TIM_Base_SetConfig+0x134>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d013      	beq.n	80062e6 <TIM_Base_SetConfig+0x9a>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	4a30      	ldr	r2, [pc, #192]	@ (8006384 <TIM_Base_SetConfig+0x138>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d00f      	beq.n	80062e6 <TIM_Base_SetConfig+0x9a>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	4a2f      	ldr	r2, [pc, #188]	@ (8006388 <TIM_Base_SetConfig+0x13c>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d00b      	beq.n	80062e6 <TIM_Base_SetConfig+0x9a>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	4a2e      	ldr	r2, [pc, #184]	@ (800638c <TIM_Base_SetConfig+0x140>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d007      	beq.n	80062e6 <TIM_Base_SetConfig+0x9a>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a2d      	ldr	r2, [pc, #180]	@ (8006390 <TIM_Base_SetConfig+0x144>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d003      	beq.n	80062e6 <TIM_Base_SetConfig+0x9a>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	4a2c      	ldr	r2, [pc, #176]	@ (8006394 <TIM_Base_SetConfig+0x148>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d108      	bne.n	80062f8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	68fa      	ldr	r2, [r7, #12]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	695b      	ldr	r3, [r3, #20]
 8006302:	4313      	orrs	r3, r2
 8006304:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	68fa      	ldr	r2, [r7, #12]
 800630a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	689a      	ldr	r2, [r3, #8]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	4a16      	ldr	r2, [pc, #88]	@ (8006378 <TIM_Base_SetConfig+0x12c>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d00f      	beq.n	8006344 <TIM_Base_SetConfig+0xf8>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	4a18      	ldr	r2, [pc, #96]	@ (8006388 <TIM_Base_SetConfig+0x13c>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d00b      	beq.n	8006344 <TIM_Base_SetConfig+0xf8>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	4a17      	ldr	r2, [pc, #92]	@ (800638c <TIM_Base_SetConfig+0x140>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d007      	beq.n	8006344 <TIM_Base_SetConfig+0xf8>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4a16      	ldr	r2, [pc, #88]	@ (8006390 <TIM_Base_SetConfig+0x144>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d003      	beq.n	8006344 <TIM_Base_SetConfig+0xf8>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4a15      	ldr	r2, [pc, #84]	@ (8006394 <TIM_Base_SetConfig+0x148>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d103      	bne.n	800634c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	691a      	ldr	r2, [r3, #16]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	691b      	ldr	r3, [r3, #16]
 8006356:	f003 0301 	and.w	r3, r3, #1
 800635a:	2b01      	cmp	r3, #1
 800635c:	d105      	bne.n	800636a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	691b      	ldr	r3, [r3, #16]
 8006362:	f023 0201 	bic.w	r2, r3, #1
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	611a      	str	r2, [r3, #16]
  }
}
 800636a:	bf00      	nop
 800636c:	3714      	adds	r7, #20
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	40012c00 	.word	0x40012c00
 800637c:	40000400 	.word	0x40000400
 8006380:	40000800 	.word	0x40000800
 8006384:	40000c00 	.word	0x40000c00
 8006388:	40013400 	.word	0x40013400
 800638c:	40014000 	.word	0x40014000
 8006390:	40014400 	.word	0x40014400
 8006394:	40014800 	.word	0x40014800

08006398 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006398:	b480      	push	{r7}
 800639a:	b087      	sub	sp, #28
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6a1b      	ldr	r3, [r3, #32]
 80063a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	6a1b      	ldr	r3, [r3, #32]
 80063ae:	f023 0201 	bic.w	r2, r3, #1
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	011b      	lsls	r3, r3, #4
 80063c8:	693a      	ldr	r2, [r7, #16]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	f023 030a 	bic.w	r3, r3, #10
 80063d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80063d6:	697a      	ldr	r2, [r7, #20]
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	4313      	orrs	r3, r2
 80063dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	693a      	ldr	r2, [r7, #16]
 80063e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	697a      	ldr	r2, [r7, #20]
 80063e8:	621a      	str	r2, [r3, #32]
}
 80063ea:	bf00      	nop
 80063ec:	371c      	adds	r7, #28
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr

080063f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063f6:	b480      	push	{r7}
 80063f8:	b087      	sub	sp, #28
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	60f8      	str	r0, [r7, #12]
 80063fe:	60b9      	str	r1, [r7, #8]
 8006400:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	6a1b      	ldr	r3, [r3, #32]
 8006406:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6a1b      	ldr	r3, [r3, #32]
 800640c:	f023 0210 	bic.w	r2, r3, #16
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	699b      	ldr	r3, [r3, #24]
 8006418:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006420:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	031b      	lsls	r3, r3, #12
 8006426:	693a      	ldr	r2, [r7, #16]
 8006428:	4313      	orrs	r3, r2
 800642a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006432:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	011b      	lsls	r3, r3, #4
 8006438:	697a      	ldr	r2, [r7, #20]
 800643a:	4313      	orrs	r3, r2
 800643c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	693a      	ldr	r2, [r7, #16]
 8006442:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	697a      	ldr	r2, [r7, #20]
 8006448:	621a      	str	r2, [r3, #32]
}
 800644a:	bf00      	nop
 800644c:	371c      	adds	r7, #28
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr

08006456 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006456:	b480      	push	{r7}
 8006458:	b085      	sub	sp, #20
 800645a:	af00      	add	r7, sp, #0
 800645c:	6078      	str	r0, [r7, #4]
 800645e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800646c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800646e:	683a      	ldr	r2, [r7, #0]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	4313      	orrs	r3, r2
 8006474:	f043 0307 	orr.w	r3, r3, #7
 8006478:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	609a      	str	r2, [r3, #8]
}
 8006480:	bf00      	nop
 8006482:	3714      	adds	r7, #20
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr

0800648c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800648c:	b480      	push	{r7}
 800648e:	b087      	sub	sp, #28
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	60b9      	str	r1, [r7, #8]
 8006496:	607a      	str	r2, [r7, #4]
 8006498:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80064a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	021a      	lsls	r2, r3, #8
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	431a      	orrs	r2, r3
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	4313      	orrs	r3, r2
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	697a      	ldr	r2, [r7, #20]
 80064be:	609a      	str	r2, [r3, #8]
}
 80064c0:	bf00      	nop
 80064c2:	371c      	adds	r7, #28
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr

080064cc <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	4a1e      	ldr	r2, [pc, #120]	@ (8006550 <TIM_ResetCallback+0x84>)
 80064d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4a1d      	ldr	r2, [pc, #116]	@ (8006554 <TIM_ResetCallback+0x88>)
 80064e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4a1c      	ldr	r2, [pc, #112]	@ (8006558 <TIM_ResetCallback+0x8c>)
 80064e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a1b      	ldr	r2, [pc, #108]	@ (800655c <TIM_ResetCallback+0x90>)
 80064f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4a1a      	ldr	r2, [pc, #104]	@ (8006560 <TIM_ResetCallback+0x94>)
 80064f8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a19      	ldr	r2, [pc, #100]	@ (8006564 <TIM_ResetCallback+0x98>)
 8006500:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a18      	ldr	r2, [pc, #96]	@ (8006568 <TIM_ResetCallback+0x9c>)
 8006508:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a17      	ldr	r2, [pc, #92]	@ (800656c <TIM_ResetCallback+0xa0>)
 8006510:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	4a16      	ldr	r2, [pc, #88]	@ (8006570 <TIM_ResetCallback+0xa4>)
 8006518:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	4a15      	ldr	r2, [pc, #84]	@ (8006574 <TIM_ResetCallback+0xa8>)
 8006520:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	4a14      	ldr	r2, [pc, #80]	@ (8006578 <TIM_ResetCallback+0xac>)
 8006528:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	4a13      	ldr	r2, [pc, #76]	@ (800657c <TIM_ResetCallback+0xb0>)
 8006530:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	4a12      	ldr	r2, [pc, #72]	@ (8006580 <TIM_ResetCallback+0xb4>)
 8006538:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	4a11      	ldr	r2, [pc, #68]	@ (8006584 <TIM_ResetCallback+0xb8>)
 8006540:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 8006544:	bf00      	nop
 8006546:	370c      	adds	r7, #12
 8006548:	46bd      	mov	sp, r7
 800654a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654e:	4770      	bx	lr
 8006550:	08006183 	.word	0x08006183
 8006554:	08006197 	.word	0x08006197
 8006558:	0800620f 	.word	0x0800620f
 800655c:	08006223 	.word	0x08006223
 8006560:	080061bf 	.word	0x080061bf
 8006564:	080061d3 	.word	0x080061d3
 8006568:	080061ab 	.word	0x080061ab
 800656c:	080061e7 	.word	0x080061e7
 8006570:	080061fb 	.word	0x080061fb
 8006574:	08006237 	.word	0x08006237
 8006578:	08006699 	.word	0x08006699
 800657c:	080066ad 	.word	0x080066ad
 8006580:	080066c1 	.word	0x080066c1
 8006584:	080066d5 	.word	0x080066d5

08006588 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006588:	b480      	push	{r7}
 800658a:	b085      	sub	sp, #20
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
 8006590:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006598:	2b01      	cmp	r3, #1
 800659a:	d101      	bne.n	80065a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800659c:	2302      	movs	r3, #2
 800659e:	e068      	b.n	8006672 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2202      	movs	r2, #2
 80065ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a2e      	ldr	r2, [pc, #184]	@ (8006680 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d004      	beq.n	80065d4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a2d      	ldr	r2, [pc, #180]	@ (8006684 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d108      	bne.n	80065e6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80065da:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	68fa      	ldr	r2, [r7, #12]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065ec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68fa      	ldr	r2, [r7, #12]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	68fa      	ldr	r2, [r7, #12]
 80065fe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a1e      	ldr	r2, [pc, #120]	@ (8006680 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d01d      	beq.n	8006646 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006612:	d018      	beq.n	8006646 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a1b      	ldr	r2, [pc, #108]	@ (8006688 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d013      	beq.n	8006646 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a1a      	ldr	r2, [pc, #104]	@ (800668c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d00e      	beq.n	8006646 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a18      	ldr	r2, [pc, #96]	@ (8006690 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d009      	beq.n	8006646 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a13      	ldr	r2, [pc, #76]	@ (8006684 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d004      	beq.n	8006646 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a14      	ldr	r2, [pc, #80]	@ (8006694 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d10c      	bne.n	8006660 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800664c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	68ba      	ldr	r2, [r7, #8]
 8006654:	4313      	orrs	r3, r2
 8006656:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68ba      	ldr	r2, [r7, #8]
 800665e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2201      	movs	r2, #1
 8006664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3714      	adds	r7, #20
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr
 800667e:	bf00      	nop
 8006680:	40012c00 	.word	0x40012c00
 8006684:	40013400 	.word	0x40013400
 8006688:	40000400 	.word	0x40000400
 800668c:	40000800 	.word	0x40000800
 8006690:	40000c00 	.word	0x40000c00
 8006694:	40014000 	.word	0x40014000

08006698 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006698:	b480      	push	{r7}
 800669a:	b083      	sub	sp, #12
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80066a0:	bf00      	nop
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b083      	sub	sp, #12
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80066b4:	bf00      	nop
 80066b6:	370c      	adds	r7, #12
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr

080066c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b083      	sub	sp, #12
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80066dc:	bf00      	nop
 80066de:	370c      	adds	r7, #12
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr

080066e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e04e      	b.n	8006798 <HAL_UART_Init+0xb0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d114      	bne.n	800672c <HAL_UART_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 fca2 	bl	8007054 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d103      	bne.n	8006722 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a20      	ldr	r2, [pc, #128]	@ (80067a0 <HAL_UART_Init+0xb8>)
 800671e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2224      	movs	r2, #36	@ 0x24
 8006730:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681a      	ldr	r2, [r3, #0]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f022 0201 	bic.w	r2, r2, #1
 8006740:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006746:	2b00      	cmp	r3, #0
 8006748:	d002      	beq.n	8006750 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f000 ff80 	bl	8007650 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 fcc5 	bl	80070e0 <UART_SetConfig>
 8006756:	4603      	mov	r3, r0
 8006758:	2b01      	cmp	r3, #1
 800675a:	d101      	bne.n	8006760 <HAL_UART_Init+0x78>
  {
    return HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	e01b      	b.n	8006798 <HAL_UART_Init+0xb0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	685a      	ldr	r2, [r3, #4]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800676e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	689a      	ldr	r2, [r3, #8]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800677e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f042 0201 	orr.w	r2, r2, #1
 800678e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 ffff 	bl	8007794 <UART_CheckIdleState>
 8006796:	4603      	mov	r3, r0
}
 8006798:	4618      	mov	r0, r3
 800679a:	3708      	adds	r7, #8
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}
 80067a0:	080022f5 	.word	0x080022f5

080067a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b08a      	sub	sp, #40	@ 0x28
 80067a8:	af02      	add	r7, sp, #8
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	603b      	str	r3, [r7, #0]
 80067b0:	4613      	mov	r3, r2
 80067b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80067b8:	2b20      	cmp	r3, #32
 80067ba:	d177      	bne.n	80068ac <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d002      	beq.n	80067c8 <HAL_UART_Transmit+0x24>
 80067c2:	88fb      	ldrh	r3, [r7, #6]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d101      	bne.n	80067cc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	e070      	b.n	80068ae <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	2221      	movs	r2, #33	@ 0x21
 80067d8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80067da:	f7fb ff67 	bl	80026ac <HAL_GetTick>
 80067de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	88fa      	ldrh	r2, [r7, #6]
 80067e4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	88fa      	ldrh	r2, [r7, #6]
 80067ec:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067f8:	d108      	bne.n	800680c <HAL_UART_Transmit+0x68>
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	691b      	ldr	r3, [r3, #16]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d104      	bne.n	800680c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006802:	2300      	movs	r3, #0
 8006804:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	61bb      	str	r3, [r7, #24]
 800680a:	e003      	b.n	8006814 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006810:	2300      	movs	r3, #0
 8006812:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006814:	e02f      	b.n	8006876 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	9300      	str	r3, [sp, #0]
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	2200      	movs	r2, #0
 800681e:	2180      	movs	r1, #128	@ 0x80
 8006820:	68f8      	ldr	r0, [r7, #12]
 8006822:	f001 f85f 	bl	80078e4 <UART_WaitOnFlagUntilTimeout>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d004      	beq.n	8006836 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2220      	movs	r2, #32
 8006830:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006832:	2303      	movs	r3, #3
 8006834:	e03b      	b.n	80068ae <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006836:	69fb      	ldr	r3, [r7, #28]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d10b      	bne.n	8006854 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800683c:	69bb      	ldr	r3, [r7, #24]
 800683e:	881a      	ldrh	r2, [r3, #0]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006848:	b292      	uxth	r2, r2
 800684a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800684c:	69bb      	ldr	r3, [r7, #24]
 800684e:	3302      	adds	r3, #2
 8006850:	61bb      	str	r3, [r7, #24]
 8006852:	e007      	b.n	8006864 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	781a      	ldrb	r2, [r3, #0]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800685e:	69fb      	ldr	r3, [r7, #28]
 8006860:	3301      	adds	r3, #1
 8006862:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800686a:	b29b      	uxth	r3, r3
 800686c:	3b01      	subs	r3, #1
 800686e:	b29a      	uxth	r2, r3
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800687c:	b29b      	uxth	r3, r3
 800687e:	2b00      	cmp	r3, #0
 8006880:	d1c9      	bne.n	8006816 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	9300      	str	r3, [sp, #0]
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	2200      	movs	r2, #0
 800688a:	2140      	movs	r1, #64	@ 0x40
 800688c:	68f8      	ldr	r0, [r7, #12]
 800688e:	f001 f829 	bl	80078e4 <UART_WaitOnFlagUntilTimeout>
 8006892:	4603      	mov	r3, r0
 8006894:	2b00      	cmp	r3, #0
 8006896:	d004      	beq.n	80068a2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2220      	movs	r2, #32
 800689c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e005      	b.n	80068ae <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2220      	movs	r2, #32
 80068a6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80068a8:	2300      	movs	r3, #0
 80068aa:	e000      	b.n	80068ae <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80068ac:	2302      	movs	r3, #2
  }
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3720      	adds	r7, #32
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}
	...

080068b8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b08b      	sub	sp, #44	@ 0x2c
 80068bc:	af00      	add	r7, sp, #0
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	60b9      	str	r1, [r7, #8]
 80068c2:	4613      	mov	r3, r2
 80068c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068ca:	2b20      	cmp	r3, #32
 80068cc:	d147      	bne.n	800695e <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d002      	beq.n	80068da <HAL_UART_Transmit_IT+0x22>
 80068d4:	88fb      	ldrh	r3, [r7, #6]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d101      	bne.n	80068de <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e040      	b.n	8006960 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	68ba      	ldr	r2, [r7, #8]
 80068e2:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	88fa      	ldrh	r2, [r7, #6]
 80068e8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	88fa      	ldrh	r2, [r7, #6]
 80068f0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2200      	movs	r2, #0
 80068f8:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2221      	movs	r2, #33	@ 0x21
 8006906:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006910:	d107      	bne.n	8006922 <HAL_UART_Transmit_IT+0x6a>
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	691b      	ldr	r3, [r3, #16]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d103      	bne.n	8006922 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	4a13      	ldr	r2, [pc, #76]	@ (800696c <HAL_UART_Transmit_IT+0xb4>)
 800691e:	66da      	str	r2, [r3, #108]	@ 0x6c
 8006920:	e002      	b.n	8006928 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	4a12      	ldr	r2, [pc, #72]	@ (8006970 <HAL_UART_Transmit_IT+0xb8>)
 8006926:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	e853 3f00 	ldrex	r3, [r3]
 8006934:	613b      	str	r3, [r7, #16]
   return(result);
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800693c:	627b      	str	r3, [r7, #36]	@ 0x24
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	461a      	mov	r2, r3
 8006944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006946:	623b      	str	r3, [r7, #32]
 8006948:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800694a:	69f9      	ldr	r1, [r7, #28]
 800694c:	6a3a      	ldr	r2, [r7, #32]
 800694e:	e841 2300 	strex	r3, r2, [r1]
 8006952:	61bb      	str	r3, [r7, #24]
   return(result);
 8006954:	69bb      	ldr	r3, [r7, #24]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d1e6      	bne.n	8006928 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800695a:	2300      	movs	r3, #0
 800695c:	e000      	b.n	8006960 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800695e:	2302      	movs	r3, #2
  }
}
 8006960:	4618      	mov	r0, r3
 8006962:	372c      	adds	r7, #44	@ 0x2c
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr
 800696c:	08007cfb 	.word	0x08007cfb
 8006970:	08007c45 	.word	0x08007c45

08006974 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b0ba      	sub	sp, #232	@ 0xe8
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	69db      	ldr	r3, [r3, #28]
 8006982:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800699a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800699e:	f640 030f 	movw	r3, #2063	@ 0x80f
 80069a2:	4013      	ands	r3, r2
 80069a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80069a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d115      	bne.n	80069dc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80069b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069b4:	f003 0320 	and.w	r3, r3, #32
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d00f      	beq.n	80069dc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80069bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069c0:	f003 0320 	and.w	r3, r3, #32
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d009      	beq.n	80069dc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	f000 82d8 	beq.w	8006f82 <HAL_UART_IRQHandler+0x60e>
      {
        huart->RxISR(huart);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	4798      	blx	r3
      }
      return;
 80069da:	e2d2      	b.n	8006f82 <HAL_UART_IRQHandler+0x60e>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80069dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f000 811d 	beq.w	8006c20 <HAL_UART_IRQHandler+0x2ac>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80069e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80069ea:	f003 0301 	and.w	r3, r3, #1
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d106      	bne.n	8006a00 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80069f2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80069f6:	4b88      	ldr	r3, [pc, #544]	@ (8006c18 <HAL_UART_IRQHandler+0x2a4>)
 80069f8:	4013      	ands	r3, r2
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	f000 8110 	beq.w	8006c20 <HAL_UART_IRQHandler+0x2ac>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a04:	f003 0301 	and.w	r3, r3, #1
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d011      	beq.n	8006a30 <HAL_UART_IRQHandler+0xbc>
 8006a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d00b      	beq.n	8006a30 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a26:	f043 0201 	orr.w	r2, r3, #1
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a34:	f003 0302 	and.w	r3, r3, #2
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d011      	beq.n	8006a60 <HAL_UART_IRQHandler+0xec>
 8006a3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a40:	f003 0301 	and.w	r3, r3, #1
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d00b      	beq.n	8006a60 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	2202      	movs	r2, #2
 8006a4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a56:	f043 0204 	orr.w	r2, r3, #4
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a64:	f003 0304 	and.w	r3, r3, #4
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d011      	beq.n	8006a90 <HAL_UART_IRQHandler+0x11c>
 8006a6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a70:	f003 0301 	and.w	r3, r3, #1
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00b      	beq.n	8006a90 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2204      	movs	r2, #4
 8006a7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a86:	f043 0202 	orr.w	r2, r3, #2
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006a90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a94:	f003 0308 	and.w	r3, r3, #8
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d017      	beq.n	8006acc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006a9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006aa0:	f003 0320 	and.w	r3, r3, #32
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d105      	bne.n	8006ab4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006aa8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006aac:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00b      	beq.n	8006acc <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	2208      	movs	r2, #8
 8006aba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ac2:	f043 0208 	orr.w	r2, r3, #8
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006acc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ad0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d012      	beq.n	8006afe <HAL_UART_IRQHandler+0x18a>
 8006ad8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006adc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d00c      	beq.n	8006afe <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006aec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006af4:	f043 0220 	orr.w	r2, r3, #32
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	f000 823e 	beq.w	8006f86 <HAL_UART_IRQHandler+0x612>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b0e:	f003 0320 	and.w	r3, r3, #32
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d00d      	beq.n	8006b32 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006b16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b1a:	f003 0320 	and.w	r3, r3, #32
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d007      	beq.n	8006b32 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d003      	beq.n	8006b32 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b38:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b46:	2b40      	cmp	r3, #64	@ 0x40
 8006b48:	d005      	beq.n	8006b56 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006b4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b4e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d053      	beq.n	8006bfe <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 fff8 	bl	8007b4c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b66:	2b40      	cmp	r3, #64	@ 0x40
 8006b68:	d143      	bne.n	8006bf2 <HAL_UART_IRQHandler+0x27e>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	3308      	adds	r3, #8
 8006b70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b74:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b78:	e853 3f00 	ldrex	r3, [r3]
 8006b7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006b80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	3308      	adds	r3, #8
 8006b92:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006b96:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006b9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006ba2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006ba6:	e841 2300 	strex	r3, r2, [r1]
 8006baa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006bae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1d9      	bne.n	8006b6a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d013      	beq.n	8006be6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bc2:	4a16      	ldr	r2, [pc, #88]	@ (8006c1c <HAL_UART_IRQHandler+0x2a8>)
 8006bc4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f7fb ffa6 	bl	8002b1c <HAL_DMA_Abort_IT>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d01d      	beq.n	8006c12 <HAL_UART_IRQHandler+0x29e>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bdc:	687a      	ldr	r2, [r7, #4]
 8006bde:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006be0:	4610      	mov	r0, r2
 8006be2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006be4:	e015      	b.n	8006c12 <HAL_UART_IRQHandler+0x29e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bf0:	e00f      	b.n	8006c12 <HAL_UART_IRQHandler+0x29e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bfc:	e009      	b.n	8006c12 <HAL_UART_IRQHandler+0x29e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006c10:	e1b9      	b.n	8006f86 <HAL_UART_IRQHandler+0x612>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c12:	bf00      	nop
    return;
 8006c14:	e1b7      	b.n	8006f86 <HAL_UART_IRQHandler+0x612>
 8006c16:	bf00      	nop
 8006c18:	04000120 	.word	0x04000120
 8006c1c:	08007c15 	.word	0x08007c15

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	f040 8170 	bne.w	8006f0a <HAL_UART_IRQHandler+0x596>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c2e:	f003 0310 	and.w	r3, r3, #16
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	f000 8169 	beq.w	8006f0a <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c3c:	f003 0310 	and.w	r3, r3, #16
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	f000 8162 	beq.w	8006f0a <HAL_UART_IRQHandler+0x596>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	2210      	movs	r2, #16
 8006c4c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c58:	2b40      	cmp	r3, #64	@ 0x40
 8006c5a:	f040 80d8 	bne.w	8006e0e <HAL_UART_IRQHandler+0x49a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006c6a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	f000 80af 	beq.w	8006dd2 <HAL_UART_IRQHandler+0x45e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006c7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	f080 80a7 	bcs.w	8006dd2 <HAL_UART_IRQHandler+0x45e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c8a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f003 0320 	and.w	r3, r3, #32
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	f040 8086 	bne.w	8006dac <HAL_UART_IRQHandler+0x438>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006cac:	e853 3f00 	ldrex	r3, [r3]
 8006cb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006cb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006cb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006cca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006cce:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006cd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006cda:	e841 2300 	strex	r3, r2, [r1]
 8006cde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006ce2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1da      	bne.n	8006ca0 <HAL_UART_IRQHandler+0x32c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	3308      	adds	r3, #8
 8006cf0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cf4:	e853 3f00 	ldrex	r3, [r3]
 8006cf8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006cfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006cfc:	f023 0301 	bic.w	r3, r3, #1
 8006d00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	3308      	adds	r3, #8
 8006d0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006d0e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006d12:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d14:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006d16:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006d1a:	e841 2300 	strex	r3, r2, [r1]
 8006d1e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006d20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d1e1      	bne.n	8006cea <HAL_UART_IRQHandler+0x376>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	3308      	adds	r3, #8
 8006d2c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d30:	e853 3f00 	ldrex	r3, [r3]
 8006d34:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006d36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	3308      	adds	r3, #8
 8006d46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006d4a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006d50:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006d52:	e841 2300 	strex	r3, r2, [r1]
 8006d56:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006d58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d1e3      	bne.n	8006d26 <HAL_UART_IRQHandler+0x3b2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2220      	movs	r2, #32
 8006d62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d74:	e853 3f00 	ldrex	r3, [r3]
 8006d78:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006d7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d7c:	f023 0310 	bic.w	r3, r3, #16
 8006d80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	461a      	mov	r2, r3
 8006d8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d8e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d90:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d92:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d94:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d96:	e841 2300 	strex	r3, r2, [r1]
 8006d9a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006d9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d1e4      	bne.n	8006d6c <HAL_UART_IRQHandler+0x3f8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006da6:	4618      	mov	r0, r3
 8006da8:	f7fb fe7a 	bl	8002aa0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2202      	movs	r2, #2
 8006db0:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006db8:	687a      	ldr	r2, [r7, #4]
 8006dba:	f8b2 1058 	ldrh.w	r1, [r2, #88]	@ 0x58
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	f8b2 205a 	ldrh.w	r2, [r2, #90]	@ 0x5a
 8006dc4:	b292      	uxth	r2, r2
 8006dc6:	1a8a      	subs	r2, r1, r2
 8006dc8:	b292      	uxth	r2, r2
 8006dca:	4611      	mov	r1, r2
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006dd0:	e0db      	b.n	8006f8a <HAL_UART_IRQHandler+0x616>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006dd8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	f040 80d4 	bne.w	8006f8a <HAL_UART_IRQHandler+0x616>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f003 0320 	and.w	r3, r3, #32
 8006dee:	2b20      	cmp	r3, #32
 8006df0:	f040 80cb 	bne.w	8006f8a <HAL_UART_IRQHandler+0x616>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2202      	movs	r2, #2
 8006df8:	665a      	str	r2, [r3, #100]	@ 0x64
            huart->RxEventCallback(huart, huart->RxXferSize);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 8006e06:	4611      	mov	r1, r2
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	4798      	blx	r3
      return;
 8006e0c:	e0bd      	b.n	8006f8a <HAL_UART_IRQHandler+0x616>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	1ad3      	subs	r3, r2, r3
 8006e1e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	f000 80af 	beq.w	8006f8e <HAL_UART_IRQHandler+0x61a>
          && (nb_rx_data > 0U))
 8006e30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	f000 80aa 	beq.w	8006f8e <HAL_UART_IRQHandler+0x61a>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e42:	e853 3f00 	ldrex	r3, [r3]
 8006e46:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e4a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	461a      	mov	r2, r3
 8006e58:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006e5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e5e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e64:	e841 2300 	strex	r3, r2, [r1]
 8006e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d1e4      	bne.n	8006e3a <HAL_UART_IRQHandler+0x4c6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	3308      	adds	r3, #8
 8006e76:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7a:	e853 3f00 	ldrex	r3, [r3]
 8006e7e:	623b      	str	r3, [r7, #32]
   return(result);
 8006e80:	6a3b      	ldr	r3, [r7, #32]
 8006e82:	f023 0301 	bic.w	r3, r3, #1
 8006e86:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	3308      	adds	r3, #8
 8006e90:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006e94:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e98:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e9c:	e841 2300 	strex	r3, r2, [r1]
 8006ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d1e3      	bne.n	8006e70 <HAL_UART_IRQHandler+0x4fc>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2220      	movs	r2, #32
 8006eac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	e853 3f00 	ldrex	r3, [r3]
 8006ec8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	f023 0310 	bic.w	r3, r3, #16
 8006ed0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	461a      	mov	r2, r3
 8006eda:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006ede:	61fb      	str	r3, [r7, #28]
 8006ee0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee2:	69b9      	ldr	r1, [r7, #24]
 8006ee4:	69fa      	ldr	r2, [r7, #28]
 8006ee6:	e841 2300 	strex	r3, r2, [r1]
 8006eea:	617b      	str	r3, [r7, #20]
   return(result);
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1e4      	bne.n	8006ebc <HAL_UART_IRQHandler+0x548>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2202      	movs	r2, #2
 8006ef6:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006efe:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8006f02:	4611      	mov	r1, r2
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006f08:	e041      	b.n	8006f8e <HAL_UART_IRQHandler+0x61a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d010      	beq.n	8006f38 <HAL_UART_IRQHandler+0x5c4>
 8006f16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d00a      	beq.n	8006f38 <HAL_UART_IRQHandler+0x5c4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006f2a:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f36:	e02d      	b.n	8006f94 <HAL_UART_IRQHandler+0x620>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006f38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d00e      	beq.n	8006f62 <HAL_UART_IRQHandler+0x5ee>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006f44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d008      	beq.n	8006f62 <HAL_UART_IRQHandler+0x5ee>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d01c      	beq.n	8006f92 <HAL_UART_IRQHandler+0x61e>
    {
      huart->TxISR(huart);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	4798      	blx	r3
    }
    return;
 8006f60:	e017      	b.n	8006f92 <HAL_UART_IRQHandler+0x61e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d012      	beq.n	8006f94 <HAL_UART_IRQHandler+0x620>
 8006f6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d00c      	beq.n	8006f94 <HAL_UART_IRQHandler+0x620>
  {
    UART_EndTransmit_IT(huart);
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f000 ff1d 	bl	8007dba <UART_EndTransmit_IT>
    return;
 8006f80:	e008      	b.n	8006f94 <HAL_UART_IRQHandler+0x620>
      return;
 8006f82:	bf00      	nop
 8006f84:	e006      	b.n	8006f94 <HAL_UART_IRQHandler+0x620>
    return;
 8006f86:	bf00      	nop
 8006f88:	e004      	b.n	8006f94 <HAL_UART_IRQHandler+0x620>
      return;
 8006f8a:	bf00      	nop
 8006f8c:	e002      	b.n	8006f94 <HAL_UART_IRQHandler+0x620>
      return;
 8006f8e:	bf00      	nop
 8006f90:	e000      	b.n	8006f94 <HAL_UART_IRQHandler+0x620>
    return;
 8006f92:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006f94:	37e8      	adds	r7, #232	@ 0xe8
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
 8006f9a:	bf00      	nop

08006f9c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006fa4:	bf00      	nop
 8006fa6:	370c      	adds	r7, #12
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr

08006fb0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006fb8:	bf00      	nop
 8006fba:	370c      	adds	r7, #12
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr

08006fc4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006fcc:	bf00      	nop
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b083      	sub	sp, #12
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006fe0:	bf00      	nop
 8006fe2:	370c      	adds	r7, #12
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr

08006fec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b083      	sub	sp, #12
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006ff4:	bf00      	nop
 8006ff6:	370c      	adds	r7, #12
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr

08007000 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8007000:	b480      	push	{r7}
 8007002:	b083      	sub	sp, #12
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8007008:	bf00      	nop
 800700a:	370c      	adds	r7, #12
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr

08007014 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8007014:	b480      	push	{r7}
 8007016:	b083      	sub	sp, #12
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800701c:	bf00      	nop
 800701e:	370c      	adds	r7, #12
 8007020:	46bd      	mov	sp, r7
 8007022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007026:	4770      	bx	lr

08007028 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8007028:	b480      	push	{r7}
 800702a:	b083      	sub	sp, #12
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007030:	bf00      	nop
 8007032:	370c      	adds	r7, #12
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr

0800703c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	460b      	mov	r3, r1
 8007046:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007048:	bf00      	nop
 800704a:	370c      	adds	r7, #12
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8007054:	b480      	push	{r7}
 8007056:	b083      	sub	sp, #12
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4a16      	ldr	r2, [pc, #88]	@ (80070b8 <UART_InitCallbacksToDefault+0x64>)
 8007060:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	4a15      	ldr	r2, [pc, #84]	@ (80070bc <UART_InitCallbacksToDefault+0x68>)
 8007068:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	4a14      	ldr	r2, [pc, #80]	@ (80070c0 <UART_InitCallbacksToDefault+0x6c>)
 8007070:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	4a13      	ldr	r2, [pc, #76]	@ (80070c4 <UART_InitCallbacksToDefault+0x70>)
 8007078:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	4a12      	ldr	r2, [pc, #72]	@ (80070c8 <UART_InitCallbacksToDefault+0x74>)
 8007080:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	4a11      	ldr	r2, [pc, #68]	@ (80070cc <UART_InitCallbacksToDefault+0x78>)
 8007088:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	4a10      	ldr	r2, [pc, #64]	@ (80070d0 <UART_InitCallbacksToDefault+0x7c>)
 8007090:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	4a0f      	ldr	r2, [pc, #60]	@ (80070d4 <UART_InitCallbacksToDefault+0x80>)
 8007098:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	4a0e      	ldr	r2, [pc, #56]	@ (80070d8 <UART_InitCallbacksToDefault+0x84>)
 80070a0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
#if defined(USART_CR1_FIFOEN)
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
#endif /* USART_CR1_FIFOEN */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	4a0d      	ldr	r2, [pc, #52]	@ (80070dc <UART_InitCallbacksToDefault+0x88>)
 80070a8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

}
 80070ac:	bf00      	nop
 80070ae:	370c      	adds	r7, #12
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr
 80070b8:	08006fb1 	.word	0x08006fb1
 80070bc:	08006f9d 	.word	0x08006f9d
 80070c0:	08006fd9 	.word	0x08006fd9
 80070c4:	08006fc5 	.word	0x08006fc5
 80070c8:	08006fed 	.word	0x08006fed
 80070cc:	08007001 	.word	0x08007001
 80070d0:	08007015 	.word	0x08007015
 80070d4:	08007029 	.word	0x08007029
 80070d8:	0800819d 	.word	0x0800819d
 80070dc:	0800703d 	.word	0x0800703d

080070e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80070e4:	b08a      	sub	sp, #40	@ 0x28
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80070ea:	2300      	movs	r3, #0
 80070ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	689a      	ldr	r2, [r3, #8]
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	691b      	ldr	r3, [r3, #16]
 80070f8:	431a      	orrs	r2, r3
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	431a      	orrs	r2, r3
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	69db      	ldr	r3, [r3, #28]
 8007104:	4313      	orrs	r3, r2
 8007106:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	4ba4      	ldr	r3, [pc, #656]	@ (80073a0 <UART_SetConfig+0x2c0>)
 8007110:	4013      	ands	r3, r2
 8007112:	68fa      	ldr	r2, [r7, #12]
 8007114:	6812      	ldr	r2, [r2, #0]
 8007116:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007118:	430b      	orrs	r3, r1
 800711a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	68da      	ldr	r2, [r3, #12]
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	430a      	orrs	r2, r1
 8007130:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	699b      	ldr	r3, [r3, #24]
 8007136:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a99      	ldr	r2, [pc, #612]	@ (80073a4 <UART_SetConfig+0x2c4>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d004      	beq.n	800714c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	6a1b      	ldr	r3, [r3, #32]
 8007146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007148:	4313      	orrs	r3, r2
 800714a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	689b      	ldr	r3, [r3, #8]
 8007152:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800715c:	430a      	orrs	r2, r1
 800715e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a90      	ldr	r2, [pc, #576]	@ (80073a8 <UART_SetConfig+0x2c8>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d126      	bne.n	80071b8 <UART_SetConfig+0xd8>
 800716a:	4b90      	ldr	r3, [pc, #576]	@ (80073ac <UART_SetConfig+0x2cc>)
 800716c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007170:	f003 0303 	and.w	r3, r3, #3
 8007174:	2b03      	cmp	r3, #3
 8007176:	d81b      	bhi.n	80071b0 <UART_SetConfig+0xd0>
 8007178:	a201      	add	r2, pc, #4	@ (adr r2, 8007180 <UART_SetConfig+0xa0>)
 800717a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800717e:	bf00      	nop
 8007180:	08007191 	.word	0x08007191
 8007184:	080071a1 	.word	0x080071a1
 8007188:	08007199 	.word	0x08007199
 800718c:	080071a9 	.word	0x080071a9
 8007190:	2301      	movs	r3, #1
 8007192:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007196:	e116      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007198:	2302      	movs	r3, #2
 800719a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800719e:	e112      	b.n	80073c6 <UART_SetConfig+0x2e6>
 80071a0:	2304      	movs	r3, #4
 80071a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071a6:	e10e      	b.n	80073c6 <UART_SetConfig+0x2e6>
 80071a8:	2308      	movs	r3, #8
 80071aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071ae:	e10a      	b.n	80073c6 <UART_SetConfig+0x2e6>
 80071b0:	2310      	movs	r3, #16
 80071b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071b6:	e106      	b.n	80073c6 <UART_SetConfig+0x2e6>
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a7c      	ldr	r2, [pc, #496]	@ (80073b0 <UART_SetConfig+0x2d0>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d138      	bne.n	8007234 <UART_SetConfig+0x154>
 80071c2:	4b7a      	ldr	r3, [pc, #488]	@ (80073ac <UART_SetConfig+0x2cc>)
 80071c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071c8:	f003 030c 	and.w	r3, r3, #12
 80071cc:	2b0c      	cmp	r3, #12
 80071ce:	d82d      	bhi.n	800722c <UART_SetConfig+0x14c>
 80071d0:	a201      	add	r2, pc, #4	@ (adr r2, 80071d8 <UART_SetConfig+0xf8>)
 80071d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071d6:	bf00      	nop
 80071d8:	0800720d 	.word	0x0800720d
 80071dc:	0800722d 	.word	0x0800722d
 80071e0:	0800722d 	.word	0x0800722d
 80071e4:	0800722d 	.word	0x0800722d
 80071e8:	0800721d 	.word	0x0800721d
 80071ec:	0800722d 	.word	0x0800722d
 80071f0:	0800722d 	.word	0x0800722d
 80071f4:	0800722d 	.word	0x0800722d
 80071f8:	08007215 	.word	0x08007215
 80071fc:	0800722d 	.word	0x0800722d
 8007200:	0800722d 	.word	0x0800722d
 8007204:	0800722d 	.word	0x0800722d
 8007208:	08007225 	.word	0x08007225
 800720c:	2300      	movs	r3, #0
 800720e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007212:	e0d8      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007214:	2302      	movs	r3, #2
 8007216:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800721a:	e0d4      	b.n	80073c6 <UART_SetConfig+0x2e6>
 800721c:	2304      	movs	r3, #4
 800721e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007222:	e0d0      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007224:	2308      	movs	r3, #8
 8007226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800722a:	e0cc      	b.n	80073c6 <UART_SetConfig+0x2e6>
 800722c:	2310      	movs	r3, #16
 800722e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007232:	e0c8      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a5e      	ldr	r2, [pc, #376]	@ (80073b4 <UART_SetConfig+0x2d4>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d125      	bne.n	800728a <UART_SetConfig+0x1aa>
 800723e:	4b5b      	ldr	r3, [pc, #364]	@ (80073ac <UART_SetConfig+0x2cc>)
 8007240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007244:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007248:	2b30      	cmp	r3, #48	@ 0x30
 800724a:	d016      	beq.n	800727a <UART_SetConfig+0x19a>
 800724c:	2b30      	cmp	r3, #48	@ 0x30
 800724e:	d818      	bhi.n	8007282 <UART_SetConfig+0x1a2>
 8007250:	2b20      	cmp	r3, #32
 8007252:	d00a      	beq.n	800726a <UART_SetConfig+0x18a>
 8007254:	2b20      	cmp	r3, #32
 8007256:	d814      	bhi.n	8007282 <UART_SetConfig+0x1a2>
 8007258:	2b00      	cmp	r3, #0
 800725a:	d002      	beq.n	8007262 <UART_SetConfig+0x182>
 800725c:	2b10      	cmp	r3, #16
 800725e:	d008      	beq.n	8007272 <UART_SetConfig+0x192>
 8007260:	e00f      	b.n	8007282 <UART_SetConfig+0x1a2>
 8007262:	2300      	movs	r3, #0
 8007264:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007268:	e0ad      	b.n	80073c6 <UART_SetConfig+0x2e6>
 800726a:	2302      	movs	r3, #2
 800726c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007270:	e0a9      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007272:	2304      	movs	r3, #4
 8007274:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007278:	e0a5      	b.n	80073c6 <UART_SetConfig+0x2e6>
 800727a:	2308      	movs	r3, #8
 800727c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007280:	e0a1      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007282:	2310      	movs	r3, #16
 8007284:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007288:	e09d      	b.n	80073c6 <UART_SetConfig+0x2e6>
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a4a      	ldr	r2, [pc, #296]	@ (80073b8 <UART_SetConfig+0x2d8>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d125      	bne.n	80072e0 <UART_SetConfig+0x200>
 8007294:	4b45      	ldr	r3, [pc, #276]	@ (80073ac <UART_SetConfig+0x2cc>)
 8007296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800729a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800729e:	2bc0      	cmp	r3, #192	@ 0xc0
 80072a0:	d016      	beq.n	80072d0 <UART_SetConfig+0x1f0>
 80072a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80072a4:	d818      	bhi.n	80072d8 <UART_SetConfig+0x1f8>
 80072a6:	2b80      	cmp	r3, #128	@ 0x80
 80072a8:	d00a      	beq.n	80072c0 <UART_SetConfig+0x1e0>
 80072aa:	2b80      	cmp	r3, #128	@ 0x80
 80072ac:	d814      	bhi.n	80072d8 <UART_SetConfig+0x1f8>
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d002      	beq.n	80072b8 <UART_SetConfig+0x1d8>
 80072b2:	2b40      	cmp	r3, #64	@ 0x40
 80072b4:	d008      	beq.n	80072c8 <UART_SetConfig+0x1e8>
 80072b6:	e00f      	b.n	80072d8 <UART_SetConfig+0x1f8>
 80072b8:	2300      	movs	r3, #0
 80072ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072be:	e082      	b.n	80073c6 <UART_SetConfig+0x2e6>
 80072c0:	2302      	movs	r3, #2
 80072c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072c6:	e07e      	b.n	80073c6 <UART_SetConfig+0x2e6>
 80072c8:	2304      	movs	r3, #4
 80072ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072ce:	e07a      	b.n	80073c6 <UART_SetConfig+0x2e6>
 80072d0:	2308      	movs	r3, #8
 80072d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072d6:	e076      	b.n	80073c6 <UART_SetConfig+0x2e6>
 80072d8:	2310      	movs	r3, #16
 80072da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072de:	e072      	b.n	80073c6 <UART_SetConfig+0x2e6>
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a35      	ldr	r2, [pc, #212]	@ (80073bc <UART_SetConfig+0x2dc>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d12a      	bne.n	8007340 <UART_SetConfig+0x260>
 80072ea:	4b30      	ldr	r3, [pc, #192]	@ (80073ac <UART_SetConfig+0x2cc>)
 80072ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072f8:	d01a      	beq.n	8007330 <UART_SetConfig+0x250>
 80072fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072fe:	d81b      	bhi.n	8007338 <UART_SetConfig+0x258>
 8007300:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007304:	d00c      	beq.n	8007320 <UART_SetConfig+0x240>
 8007306:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800730a:	d815      	bhi.n	8007338 <UART_SetConfig+0x258>
 800730c:	2b00      	cmp	r3, #0
 800730e:	d003      	beq.n	8007318 <UART_SetConfig+0x238>
 8007310:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007314:	d008      	beq.n	8007328 <UART_SetConfig+0x248>
 8007316:	e00f      	b.n	8007338 <UART_SetConfig+0x258>
 8007318:	2300      	movs	r3, #0
 800731a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800731e:	e052      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007320:	2302      	movs	r3, #2
 8007322:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007326:	e04e      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007328:	2304      	movs	r3, #4
 800732a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800732e:	e04a      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007330:	2308      	movs	r3, #8
 8007332:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007336:	e046      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007338:	2310      	movs	r3, #16
 800733a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800733e:	e042      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a17      	ldr	r2, [pc, #92]	@ (80073a4 <UART_SetConfig+0x2c4>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d13a      	bne.n	80073c0 <UART_SetConfig+0x2e0>
 800734a:	4b18      	ldr	r3, [pc, #96]	@ (80073ac <UART_SetConfig+0x2cc>)
 800734c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007350:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007354:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007358:	d01a      	beq.n	8007390 <UART_SetConfig+0x2b0>
 800735a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800735e:	d81b      	bhi.n	8007398 <UART_SetConfig+0x2b8>
 8007360:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007364:	d00c      	beq.n	8007380 <UART_SetConfig+0x2a0>
 8007366:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800736a:	d815      	bhi.n	8007398 <UART_SetConfig+0x2b8>
 800736c:	2b00      	cmp	r3, #0
 800736e:	d003      	beq.n	8007378 <UART_SetConfig+0x298>
 8007370:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007374:	d008      	beq.n	8007388 <UART_SetConfig+0x2a8>
 8007376:	e00f      	b.n	8007398 <UART_SetConfig+0x2b8>
 8007378:	2300      	movs	r3, #0
 800737a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800737e:	e022      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007380:	2302      	movs	r3, #2
 8007382:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007386:	e01e      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007388:	2304      	movs	r3, #4
 800738a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800738e:	e01a      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007390:	2308      	movs	r3, #8
 8007392:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007396:	e016      	b.n	80073c6 <UART_SetConfig+0x2e6>
 8007398:	2310      	movs	r3, #16
 800739a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800739e:	e012      	b.n	80073c6 <UART_SetConfig+0x2e6>
 80073a0:	efff69f3 	.word	0xefff69f3
 80073a4:	40008000 	.word	0x40008000
 80073a8:	40013800 	.word	0x40013800
 80073ac:	40021000 	.word	0x40021000
 80073b0:	40004400 	.word	0x40004400
 80073b4:	40004800 	.word	0x40004800
 80073b8:	40004c00 	.word	0x40004c00
 80073bc:	40005000 	.word	0x40005000
 80073c0:	2310      	movs	r3, #16
 80073c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a9f      	ldr	r2, [pc, #636]	@ (8007648 <UART_SetConfig+0x568>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d17a      	bne.n	80074c6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80073d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80073d4:	2b08      	cmp	r3, #8
 80073d6:	d824      	bhi.n	8007422 <UART_SetConfig+0x342>
 80073d8:	a201      	add	r2, pc, #4	@ (adr r2, 80073e0 <UART_SetConfig+0x300>)
 80073da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073de:	bf00      	nop
 80073e0:	08007405 	.word	0x08007405
 80073e4:	08007423 	.word	0x08007423
 80073e8:	0800740d 	.word	0x0800740d
 80073ec:	08007423 	.word	0x08007423
 80073f0:	08007413 	.word	0x08007413
 80073f4:	08007423 	.word	0x08007423
 80073f8:	08007423 	.word	0x08007423
 80073fc:	08007423 	.word	0x08007423
 8007400:	0800741b 	.word	0x0800741b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007404:	f7fd fdf0 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 8007408:	61f8      	str	r0, [r7, #28]
        break;
 800740a:	e010      	b.n	800742e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800740c:	4b8f      	ldr	r3, [pc, #572]	@ (800764c <UART_SetConfig+0x56c>)
 800740e:	61fb      	str	r3, [r7, #28]
        break;
 8007410:	e00d      	b.n	800742e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007412:	f7fd fd51 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 8007416:	61f8      	str	r0, [r7, #28]
        break;
 8007418:	e009      	b.n	800742e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800741a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800741e:	61fb      	str	r3, [r7, #28]
        break;
 8007420:	e005      	b.n	800742e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007422:	2300      	movs	r3, #0
 8007424:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800742c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800742e:	69fb      	ldr	r3, [r7, #28]
 8007430:	2b00      	cmp	r3, #0
 8007432:	f000 80fb 	beq.w	800762c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	685a      	ldr	r2, [r3, #4]
 800743a:	4613      	mov	r3, r2
 800743c:	005b      	lsls	r3, r3, #1
 800743e:	4413      	add	r3, r2
 8007440:	69fa      	ldr	r2, [r7, #28]
 8007442:	429a      	cmp	r2, r3
 8007444:	d305      	bcc.n	8007452 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800744c:	69fa      	ldr	r2, [r7, #28]
 800744e:	429a      	cmp	r2, r3
 8007450:	d903      	bls.n	800745a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007458:	e0e8      	b.n	800762c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	2200      	movs	r2, #0
 800745e:	461c      	mov	r4, r3
 8007460:	4615      	mov	r5, r2
 8007462:	f04f 0200 	mov.w	r2, #0
 8007466:	f04f 0300 	mov.w	r3, #0
 800746a:	022b      	lsls	r3, r5, #8
 800746c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007470:	0222      	lsls	r2, r4, #8
 8007472:	68f9      	ldr	r1, [r7, #12]
 8007474:	6849      	ldr	r1, [r1, #4]
 8007476:	0849      	lsrs	r1, r1, #1
 8007478:	2000      	movs	r0, #0
 800747a:	4688      	mov	r8, r1
 800747c:	4681      	mov	r9, r0
 800747e:	eb12 0a08 	adds.w	sl, r2, r8
 8007482:	eb43 0b09 	adc.w	fp, r3, r9
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	2200      	movs	r2, #0
 800748c:	603b      	str	r3, [r7, #0]
 800748e:	607a      	str	r2, [r7, #4]
 8007490:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007494:	4650      	mov	r0, sl
 8007496:	4659      	mov	r1, fp
 8007498:	f7f8 fef2 	bl	8000280 <__aeabi_uldivmod>
 800749c:	4602      	mov	r2, r0
 800749e:	460b      	mov	r3, r1
 80074a0:	4613      	mov	r3, r2
 80074a2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80074a4:	69bb      	ldr	r3, [r7, #24]
 80074a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074aa:	d308      	bcc.n	80074be <UART_SetConfig+0x3de>
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074b2:	d204      	bcs.n	80074be <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	69ba      	ldr	r2, [r7, #24]
 80074ba:	60da      	str	r2, [r3, #12]
 80074bc:	e0b6      	b.n	800762c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80074c4:	e0b2      	b.n	800762c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	69db      	ldr	r3, [r3, #28]
 80074ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074ce:	d15e      	bne.n	800758e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80074d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80074d4:	2b08      	cmp	r3, #8
 80074d6:	d828      	bhi.n	800752a <UART_SetConfig+0x44a>
 80074d8:	a201      	add	r2, pc, #4	@ (adr r2, 80074e0 <UART_SetConfig+0x400>)
 80074da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074de:	bf00      	nop
 80074e0:	08007505 	.word	0x08007505
 80074e4:	0800750d 	.word	0x0800750d
 80074e8:	08007515 	.word	0x08007515
 80074ec:	0800752b 	.word	0x0800752b
 80074f0:	0800751b 	.word	0x0800751b
 80074f4:	0800752b 	.word	0x0800752b
 80074f8:	0800752b 	.word	0x0800752b
 80074fc:	0800752b 	.word	0x0800752b
 8007500:	08007523 	.word	0x08007523
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007504:	f7fd fd70 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 8007508:	61f8      	str	r0, [r7, #28]
        break;
 800750a:	e014      	b.n	8007536 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800750c:	f7fd fd82 	bl	8005014 <HAL_RCC_GetPCLK2Freq>
 8007510:	61f8      	str	r0, [r7, #28]
        break;
 8007512:	e010      	b.n	8007536 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007514:	4b4d      	ldr	r3, [pc, #308]	@ (800764c <UART_SetConfig+0x56c>)
 8007516:	61fb      	str	r3, [r7, #28]
        break;
 8007518:	e00d      	b.n	8007536 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800751a:	f7fd fccd 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 800751e:	61f8      	str	r0, [r7, #28]
        break;
 8007520:	e009      	b.n	8007536 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007522:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007526:	61fb      	str	r3, [r7, #28]
        break;
 8007528:	e005      	b.n	8007536 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800752a:	2300      	movs	r3, #0
 800752c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800752e:	2301      	movs	r3, #1
 8007530:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007534:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007536:	69fb      	ldr	r3, [r7, #28]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d077      	beq.n	800762c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800753c:	69fb      	ldr	r3, [r7, #28]
 800753e:	005a      	lsls	r2, r3, #1
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	085b      	lsrs	r3, r3, #1
 8007546:	441a      	add	r2, r3
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007550:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	2b0f      	cmp	r3, #15
 8007556:	d916      	bls.n	8007586 <UART_SetConfig+0x4a6>
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800755e:	d212      	bcs.n	8007586 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007560:	69bb      	ldr	r3, [r7, #24]
 8007562:	b29b      	uxth	r3, r3
 8007564:	f023 030f 	bic.w	r3, r3, #15
 8007568:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800756a:	69bb      	ldr	r3, [r7, #24]
 800756c:	085b      	lsrs	r3, r3, #1
 800756e:	b29b      	uxth	r3, r3
 8007570:	f003 0307 	and.w	r3, r3, #7
 8007574:	b29a      	uxth	r2, r3
 8007576:	8afb      	ldrh	r3, [r7, #22]
 8007578:	4313      	orrs	r3, r2
 800757a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	8afa      	ldrh	r2, [r7, #22]
 8007582:	60da      	str	r2, [r3, #12]
 8007584:	e052      	b.n	800762c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800758c:	e04e      	b.n	800762c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800758e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007592:	2b08      	cmp	r3, #8
 8007594:	d827      	bhi.n	80075e6 <UART_SetConfig+0x506>
 8007596:	a201      	add	r2, pc, #4	@ (adr r2, 800759c <UART_SetConfig+0x4bc>)
 8007598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800759c:	080075c1 	.word	0x080075c1
 80075a0:	080075c9 	.word	0x080075c9
 80075a4:	080075d1 	.word	0x080075d1
 80075a8:	080075e7 	.word	0x080075e7
 80075ac:	080075d7 	.word	0x080075d7
 80075b0:	080075e7 	.word	0x080075e7
 80075b4:	080075e7 	.word	0x080075e7
 80075b8:	080075e7 	.word	0x080075e7
 80075bc:	080075df 	.word	0x080075df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075c0:	f7fd fd12 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 80075c4:	61f8      	str	r0, [r7, #28]
        break;
 80075c6:	e014      	b.n	80075f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075c8:	f7fd fd24 	bl	8005014 <HAL_RCC_GetPCLK2Freq>
 80075cc:	61f8      	str	r0, [r7, #28]
        break;
 80075ce:	e010      	b.n	80075f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075d0:	4b1e      	ldr	r3, [pc, #120]	@ (800764c <UART_SetConfig+0x56c>)
 80075d2:	61fb      	str	r3, [r7, #28]
        break;
 80075d4:	e00d      	b.n	80075f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075d6:	f7fd fc6f 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 80075da:	61f8      	str	r0, [r7, #28]
        break;
 80075dc:	e009      	b.n	80075f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075e2:	61fb      	str	r3, [r7, #28]
        break;
 80075e4:	e005      	b.n	80075f2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80075e6:	2300      	movs	r3, #0
 80075e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80075f0:	bf00      	nop
    }

    if (pclk != 0U)
 80075f2:	69fb      	ldr	r3, [r7, #28]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d019      	beq.n	800762c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	085a      	lsrs	r2, r3, #1
 80075fe:	69fb      	ldr	r3, [r7, #28]
 8007600:	441a      	add	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	fbb2 f3f3 	udiv	r3, r2, r3
 800760a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800760c:	69bb      	ldr	r3, [r7, #24]
 800760e:	2b0f      	cmp	r3, #15
 8007610:	d909      	bls.n	8007626 <UART_SetConfig+0x546>
 8007612:	69bb      	ldr	r3, [r7, #24]
 8007614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007618:	d205      	bcs.n	8007626 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	b29a      	uxth	r2, r3
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	60da      	str	r2, [r3, #12]
 8007624:	e002      	b.n	800762c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	2200      	movs	r2, #0
 8007630:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2200      	movs	r2, #0
 8007636:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007638:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800763c:	4618      	mov	r0, r3
 800763e:	3728      	adds	r7, #40	@ 0x28
 8007640:	46bd      	mov	sp, r7
 8007642:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007646:	bf00      	nop
 8007648:	40008000 	.word	0x40008000
 800764c:	00f42400 	.word	0x00f42400

08007650 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800765c:	f003 0308 	and.w	r3, r3, #8
 8007660:	2b00      	cmp	r3, #0
 8007662:	d00a      	beq.n	800767a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	430a      	orrs	r2, r1
 8007678:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800767e:	f003 0301 	and.w	r3, r3, #1
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00a      	beq.n	800769c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	430a      	orrs	r2, r1
 800769a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076a0:	f003 0302 	and.w	r3, r3, #2
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d00a      	beq.n	80076be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	430a      	orrs	r2, r1
 80076bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076c2:	f003 0304 	and.w	r3, r3, #4
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d00a      	beq.n	80076e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	430a      	orrs	r2, r1
 80076de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076e4:	f003 0310 	and.w	r3, r3, #16
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d00a      	beq.n	8007702 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	430a      	orrs	r2, r1
 8007700:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007706:	f003 0320 	and.w	r3, r3, #32
 800770a:	2b00      	cmp	r3, #0
 800770c:	d00a      	beq.n	8007724 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	689b      	ldr	r3, [r3, #8]
 8007714:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	430a      	orrs	r2, r1
 8007722:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800772c:	2b00      	cmp	r3, #0
 800772e:	d01a      	beq.n	8007766 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	430a      	orrs	r2, r1
 8007744:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800774a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800774e:	d10a      	bne.n	8007766 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	685b      	ldr	r3, [r3, #4]
 8007756:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	430a      	orrs	r2, r1
 8007764:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800776a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800776e:	2b00      	cmp	r3, #0
 8007770:	d00a      	beq.n	8007788 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	430a      	orrs	r2, r1
 8007786:	605a      	str	r2, [r3, #4]
  }
}
 8007788:	bf00      	nop
 800778a:	370c      	adds	r7, #12
 800778c:	46bd      	mov	sp, r7
 800778e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007792:	4770      	bx	lr

08007794 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b098      	sub	sp, #96	@ 0x60
 8007798:	af02      	add	r7, sp, #8
 800779a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2200      	movs	r2, #0
 80077a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80077a4:	f7fa ff82 	bl	80026ac <HAL_GetTick>
 80077a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f003 0308 	and.w	r3, r3, #8
 80077b4:	2b08      	cmp	r3, #8
 80077b6:	d12e      	bne.n	8007816 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80077bc:	9300      	str	r3, [sp, #0]
 80077be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077c0:	2200      	movs	r2, #0
 80077c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 f88c 	bl	80078e4 <UART_WaitOnFlagUntilTimeout>
 80077cc:	4603      	mov	r3, r0
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d021      	beq.n	8007816 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077da:	e853 3f00 	ldrex	r3, [r3]
 80077de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	461a      	mov	r2, r3
 80077ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80077f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077f8:	e841 2300 	strex	r3, r2, [r1]
 80077fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007800:	2b00      	cmp	r3, #0
 8007802:	d1e6      	bne.n	80077d2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2220      	movs	r2, #32
 8007808:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2200      	movs	r2, #0
 800780e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007812:	2303      	movs	r3, #3
 8007814:	e062      	b.n	80078dc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f003 0304 	and.w	r3, r3, #4
 8007820:	2b04      	cmp	r3, #4
 8007822:	d149      	bne.n	80078b8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007824:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007828:	9300      	str	r3, [sp, #0]
 800782a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800782c:	2200      	movs	r2, #0
 800782e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 f856 	bl	80078e4 <UART_WaitOnFlagUntilTimeout>
 8007838:	4603      	mov	r3, r0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d03c      	beq.n	80078b8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007846:	e853 3f00 	ldrex	r3, [r3]
 800784a:	623b      	str	r3, [r7, #32]
   return(result);
 800784c:	6a3b      	ldr	r3, [r7, #32]
 800784e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007852:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	461a      	mov	r2, r3
 800785a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800785c:	633b      	str	r3, [r7, #48]	@ 0x30
 800785e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007860:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007862:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007864:	e841 2300 	strex	r3, r2, [r1]
 8007868:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800786a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800786c:	2b00      	cmp	r3, #0
 800786e:	d1e6      	bne.n	800783e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	3308      	adds	r3, #8
 8007876:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	e853 3f00 	ldrex	r3, [r3]
 800787e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f023 0301 	bic.w	r3, r3, #1
 8007886:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	3308      	adds	r3, #8
 800788e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007890:	61fa      	str	r2, [r7, #28]
 8007892:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007894:	69b9      	ldr	r1, [r7, #24]
 8007896:	69fa      	ldr	r2, [r7, #28]
 8007898:	e841 2300 	strex	r3, r2, [r1]
 800789c:	617b      	str	r3, [r7, #20]
   return(result);
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d1e5      	bne.n	8007870 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2220      	movs	r2, #32
 80078a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2200      	movs	r2, #0
 80078b0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078b4:	2303      	movs	r3, #3
 80078b6:	e011      	b.n	80078dc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2220      	movs	r2, #32
 80078bc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2220      	movs	r2, #32
 80078c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2200      	movs	r2, #0
 80078ca:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2200      	movs	r2, #0
 80078d0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2200      	movs	r2, #0
 80078d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80078da:	2300      	movs	r3, #0
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3758      	adds	r7, #88	@ 0x58
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b084      	sub	sp, #16
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	60f8      	str	r0, [r7, #12]
 80078ec:	60b9      	str	r1, [r7, #8]
 80078ee:	603b      	str	r3, [r7, #0]
 80078f0:	4613      	mov	r3, r2
 80078f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078f4:	e04f      	b.n	8007996 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078f6:	69bb      	ldr	r3, [r7, #24]
 80078f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078fc:	d04b      	beq.n	8007996 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078fe:	f7fa fed5 	bl	80026ac <HAL_GetTick>
 8007902:	4602      	mov	r2, r0
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	1ad3      	subs	r3, r2, r3
 8007908:	69ba      	ldr	r2, [r7, #24]
 800790a:	429a      	cmp	r2, r3
 800790c:	d302      	bcc.n	8007914 <UART_WaitOnFlagUntilTimeout+0x30>
 800790e:	69bb      	ldr	r3, [r7, #24]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d101      	bne.n	8007918 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007914:	2303      	movs	r3, #3
 8007916:	e04e      	b.n	80079b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f003 0304 	and.w	r3, r3, #4
 8007922:	2b00      	cmp	r3, #0
 8007924:	d037      	beq.n	8007996 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	2b80      	cmp	r3, #128	@ 0x80
 800792a:	d034      	beq.n	8007996 <UART_WaitOnFlagUntilTimeout+0xb2>
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	2b40      	cmp	r3, #64	@ 0x40
 8007930:	d031      	beq.n	8007996 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	69db      	ldr	r3, [r3, #28]
 8007938:	f003 0308 	and.w	r3, r3, #8
 800793c:	2b08      	cmp	r3, #8
 800793e:	d110      	bne.n	8007962 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	2208      	movs	r2, #8
 8007946:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007948:	68f8      	ldr	r0, [r7, #12]
 800794a:	f000 f8ff 	bl	8007b4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2208      	movs	r2, #8
 8007952:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2200      	movs	r2, #0
 800795a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800795e:	2301      	movs	r3, #1
 8007960:	e029      	b.n	80079b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	69db      	ldr	r3, [r3, #28]
 8007968:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800796c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007970:	d111      	bne.n	8007996 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800797a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800797c:	68f8      	ldr	r0, [r7, #12]
 800797e:	f000 f8e5 	bl	8007b4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2220      	movs	r2, #32
 8007986:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2200      	movs	r2, #0
 800798e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007992:	2303      	movs	r3, #3
 8007994:	e00f      	b.n	80079b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	69da      	ldr	r2, [r3, #28]
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	4013      	ands	r3, r2
 80079a0:	68ba      	ldr	r2, [r7, #8]
 80079a2:	429a      	cmp	r2, r3
 80079a4:	bf0c      	ite	eq
 80079a6:	2301      	moveq	r3, #1
 80079a8:	2300      	movne	r3, #0
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	461a      	mov	r2, r3
 80079ae:	79fb      	ldrb	r3, [r7, #7]
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d0a0      	beq.n	80078f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80079b4:	2300      	movs	r3, #0
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	3710      	adds	r7, #16
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}
	...

080079c0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b097      	sub	sp, #92	@ 0x5c
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	60b9      	str	r1, [r7, #8]
 80079ca:	4613      	mov	r3, r2
 80079cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	68ba      	ldr	r2, [r7, #8]
 80079d2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	88fa      	ldrh	r2, [r7, #6]
 80079d8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	88fa      	ldrh	r2, [r7, #6]
 80079e0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2200      	movs	r2, #0
 80079e8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079f2:	d10e      	bne.n	8007a12 <UART_Start_Receive_IT+0x52>
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	691b      	ldr	r3, [r3, #16]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d105      	bne.n	8007a08 <UART_Start_Receive_IT+0x48>
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007a02:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007a06:	e02d      	b.n	8007a64 <UART_Start_Receive_IT+0xa4>
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	22ff      	movs	r2, #255	@ 0xff
 8007a0c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007a10:	e028      	b.n	8007a64 <UART_Start_Receive_IT+0xa4>
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d10d      	bne.n	8007a36 <UART_Start_Receive_IT+0x76>
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	691b      	ldr	r3, [r3, #16]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d104      	bne.n	8007a2c <UART_Start_Receive_IT+0x6c>
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	22ff      	movs	r2, #255	@ 0xff
 8007a26:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007a2a:	e01b      	b.n	8007a64 <UART_Start_Receive_IT+0xa4>
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	227f      	movs	r2, #127	@ 0x7f
 8007a30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007a34:	e016      	b.n	8007a64 <UART_Start_Receive_IT+0xa4>
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a3e:	d10d      	bne.n	8007a5c <UART_Start_Receive_IT+0x9c>
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	691b      	ldr	r3, [r3, #16]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d104      	bne.n	8007a52 <UART_Start_Receive_IT+0x92>
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	227f      	movs	r2, #127	@ 0x7f
 8007a4c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007a50:	e008      	b.n	8007a64 <UART_Start_Receive_IT+0xa4>
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	223f      	movs	r2, #63	@ 0x3f
 8007a56:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007a5a:	e003      	b.n	8007a64 <UART_Start_Receive_IT+0xa4>
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2200      	movs	r2, #0
 8007a68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	2222      	movs	r2, #34	@ 0x22
 8007a70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	3308      	adds	r3, #8
 8007a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a7e:	e853 3f00 	ldrex	r3, [r3]
 8007a82:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a86:	f043 0301 	orr.w	r3, r3, #1
 8007a8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	3308      	adds	r3, #8
 8007a92:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007a94:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007a96:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a98:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007a9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a9c:	e841 2300 	strex	r3, r2, [r1]
 8007aa0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007aa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d1e5      	bne.n	8007a74 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ab0:	d107      	bne.n	8007ac2 <UART_Start_Receive_IT+0x102>
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	691b      	ldr	r3, [r3, #16]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d103      	bne.n	8007ac2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	4a21      	ldr	r2, [pc, #132]	@ (8007b44 <UART_Start_Receive_IT+0x184>)
 8007abe:	669a      	str	r2, [r3, #104]	@ 0x68
 8007ac0:	e002      	b.n	8007ac8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	4a20      	ldr	r2, [pc, #128]	@ (8007b48 <UART_Start_Receive_IT+0x188>)
 8007ac6:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	691b      	ldr	r3, [r3, #16]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d019      	beq.n	8007b04 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad8:	e853 3f00 	ldrex	r3, [r3]
 8007adc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007ae4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	461a      	mov	r2, r3
 8007aec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007aee:	637b      	str	r3, [r7, #52]	@ 0x34
 8007af0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007af4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007af6:	e841 2300 	strex	r3, r2, [r1]
 8007afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d1e6      	bne.n	8007ad0 <UART_Start_Receive_IT+0x110>
 8007b02:	e018      	b.n	8007b36 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	e853 3f00 	ldrex	r3, [r3]
 8007b10:	613b      	str	r3, [r7, #16]
   return(result);
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	f043 0320 	orr.w	r3, r3, #32
 8007b18:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	461a      	mov	r2, r3
 8007b20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b22:	623b      	str	r3, [r7, #32]
 8007b24:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b26:	69f9      	ldr	r1, [r7, #28]
 8007b28:	6a3a      	ldr	r2, [r7, #32]
 8007b2a:	e841 2300 	strex	r3, r2, [r1]
 8007b2e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b30:	69bb      	ldr	r3, [r7, #24]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d1e6      	bne.n	8007b04 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007b36:	2300      	movs	r3, #0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	375c      	adds	r7, #92	@ 0x5c
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr
 8007b44:	08007fd9 	.word	0x08007fd9
 8007b48:	08007e15 	.word	0x08007e15

08007b4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b095      	sub	sp, #84	@ 0x54
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b5c:	e853 3f00 	ldrex	r3, [r3]
 8007b60:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	461a      	mov	r2, r3
 8007b70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b72:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b74:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b76:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b7a:	e841 2300 	strex	r3, r2, [r1]
 8007b7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d1e6      	bne.n	8007b54 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	3308      	adds	r3, #8
 8007b8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8e:	6a3b      	ldr	r3, [r7, #32]
 8007b90:	e853 3f00 	ldrex	r3, [r3]
 8007b94:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b96:	69fb      	ldr	r3, [r7, #28]
 8007b98:	f023 0301 	bic.w	r3, r3, #1
 8007b9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	3308      	adds	r3, #8
 8007ba4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ba6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007baa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007bac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bae:	e841 2300 	strex	r3, r2, [r1]
 8007bb2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d1e5      	bne.n	8007b86 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	d118      	bne.n	8007bf4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	e853 3f00 	ldrex	r3, [r3]
 8007bce:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	f023 0310 	bic.w	r3, r3, #16
 8007bd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	461a      	mov	r2, r3
 8007bde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007be0:	61bb      	str	r3, [r7, #24]
 8007be2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be4:	6979      	ldr	r1, [r7, #20]
 8007be6:	69ba      	ldr	r2, [r7, #24]
 8007be8:	e841 2300 	strex	r3, r2, [r1]
 8007bec:	613b      	str	r3, [r7, #16]
   return(result);
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d1e6      	bne.n	8007bc2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2220      	movs	r2, #32
 8007bf8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007c08:	bf00      	nop
 8007c0a:	3754      	adds	r7, #84	@ 0x54
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr

08007c14 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c20:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2200      	movs	r2, #0
 8007c26:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007c38:	68f8      	ldr	r0, [r7, #12]
 8007c3a:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c3c:	bf00      	nop
 8007c3e:	3710      	adds	r7, #16
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}

08007c44 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b08f      	sub	sp, #60	@ 0x3c
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007c50:	2b21      	cmp	r3, #33	@ 0x21
 8007c52:	d14c      	bne.n	8007cee <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d132      	bne.n	8007cc6 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c66:	6a3b      	ldr	r3, [r7, #32]
 8007c68:	e853 3f00 	ldrex	r3, [r3]
 8007c6c:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c6e:	69fb      	ldr	r3, [r7, #28]
 8007c70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c74:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c80:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c86:	e841 2300 	strex	r3, r2, [r1]
 8007c8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d1e6      	bne.n	8007c60 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	e853 3f00 	ldrex	r3, [r3]
 8007c9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ca6:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	461a      	mov	r2, r3
 8007cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb0:	61bb      	str	r3, [r7, #24]
 8007cb2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb4:	6979      	ldr	r1, [r7, #20]
 8007cb6:	69ba      	ldr	r2, [r7, #24]
 8007cb8:	e841 2300 	strex	r3, r2, [r1]
 8007cbc:	613b      	str	r3, [r7, #16]
   return(result);
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d1e6      	bne.n	8007c92 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8007cc4:	e013      	b.n	8007cee <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cca:	781a      	ldrb	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cd6:	1c5a      	adds	r2, r3, #1
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	3b01      	subs	r3, #1
 8007ce6:	b29a      	uxth	r2, r3
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8007cee:	bf00      	nop
 8007cf0:	373c      	adds	r7, #60	@ 0x3c
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr

08007cfa <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007cfa:	b480      	push	{r7}
 8007cfc:	b091      	sub	sp, #68	@ 0x44
 8007cfe:	af00      	add	r7, sp, #0
 8007d00:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007d06:	2b21      	cmp	r3, #33	@ 0x21
 8007d08:	d151      	bne.n	8007dae <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d132      	bne.n	8007d7c <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d1e:	e853 3f00 	ldrex	r3, [r3]
 8007d22:	623b      	str	r3, [r7, #32]
   return(result);
 8007d24:	6a3b      	ldr	r3, [r7, #32]
 8007d26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	461a      	mov	r2, r3
 8007d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d34:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d36:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d3c:	e841 2300 	strex	r3, r2, [r1]
 8007d40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d1e6      	bne.n	8007d16 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	e853 3f00 	ldrex	r3, [r3]
 8007d54:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	461a      	mov	r2, r3
 8007d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d66:	61fb      	str	r3, [r7, #28]
 8007d68:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d6a:	69b9      	ldr	r1, [r7, #24]
 8007d6c:	69fa      	ldr	r2, [r7, #28]
 8007d6e:	e841 2300 	strex	r3, r2, [r1]
 8007d72:	617b      	str	r3, [r7, #20]
   return(result);
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d1e6      	bne.n	8007d48 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8007d7a:	e018      	b.n	8007dae <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007d82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d84:	881a      	ldrh	r2, [r3, #0]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d8e:	b292      	uxth	r2, r2
 8007d90:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d96:	1c9a      	adds	r2, r3, #2
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	3b01      	subs	r3, #1
 8007da6:	b29a      	uxth	r2, r3
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8007dae:	bf00      	nop
 8007db0:	3744      	adds	r7, #68	@ 0x44
 8007db2:	46bd      	mov	sp, r7
 8007db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db8:	4770      	bx	lr

08007dba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007dba:	b580      	push	{r7, lr}
 8007dbc:	b088      	sub	sp, #32
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	e853 3f00 	ldrex	r3, [r3]
 8007dce:	60bb      	str	r3, [r7, #8]
   return(result);
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007dd6:	61fb      	str	r3, [r7, #28]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	461a      	mov	r2, r3
 8007dde:	69fb      	ldr	r3, [r7, #28]
 8007de0:	61bb      	str	r3, [r7, #24]
 8007de2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de4:	6979      	ldr	r1, [r7, #20]
 8007de6:	69ba      	ldr	r2, [r7, #24]
 8007de8:	e841 2300 	strex	r3, r2, [r1]
 8007dec:	613b      	str	r3, [r7, #16]
   return(result);
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d1e6      	bne.n	8007dc2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2220      	movs	r2, #32
 8007df8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e0a:	bf00      	nop
 8007e0c:	3720      	adds	r7, #32
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}
	...

08007e14 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b09c      	sub	sp, #112	@ 0x70
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e22:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e2c:	2b22      	cmp	r3, #34	@ 0x22
 8007e2e:	f040 80c2 	bne.w	8007fb6 <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007e38:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007e3c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007e40:	b2d9      	uxtb	r1, r3
 8007e42:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007e46:	b2da      	uxtb	r2, r3
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e4c:	400a      	ands	r2, r1
 8007e4e:	b2d2      	uxtb	r2, r2
 8007e50:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e56:	1c5a      	adds	r2, r3, #1
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007e62:	b29b      	uxth	r3, r3
 8007e64:	3b01      	subs	r3, #1
 8007e66:	b29a      	uxth	r2, r3
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	f040 80a7 	bne.w	8007fca <UART_RxISR_8BIT+0x1b6>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e84:	e853 3f00 	ldrex	r3, [r3]
 8007e88:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007e8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	461a      	mov	r2, r3
 8007e98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007e9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e9c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ea0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ea2:	e841 2300 	strex	r3, r2, [r1]
 8007ea6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007ea8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d1e6      	bne.n	8007e7c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	3308      	adds	r3, #8
 8007eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eb8:	e853 3f00 	ldrex	r3, [r3]
 8007ebc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ec0:	f023 0301 	bic.w	r3, r3, #1
 8007ec4:	667b      	str	r3, [r7, #100]	@ 0x64
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	3308      	adds	r3, #8
 8007ecc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007ece:	647a      	str	r2, [r7, #68]	@ 0x44
 8007ed0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ed4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ed6:	e841 2300 	strex	r3, r2, [r1]
 8007eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007edc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d1e5      	bne.n	8007eae <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2220      	movs	r2, #32
 8007ee6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2200      	movs	r2, #0
 8007eee:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a36      	ldr	r2, [pc, #216]	@ (8007fd4 <UART_RxISR_8BIT+0x1c0>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d01f      	beq.n	8007f40 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d018      	beq.n	8007f40 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f16:	e853 3f00 	ldrex	r3, [r3]
 8007f1a:	623b      	str	r3, [r7, #32]
   return(result);
 8007f1c:	6a3b      	ldr	r3, [r7, #32]
 8007f1e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007f22:	663b      	str	r3, [r7, #96]	@ 0x60
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	461a      	mov	r2, r3
 8007f2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007f2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f34:	e841 2300 	strex	r3, r2, [r1]
 8007f38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d1e6      	bne.n	8007f0e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	d130      	bne.n	8007faa <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	e853 3f00 	ldrex	r3, [r3]
 8007f5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f023 0310 	bic.w	r3, r3, #16
 8007f62:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	461a      	mov	r2, r3
 8007f6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f6c:	61fb      	str	r3, [r7, #28]
 8007f6e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f70:	69b9      	ldr	r1, [r7, #24]
 8007f72:	69fa      	ldr	r2, [r7, #28]
 8007f74:	e841 2300 	strex	r3, r2, [r1]
 8007f78:	617b      	str	r3, [r7, #20]
   return(result);
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d1e6      	bne.n	8007f4e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	69db      	ldr	r3, [r3, #28]
 8007f86:	f003 0310 	and.w	r3, r3, #16
 8007f8a:	2b10      	cmp	r3, #16
 8007f8c:	d103      	bne.n	8007f96 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	2210      	movs	r2, #16
 8007f94:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 8007fa2:	4611      	mov	r1, r2
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007fa8:	e00f      	b.n	8007fca <UART_RxISR_8BIT+0x1b6>
        huart->RxCpltCallback(huart);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	4798      	blx	r3
}
 8007fb4:	e009      	b.n	8007fca <UART_RxISR_8BIT+0x1b6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	8b1b      	ldrh	r3, [r3, #24]
 8007fbc:	b29a      	uxth	r2, r3
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f042 0208 	orr.w	r2, r2, #8
 8007fc6:	b292      	uxth	r2, r2
 8007fc8:	831a      	strh	r2, [r3, #24]
}
 8007fca:	bf00      	nop
 8007fcc:	3770      	adds	r7, #112	@ 0x70
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
 8007fd2:	bf00      	nop
 8007fd4:	40008000 	.word	0x40008000

08007fd8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b09c      	sub	sp, #112	@ 0x70
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007fe6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ff0:	2b22      	cmp	r3, #34	@ 0x22
 8007ff2:	f040 80c2 	bne.w	800817a <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007ffc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008004:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008006:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800800a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800800e:	4013      	ands	r3, r2
 8008010:	b29a      	uxth	r2, r3
 8008012:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008014:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800801a:	1c9a      	adds	r2, r3, #2
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008026:	b29b      	uxth	r3, r3
 8008028:	3b01      	subs	r3, #1
 800802a:	b29a      	uxth	r2, r3
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008038:	b29b      	uxth	r3, r3
 800803a:	2b00      	cmp	r3, #0
 800803c:	f040 80a7 	bne.w	800818e <UART_RxISR_16BIT+0x1b6>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008046:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008048:	e853 3f00 	ldrex	r3, [r3]
 800804c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800804e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008050:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008054:	667b      	str	r3, [r7, #100]	@ 0x64
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	461a      	mov	r2, r3
 800805c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800805e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008060:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008062:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008064:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008066:	e841 2300 	strex	r3, r2, [r1]
 800806a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800806c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800806e:	2b00      	cmp	r3, #0
 8008070:	d1e6      	bne.n	8008040 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	3308      	adds	r3, #8
 8008078:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800807a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800807c:	e853 3f00 	ldrex	r3, [r3]
 8008080:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008084:	f023 0301 	bic.w	r3, r3, #1
 8008088:	663b      	str	r3, [r7, #96]	@ 0x60
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	3308      	adds	r3, #8
 8008090:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008092:	643a      	str	r2, [r7, #64]	@ 0x40
 8008094:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008096:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008098:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800809a:	e841 2300 	strex	r3, r2, [r1]
 800809e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80080a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d1e5      	bne.n	8008072 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2220      	movs	r2, #32
 80080aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2200      	movs	r2, #0
 80080b2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	4a36      	ldr	r2, [pc, #216]	@ (8008198 <UART_RxISR_16BIT+0x1c0>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d01f      	beq.n	8008104 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d018      	beq.n	8008104 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d8:	6a3b      	ldr	r3, [r7, #32]
 80080da:	e853 3f00 	ldrex	r3, [r3]
 80080de:	61fb      	str	r3, [r7, #28]
   return(result);
 80080e0:	69fb      	ldr	r3, [r7, #28]
 80080e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80080e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	461a      	mov	r2, r3
 80080ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80080f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80080f2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80080f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80080f8:	e841 2300 	strex	r3, r2, [r1]
 80080fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80080fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008100:	2b00      	cmp	r3, #0
 8008102:	d1e6      	bne.n	80080d2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008108:	2b01      	cmp	r3, #1
 800810a:	d130      	bne.n	800816e <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2200      	movs	r2, #0
 8008110:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	e853 3f00 	ldrex	r3, [r3]
 800811e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	f023 0310 	bic.w	r3, r3, #16
 8008126:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	461a      	mov	r2, r3
 800812e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008130:	61bb      	str	r3, [r7, #24]
 8008132:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008134:	6979      	ldr	r1, [r7, #20]
 8008136:	69ba      	ldr	r2, [r7, #24]
 8008138:	e841 2300 	strex	r3, r2, [r1]
 800813c:	613b      	str	r3, [r7, #16]
   return(result);
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d1e6      	bne.n	8008112 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	69db      	ldr	r3, [r3, #28]
 800814a:	f003 0310 	and.w	r3, r3, #16
 800814e:	2b10      	cmp	r3, #16
 8008150:	d103      	bne.n	800815a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	2210      	movs	r2, #16
 8008158:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008160:	687a      	ldr	r2, [r7, #4]
 8008162:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 8008166:	4611      	mov	r1, r2
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800816c:	e00f      	b.n	800818e <UART_RxISR_16BIT+0x1b6>
        huart->RxCpltCallback(huart);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008174:	6878      	ldr	r0, [r7, #4]
 8008176:	4798      	blx	r3
}
 8008178:	e009      	b.n	800818e <UART_RxISR_16BIT+0x1b6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	8b1b      	ldrh	r3, [r3, #24]
 8008180:	b29a      	uxth	r2, r3
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f042 0208 	orr.w	r2, r2, #8
 800818a:	b292      	uxth	r2, r2
 800818c:	831a      	strh	r2, [r3, #24]
}
 800818e:	bf00      	nop
 8008190:	3770      	adds	r7, #112	@ 0x70
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}
 8008196:	bf00      	nop
 8008198:	40008000 	.word	0x40008000

0800819c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800819c:	b480      	push	{r7}
 800819e:	b083      	sub	sp, #12
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80081a4:	bf00      	nop
 80081a6:	370c      	adds	r7, #12
 80081a8:	46bd      	mov	sp, r7
 80081aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ae:	4770      	bx	lr

080081b0 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b08c      	sub	sp, #48	@ 0x30
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	60f8      	str	r0, [r7, #12]
 80081b8:	60b9      	str	r1, [r7, #8]
 80081ba:	4613      	mov	r3, r2
 80081bc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80081be:	2300      	movs	r3, #0
 80081c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081ca:	2b20      	cmp	r3, #32
 80081cc:	d13b      	bne.n	8008246 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d002      	beq.n	80081da <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 80081d4:	88fb      	ldrh	r3, [r7, #6]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d101      	bne.n	80081de <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	e034      	b.n	8008248 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2201      	movs	r2, #1
 80081e2:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	2200      	movs	r2, #0
 80081e8:	665a      	str	r2, [r3, #100]	@ 0x64

    (void)UART_Start_Receive_IT(huart, pData, Size);
 80081ea:	88fb      	ldrh	r3, [r7, #6]
 80081ec:	461a      	mov	r2, r3
 80081ee:	68b9      	ldr	r1, [r7, #8]
 80081f0:	68f8      	ldr	r0, [r7, #12]
 80081f2:	f7ff fbe5 	bl	80079c0 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d11d      	bne.n	800823a <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	2210      	movs	r2, #16
 8008204:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800820c:	69bb      	ldr	r3, [r7, #24]
 800820e:	e853 3f00 	ldrex	r3, [r3]
 8008212:	617b      	str	r3, [r7, #20]
   return(result);
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	f043 0310 	orr.w	r3, r3, #16
 800821a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	461a      	mov	r2, r3
 8008222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008224:	627b      	str	r3, [r7, #36]	@ 0x24
 8008226:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008228:	6a39      	ldr	r1, [r7, #32]
 800822a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800822c:	e841 2300 	strex	r3, r2, [r1]
 8008230:	61fb      	str	r3, [r7, #28]
   return(result);
 8008232:	69fb      	ldr	r3, [r7, #28]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d1e6      	bne.n	8008206 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8008238:	e002      	b.n	8008240 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800823a:	2301      	movs	r3, #1
 800823c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008240:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008244:	e000      	b.n	8008248 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 8008246:	2302      	movs	r3, #2
  }
}
 8008248:	4618      	mov	r0, r3
 800824a:	3730      	adds	r7, #48	@ 0x30
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}

08008250 <_ZdlPvj>:
 8008250:	f000 b800 	b.w	8008254 <_ZdlPv>

08008254 <_ZdlPv>:
 8008254:	f000 b800 	b.w	8008258 <free>

08008258 <free>:
 8008258:	4b02      	ldr	r3, [pc, #8]	@ (8008264 <free+0xc>)
 800825a:	4601      	mov	r1, r0
 800825c:	6818      	ldr	r0, [r3, #0]
 800825e:	f000 bb4f 	b.w	8008900 <_free_r>
 8008262:	bf00      	nop
 8008264:	20000018 	.word	0x20000018

08008268 <sbrk_aligned>:
 8008268:	b570      	push	{r4, r5, r6, lr}
 800826a:	4e0f      	ldr	r6, [pc, #60]	@ (80082a8 <sbrk_aligned+0x40>)
 800826c:	460c      	mov	r4, r1
 800826e:	6831      	ldr	r1, [r6, #0]
 8008270:	4605      	mov	r5, r0
 8008272:	b911      	cbnz	r1, 800827a <sbrk_aligned+0x12>
 8008274:	f000 faf4 	bl	8008860 <_sbrk_r>
 8008278:	6030      	str	r0, [r6, #0]
 800827a:	4621      	mov	r1, r4
 800827c:	4628      	mov	r0, r5
 800827e:	f000 faef 	bl	8008860 <_sbrk_r>
 8008282:	1c43      	adds	r3, r0, #1
 8008284:	d103      	bne.n	800828e <sbrk_aligned+0x26>
 8008286:	f04f 34ff 	mov.w	r4, #4294967295
 800828a:	4620      	mov	r0, r4
 800828c:	bd70      	pop	{r4, r5, r6, pc}
 800828e:	1cc4      	adds	r4, r0, #3
 8008290:	f024 0403 	bic.w	r4, r4, #3
 8008294:	42a0      	cmp	r0, r4
 8008296:	d0f8      	beq.n	800828a <sbrk_aligned+0x22>
 8008298:	1a21      	subs	r1, r4, r0
 800829a:	4628      	mov	r0, r5
 800829c:	f000 fae0 	bl	8008860 <_sbrk_r>
 80082a0:	3001      	adds	r0, #1
 80082a2:	d1f2      	bne.n	800828a <sbrk_aligned+0x22>
 80082a4:	e7ef      	b.n	8008286 <sbrk_aligned+0x1e>
 80082a6:	bf00      	nop
 80082a8:	200005c0 	.word	0x200005c0

080082ac <_malloc_r>:
 80082ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082b0:	1ccd      	adds	r5, r1, #3
 80082b2:	f025 0503 	bic.w	r5, r5, #3
 80082b6:	3508      	adds	r5, #8
 80082b8:	2d0c      	cmp	r5, #12
 80082ba:	bf38      	it	cc
 80082bc:	250c      	movcc	r5, #12
 80082be:	2d00      	cmp	r5, #0
 80082c0:	4606      	mov	r6, r0
 80082c2:	db01      	blt.n	80082c8 <_malloc_r+0x1c>
 80082c4:	42a9      	cmp	r1, r5
 80082c6:	d904      	bls.n	80082d2 <_malloc_r+0x26>
 80082c8:	230c      	movs	r3, #12
 80082ca:	6033      	str	r3, [r6, #0]
 80082cc:	2000      	movs	r0, #0
 80082ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80083a8 <_malloc_r+0xfc>
 80082d6:	f000 f869 	bl	80083ac <__malloc_lock>
 80082da:	f8d8 3000 	ldr.w	r3, [r8]
 80082de:	461c      	mov	r4, r3
 80082e0:	bb44      	cbnz	r4, 8008334 <_malloc_r+0x88>
 80082e2:	4629      	mov	r1, r5
 80082e4:	4630      	mov	r0, r6
 80082e6:	f7ff ffbf 	bl	8008268 <sbrk_aligned>
 80082ea:	1c43      	adds	r3, r0, #1
 80082ec:	4604      	mov	r4, r0
 80082ee:	d158      	bne.n	80083a2 <_malloc_r+0xf6>
 80082f0:	f8d8 4000 	ldr.w	r4, [r8]
 80082f4:	4627      	mov	r7, r4
 80082f6:	2f00      	cmp	r7, #0
 80082f8:	d143      	bne.n	8008382 <_malloc_r+0xd6>
 80082fa:	2c00      	cmp	r4, #0
 80082fc:	d04b      	beq.n	8008396 <_malloc_r+0xea>
 80082fe:	6823      	ldr	r3, [r4, #0]
 8008300:	4639      	mov	r1, r7
 8008302:	4630      	mov	r0, r6
 8008304:	eb04 0903 	add.w	r9, r4, r3
 8008308:	f000 faaa 	bl	8008860 <_sbrk_r>
 800830c:	4581      	cmp	r9, r0
 800830e:	d142      	bne.n	8008396 <_malloc_r+0xea>
 8008310:	6821      	ldr	r1, [r4, #0]
 8008312:	1a6d      	subs	r5, r5, r1
 8008314:	4629      	mov	r1, r5
 8008316:	4630      	mov	r0, r6
 8008318:	f7ff ffa6 	bl	8008268 <sbrk_aligned>
 800831c:	3001      	adds	r0, #1
 800831e:	d03a      	beq.n	8008396 <_malloc_r+0xea>
 8008320:	6823      	ldr	r3, [r4, #0]
 8008322:	442b      	add	r3, r5
 8008324:	6023      	str	r3, [r4, #0]
 8008326:	f8d8 3000 	ldr.w	r3, [r8]
 800832a:	685a      	ldr	r2, [r3, #4]
 800832c:	bb62      	cbnz	r2, 8008388 <_malloc_r+0xdc>
 800832e:	f8c8 7000 	str.w	r7, [r8]
 8008332:	e00f      	b.n	8008354 <_malloc_r+0xa8>
 8008334:	6822      	ldr	r2, [r4, #0]
 8008336:	1b52      	subs	r2, r2, r5
 8008338:	d420      	bmi.n	800837c <_malloc_r+0xd0>
 800833a:	2a0b      	cmp	r2, #11
 800833c:	d917      	bls.n	800836e <_malloc_r+0xc2>
 800833e:	1961      	adds	r1, r4, r5
 8008340:	42a3      	cmp	r3, r4
 8008342:	6025      	str	r5, [r4, #0]
 8008344:	bf18      	it	ne
 8008346:	6059      	strne	r1, [r3, #4]
 8008348:	6863      	ldr	r3, [r4, #4]
 800834a:	bf08      	it	eq
 800834c:	f8c8 1000 	streq.w	r1, [r8]
 8008350:	5162      	str	r2, [r4, r5]
 8008352:	604b      	str	r3, [r1, #4]
 8008354:	4630      	mov	r0, r6
 8008356:	f000 f82f 	bl	80083b8 <__malloc_unlock>
 800835a:	f104 000b 	add.w	r0, r4, #11
 800835e:	1d23      	adds	r3, r4, #4
 8008360:	f020 0007 	bic.w	r0, r0, #7
 8008364:	1ac2      	subs	r2, r0, r3
 8008366:	bf1c      	itt	ne
 8008368:	1a1b      	subne	r3, r3, r0
 800836a:	50a3      	strne	r3, [r4, r2]
 800836c:	e7af      	b.n	80082ce <_malloc_r+0x22>
 800836e:	6862      	ldr	r2, [r4, #4]
 8008370:	42a3      	cmp	r3, r4
 8008372:	bf0c      	ite	eq
 8008374:	f8c8 2000 	streq.w	r2, [r8]
 8008378:	605a      	strne	r2, [r3, #4]
 800837a:	e7eb      	b.n	8008354 <_malloc_r+0xa8>
 800837c:	4623      	mov	r3, r4
 800837e:	6864      	ldr	r4, [r4, #4]
 8008380:	e7ae      	b.n	80082e0 <_malloc_r+0x34>
 8008382:	463c      	mov	r4, r7
 8008384:	687f      	ldr	r7, [r7, #4]
 8008386:	e7b6      	b.n	80082f6 <_malloc_r+0x4a>
 8008388:	461a      	mov	r2, r3
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	42a3      	cmp	r3, r4
 800838e:	d1fb      	bne.n	8008388 <_malloc_r+0xdc>
 8008390:	2300      	movs	r3, #0
 8008392:	6053      	str	r3, [r2, #4]
 8008394:	e7de      	b.n	8008354 <_malloc_r+0xa8>
 8008396:	230c      	movs	r3, #12
 8008398:	6033      	str	r3, [r6, #0]
 800839a:	4630      	mov	r0, r6
 800839c:	f000 f80c 	bl	80083b8 <__malloc_unlock>
 80083a0:	e794      	b.n	80082cc <_malloc_r+0x20>
 80083a2:	6005      	str	r5, [r0, #0]
 80083a4:	e7d6      	b.n	8008354 <_malloc_r+0xa8>
 80083a6:	bf00      	nop
 80083a8:	200005c4 	.word	0x200005c4

080083ac <__malloc_lock>:
 80083ac:	4801      	ldr	r0, [pc, #4]	@ (80083b4 <__malloc_lock+0x8>)
 80083ae:	f000 baa4 	b.w	80088fa <__retarget_lock_acquire_recursive>
 80083b2:	bf00      	nop
 80083b4:	20000708 	.word	0x20000708

080083b8 <__malloc_unlock>:
 80083b8:	4801      	ldr	r0, [pc, #4]	@ (80083c0 <__malloc_unlock+0x8>)
 80083ba:	f000 ba9f 	b.w	80088fc <__retarget_lock_release_recursive>
 80083be:	bf00      	nop
 80083c0:	20000708 	.word	0x20000708

080083c4 <std>:
 80083c4:	2300      	movs	r3, #0
 80083c6:	b510      	push	{r4, lr}
 80083c8:	4604      	mov	r4, r0
 80083ca:	e9c0 3300 	strd	r3, r3, [r0]
 80083ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80083d2:	6083      	str	r3, [r0, #8]
 80083d4:	8181      	strh	r1, [r0, #12]
 80083d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80083d8:	81c2      	strh	r2, [r0, #14]
 80083da:	6183      	str	r3, [r0, #24]
 80083dc:	4619      	mov	r1, r3
 80083de:	2208      	movs	r2, #8
 80083e0:	305c      	adds	r0, #92	@ 0x5c
 80083e2:	f000 fa01 	bl	80087e8 <memset>
 80083e6:	4b0d      	ldr	r3, [pc, #52]	@ (800841c <std+0x58>)
 80083e8:	6263      	str	r3, [r4, #36]	@ 0x24
 80083ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008420 <std+0x5c>)
 80083ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 80083ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008424 <std+0x60>)
 80083f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80083f2:	4b0d      	ldr	r3, [pc, #52]	@ (8008428 <std+0x64>)
 80083f4:	6323      	str	r3, [r4, #48]	@ 0x30
 80083f6:	4b0d      	ldr	r3, [pc, #52]	@ (800842c <std+0x68>)
 80083f8:	6224      	str	r4, [r4, #32]
 80083fa:	429c      	cmp	r4, r3
 80083fc:	d006      	beq.n	800840c <std+0x48>
 80083fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008402:	4294      	cmp	r4, r2
 8008404:	d002      	beq.n	800840c <std+0x48>
 8008406:	33d0      	adds	r3, #208	@ 0xd0
 8008408:	429c      	cmp	r4, r3
 800840a:	d105      	bne.n	8008418 <std+0x54>
 800840c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008414:	f000 ba70 	b.w	80088f8 <__retarget_lock_init_recursive>
 8008418:	bd10      	pop	{r4, pc}
 800841a:	bf00      	nop
 800841c:	08008639 	.word	0x08008639
 8008420:	0800865b 	.word	0x0800865b
 8008424:	08008693 	.word	0x08008693
 8008428:	080086b7 	.word	0x080086b7
 800842c:	200005c8 	.word	0x200005c8

08008430 <stdio_exit_handler>:
 8008430:	4a02      	ldr	r2, [pc, #8]	@ (800843c <stdio_exit_handler+0xc>)
 8008432:	4903      	ldr	r1, [pc, #12]	@ (8008440 <stdio_exit_handler+0x10>)
 8008434:	4803      	ldr	r0, [pc, #12]	@ (8008444 <stdio_exit_handler+0x14>)
 8008436:	f000 b869 	b.w	800850c <_fwalk_sglue>
 800843a:	bf00      	nop
 800843c:	2000000c 	.word	0x2000000c
 8008440:	08009039 	.word	0x08009039
 8008444:	2000001c 	.word	0x2000001c

08008448 <cleanup_stdio>:
 8008448:	6841      	ldr	r1, [r0, #4]
 800844a:	4b0c      	ldr	r3, [pc, #48]	@ (800847c <cleanup_stdio+0x34>)
 800844c:	4299      	cmp	r1, r3
 800844e:	b510      	push	{r4, lr}
 8008450:	4604      	mov	r4, r0
 8008452:	d001      	beq.n	8008458 <cleanup_stdio+0x10>
 8008454:	f000 fdf0 	bl	8009038 <_fflush_r>
 8008458:	68a1      	ldr	r1, [r4, #8]
 800845a:	4b09      	ldr	r3, [pc, #36]	@ (8008480 <cleanup_stdio+0x38>)
 800845c:	4299      	cmp	r1, r3
 800845e:	d002      	beq.n	8008466 <cleanup_stdio+0x1e>
 8008460:	4620      	mov	r0, r4
 8008462:	f000 fde9 	bl	8009038 <_fflush_r>
 8008466:	68e1      	ldr	r1, [r4, #12]
 8008468:	4b06      	ldr	r3, [pc, #24]	@ (8008484 <cleanup_stdio+0x3c>)
 800846a:	4299      	cmp	r1, r3
 800846c:	d004      	beq.n	8008478 <cleanup_stdio+0x30>
 800846e:	4620      	mov	r0, r4
 8008470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008474:	f000 bde0 	b.w	8009038 <_fflush_r>
 8008478:	bd10      	pop	{r4, pc}
 800847a:	bf00      	nop
 800847c:	200005c8 	.word	0x200005c8
 8008480:	20000630 	.word	0x20000630
 8008484:	20000698 	.word	0x20000698

08008488 <global_stdio_init.part.0>:
 8008488:	b510      	push	{r4, lr}
 800848a:	4b0b      	ldr	r3, [pc, #44]	@ (80084b8 <global_stdio_init.part.0+0x30>)
 800848c:	4c0b      	ldr	r4, [pc, #44]	@ (80084bc <global_stdio_init.part.0+0x34>)
 800848e:	4a0c      	ldr	r2, [pc, #48]	@ (80084c0 <global_stdio_init.part.0+0x38>)
 8008490:	601a      	str	r2, [r3, #0]
 8008492:	4620      	mov	r0, r4
 8008494:	2200      	movs	r2, #0
 8008496:	2104      	movs	r1, #4
 8008498:	f7ff ff94 	bl	80083c4 <std>
 800849c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80084a0:	2201      	movs	r2, #1
 80084a2:	2109      	movs	r1, #9
 80084a4:	f7ff ff8e 	bl	80083c4 <std>
 80084a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80084ac:	2202      	movs	r2, #2
 80084ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084b2:	2112      	movs	r1, #18
 80084b4:	f7ff bf86 	b.w	80083c4 <std>
 80084b8:	20000700 	.word	0x20000700
 80084bc:	200005c8 	.word	0x200005c8
 80084c0:	08008431 	.word	0x08008431

080084c4 <__sfp_lock_acquire>:
 80084c4:	4801      	ldr	r0, [pc, #4]	@ (80084cc <__sfp_lock_acquire+0x8>)
 80084c6:	f000 ba18 	b.w	80088fa <__retarget_lock_acquire_recursive>
 80084ca:	bf00      	nop
 80084cc:	20000709 	.word	0x20000709

080084d0 <__sfp_lock_release>:
 80084d0:	4801      	ldr	r0, [pc, #4]	@ (80084d8 <__sfp_lock_release+0x8>)
 80084d2:	f000 ba13 	b.w	80088fc <__retarget_lock_release_recursive>
 80084d6:	bf00      	nop
 80084d8:	20000709 	.word	0x20000709

080084dc <__sinit>:
 80084dc:	b510      	push	{r4, lr}
 80084de:	4604      	mov	r4, r0
 80084e0:	f7ff fff0 	bl	80084c4 <__sfp_lock_acquire>
 80084e4:	6a23      	ldr	r3, [r4, #32]
 80084e6:	b11b      	cbz	r3, 80084f0 <__sinit+0x14>
 80084e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084ec:	f7ff bff0 	b.w	80084d0 <__sfp_lock_release>
 80084f0:	4b04      	ldr	r3, [pc, #16]	@ (8008504 <__sinit+0x28>)
 80084f2:	6223      	str	r3, [r4, #32]
 80084f4:	4b04      	ldr	r3, [pc, #16]	@ (8008508 <__sinit+0x2c>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d1f5      	bne.n	80084e8 <__sinit+0xc>
 80084fc:	f7ff ffc4 	bl	8008488 <global_stdio_init.part.0>
 8008500:	e7f2      	b.n	80084e8 <__sinit+0xc>
 8008502:	bf00      	nop
 8008504:	08008449 	.word	0x08008449
 8008508:	20000700 	.word	0x20000700

0800850c <_fwalk_sglue>:
 800850c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008510:	4607      	mov	r7, r0
 8008512:	4688      	mov	r8, r1
 8008514:	4614      	mov	r4, r2
 8008516:	2600      	movs	r6, #0
 8008518:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800851c:	f1b9 0901 	subs.w	r9, r9, #1
 8008520:	d505      	bpl.n	800852e <_fwalk_sglue+0x22>
 8008522:	6824      	ldr	r4, [r4, #0]
 8008524:	2c00      	cmp	r4, #0
 8008526:	d1f7      	bne.n	8008518 <_fwalk_sglue+0xc>
 8008528:	4630      	mov	r0, r6
 800852a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800852e:	89ab      	ldrh	r3, [r5, #12]
 8008530:	2b01      	cmp	r3, #1
 8008532:	d907      	bls.n	8008544 <_fwalk_sglue+0x38>
 8008534:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008538:	3301      	adds	r3, #1
 800853a:	d003      	beq.n	8008544 <_fwalk_sglue+0x38>
 800853c:	4629      	mov	r1, r5
 800853e:	4638      	mov	r0, r7
 8008540:	47c0      	blx	r8
 8008542:	4306      	orrs	r6, r0
 8008544:	3568      	adds	r5, #104	@ 0x68
 8008546:	e7e9      	b.n	800851c <_fwalk_sglue+0x10>

08008548 <iprintf>:
 8008548:	b40f      	push	{r0, r1, r2, r3}
 800854a:	b507      	push	{r0, r1, r2, lr}
 800854c:	4906      	ldr	r1, [pc, #24]	@ (8008568 <iprintf+0x20>)
 800854e:	ab04      	add	r3, sp, #16
 8008550:	6808      	ldr	r0, [r1, #0]
 8008552:	f853 2b04 	ldr.w	r2, [r3], #4
 8008556:	6881      	ldr	r1, [r0, #8]
 8008558:	9301      	str	r3, [sp, #4]
 800855a:	f000 fa45 	bl	80089e8 <_vfiprintf_r>
 800855e:	b003      	add	sp, #12
 8008560:	f85d eb04 	ldr.w	lr, [sp], #4
 8008564:	b004      	add	sp, #16
 8008566:	4770      	bx	lr
 8008568:	20000018 	.word	0x20000018

0800856c <putchar>:
 800856c:	4b02      	ldr	r3, [pc, #8]	@ (8008578 <putchar+0xc>)
 800856e:	4601      	mov	r1, r0
 8008570:	6818      	ldr	r0, [r3, #0]
 8008572:	6882      	ldr	r2, [r0, #8]
 8008574:	f000 bdea 	b.w	800914c <_putc_r>
 8008578:	20000018 	.word	0x20000018

0800857c <_puts_r>:
 800857c:	6a03      	ldr	r3, [r0, #32]
 800857e:	b570      	push	{r4, r5, r6, lr}
 8008580:	6884      	ldr	r4, [r0, #8]
 8008582:	4605      	mov	r5, r0
 8008584:	460e      	mov	r6, r1
 8008586:	b90b      	cbnz	r3, 800858c <_puts_r+0x10>
 8008588:	f7ff ffa8 	bl	80084dc <__sinit>
 800858c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800858e:	07db      	lsls	r3, r3, #31
 8008590:	d405      	bmi.n	800859e <_puts_r+0x22>
 8008592:	89a3      	ldrh	r3, [r4, #12]
 8008594:	0598      	lsls	r0, r3, #22
 8008596:	d402      	bmi.n	800859e <_puts_r+0x22>
 8008598:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800859a:	f000 f9ae 	bl	80088fa <__retarget_lock_acquire_recursive>
 800859e:	89a3      	ldrh	r3, [r4, #12]
 80085a0:	0719      	lsls	r1, r3, #28
 80085a2:	d502      	bpl.n	80085aa <_puts_r+0x2e>
 80085a4:	6923      	ldr	r3, [r4, #16]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d135      	bne.n	8008616 <_puts_r+0x9a>
 80085aa:	4621      	mov	r1, r4
 80085ac:	4628      	mov	r0, r5
 80085ae:	f000 f8c5 	bl	800873c <__swsetup_r>
 80085b2:	b380      	cbz	r0, 8008616 <_puts_r+0x9a>
 80085b4:	f04f 35ff 	mov.w	r5, #4294967295
 80085b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80085ba:	07da      	lsls	r2, r3, #31
 80085bc:	d405      	bmi.n	80085ca <_puts_r+0x4e>
 80085be:	89a3      	ldrh	r3, [r4, #12]
 80085c0:	059b      	lsls	r3, r3, #22
 80085c2:	d402      	bmi.n	80085ca <_puts_r+0x4e>
 80085c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80085c6:	f000 f999 	bl	80088fc <__retarget_lock_release_recursive>
 80085ca:	4628      	mov	r0, r5
 80085cc:	bd70      	pop	{r4, r5, r6, pc}
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	da04      	bge.n	80085dc <_puts_r+0x60>
 80085d2:	69a2      	ldr	r2, [r4, #24]
 80085d4:	429a      	cmp	r2, r3
 80085d6:	dc17      	bgt.n	8008608 <_puts_r+0x8c>
 80085d8:	290a      	cmp	r1, #10
 80085da:	d015      	beq.n	8008608 <_puts_r+0x8c>
 80085dc:	6823      	ldr	r3, [r4, #0]
 80085de:	1c5a      	adds	r2, r3, #1
 80085e0:	6022      	str	r2, [r4, #0]
 80085e2:	7019      	strb	r1, [r3, #0]
 80085e4:	68a3      	ldr	r3, [r4, #8]
 80085e6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80085ea:	3b01      	subs	r3, #1
 80085ec:	60a3      	str	r3, [r4, #8]
 80085ee:	2900      	cmp	r1, #0
 80085f0:	d1ed      	bne.n	80085ce <_puts_r+0x52>
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	da11      	bge.n	800861a <_puts_r+0x9e>
 80085f6:	4622      	mov	r2, r4
 80085f8:	210a      	movs	r1, #10
 80085fa:	4628      	mov	r0, r5
 80085fc:	f000 f85f 	bl	80086be <__swbuf_r>
 8008600:	3001      	adds	r0, #1
 8008602:	d0d7      	beq.n	80085b4 <_puts_r+0x38>
 8008604:	250a      	movs	r5, #10
 8008606:	e7d7      	b.n	80085b8 <_puts_r+0x3c>
 8008608:	4622      	mov	r2, r4
 800860a:	4628      	mov	r0, r5
 800860c:	f000 f857 	bl	80086be <__swbuf_r>
 8008610:	3001      	adds	r0, #1
 8008612:	d1e7      	bne.n	80085e4 <_puts_r+0x68>
 8008614:	e7ce      	b.n	80085b4 <_puts_r+0x38>
 8008616:	3e01      	subs	r6, #1
 8008618:	e7e4      	b.n	80085e4 <_puts_r+0x68>
 800861a:	6823      	ldr	r3, [r4, #0]
 800861c:	1c5a      	adds	r2, r3, #1
 800861e:	6022      	str	r2, [r4, #0]
 8008620:	220a      	movs	r2, #10
 8008622:	701a      	strb	r2, [r3, #0]
 8008624:	e7ee      	b.n	8008604 <_puts_r+0x88>
	...

08008628 <puts>:
 8008628:	4b02      	ldr	r3, [pc, #8]	@ (8008634 <puts+0xc>)
 800862a:	4601      	mov	r1, r0
 800862c:	6818      	ldr	r0, [r3, #0]
 800862e:	f7ff bfa5 	b.w	800857c <_puts_r>
 8008632:	bf00      	nop
 8008634:	20000018 	.word	0x20000018

08008638 <__sread>:
 8008638:	b510      	push	{r4, lr}
 800863a:	460c      	mov	r4, r1
 800863c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008640:	f000 f8fc 	bl	800883c <_read_r>
 8008644:	2800      	cmp	r0, #0
 8008646:	bfab      	itete	ge
 8008648:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800864a:	89a3      	ldrhlt	r3, [r4, #12]
 800864c:	181b      	addge	r3, r3, r0
 800864e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008652:	bfac      	ite	ge
 8008654:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008656:	81a3      	strhlt	r3, [r4, #12]
 8008658:	bd10      	pop	{r4, pc}

0800865a <__swrite>:
 800865a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800865e:	461f      	mov	r7, r3
 8008660:	898b      	ldrh	r3, [r1, #12]
 8008662:	05db      	lsls	r3, r3, #23
 8008664:	4605      	mov	r5, r0
 8008666:	460c      	mov	r4, r1
 8008668:	4616      	mov	r6, r2
 800866a:	d505      	bpl.n	8008678 <__swrite+0x1e>
 800866c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008670:	2302      	movs	r3, #2
 8008672:	2200      	movs	r2, #0
 8008674:	f000 f8d0 	bl	8008818 <_lseek_r>
 8008678:	89a3      	ldrh	r3, [r4, #12]
 800867a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800867e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008682:	81a3      	strh	r3, [r4, #12]
 8008684:	4632      	mov	r2, r6
 8008686:	463b      	mov	r3, r7
 8008688:	4628      	mov	r0, r5
 800868a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800868e:	f000 b8f7 	b.w	8008880 <_write_r>

08008692 <__sseek>:
 8008692:	b510      	push	{r4, lr}
 8008694:	460c      	mov	r4, r1
 8008696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800869a:	f000 f8bd 	bl	8008818 <_lseek_r>
 800869e:	1c43      	adds	r3, r0, #1
 80086a0:	89a3      	ldrh	r3, [r4, #12]
 80086a2:	bf15      	itete	ne
 80086a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80086a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80086aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80086ae:	81a3      	strheq	r3, [r4, #12]
 80086b0:	bf18      	it	ne
 80086b2:	81a3      	strhne	r3, [r4, #12]
 80086b4:	bd10      	pop	{r4, pc}

080086b6 <__sclose>:
 80086b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086ba:	f000 b89d 	b.w	80087f8 <_close_r>

080086be <__swbuf_r>:
 80086be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086c0:	460e      	mov	r6, r1
 80086c2:	4614      	mov	r4, r2
 80086c4:	4605      	mov	r5, r0
 80086c6:	b118      	cbz	r0, 80086d0 <__swbuf_r+0x12>
 80086c8:	6a03      	ldr	r3, [r0, #32]
 80086ca:	b90b      	cbnz	r3, 80086d0 <__swbuf_r+0x12>
 80086cc:	f7ff ff06 	bl	80084dc <__sinit>
 80086d0:	69a3      	ldr	r3, [r4, #24]
 80086d2:	60a3      	str	r3, [r4, #8]
 80086d4:	89a3      	ldrh	r3, [r4, #12]
 80086d6:	071a      	lsls	r2, r3, #28
 80086d8:	d501      	bpl.n	80086de <__swbuf_r+0x20>
 80086da:	6923      	ldr	r3, [r4, #16]
 80086dc:	b943      	cbnz	r3, 80086f0 <__swbuf_r+0x32>
 80086de:	4621      	mov	r1, r4
 80086e0:	4628      	mov	r0, r5
 80086e2:	f000 f82b 	bl	800873c <__swsetup_r>
 80086e6:	b118      	cbz	r0, 80086f0 <__swbuf_r+0x32>
 80086e8:	f04f 37ff 	mov.w	r7, #4294967295
 80086ec:	4638      	mov	r0, r7
 80086ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086f0:	6823      	ldr	r3, [r4, #0]
 80086f2:	6922      	ldr	r2, [r4, #16]
 80086f4:	1a98      	subs	r0, r3, r2
 80086f6:	6963      	ldr	r3, [r4, #20]
 80086f8:	b2f6      	uxtb	r6, r6
 80086fa:	4283      	cmp	r3, r0
 80086fc:	4637      	mov	r7, r6
 80086fe:	dc05      	bgt.n	800870c <__swbuf_r+0x4e>
 8008700:	4621      	mov	r1, r4
 8008702:	4628      	mov	r0, r5
 8008704:	f000 fc98 	bl	8009038 <_fflush_r>
 8008708:	2800      	cmp	r0, #0
 800870a:	d1ed      	bne.n	80086e8 <__swbuf_r+0x2a>
 800870c:	68a3      	ldr	r3, [r4, #8]
 800870e:	3b01      	subs	r3, #1
 8008710:	60a3      	str	r3, [r4, #8]
 8008712:	6823      	ldr	r3, [r4, #0]
 8008714:	1c5a      	adds	r2, r3, #1
 8008716:	6022      	str	r2, [r4, #0]
 8008718:	701e      	strb	r6, [r3, #0]
 800871a:	6962      	ldr	r2, [r4, #20]
 800871c:	1c43      	adds	r3, r0, #1
 800871e:	429a      	cmp	r2, r3
 8008720:	d004      	beq.n	800872c <__swbuf_r+0x6e>
 8008722:	89a3      	ldrh	r3, [r4, #12]
 8008724:	07db      	lsls	r3, r3, #31
 8008726:	d5e1      	bpl.n	80086ec <__swbuf_r+0x2e>
 8008728:	2e0a      	cmp	r6, #10
 800872a:	d1df      	bne.n	80086ec <__swbuf_r+0x2e>
 800872c:	4621      	mov	r1, r4
 800872e:	4628      	mov	r0, r5
 8008730:	f000 fc82 	bl	8009038 <_fflush_r>
 8008734:	2800      	cmp	r0, #0
 8008736:	d0d9      	beq.n	80086ec <__swbuf_r+0x2e>
 8008738:	e7d6      	b.n	80086e8 <__swbuf_r+0x2a>
	...

0800873c <__swsetup_r>:
 800873c:	b538      	push	{r3, r4, r5, lr}
 800873e:	4b29      	ldr	r3, [pc, #164]	@ (80087e4 <__swsetup_r+0xa8>)
 8008740:	4605      	mov	r5, r0
 8008742:	6818      	ldr	r0, [r3, #0]
 8008744:	460c      	mov	r4, r1
 8008746:	b118      	cbz	r0, 8008750 <__swsetup_r+0x14>
 8008748:	6a03      	ldr	r3, [r0, #32]
 800874a:	b90b      	cbnz	r3, 8008750 <__swsetup_r+0x14>
 800874c:	f7ff fec6 	bl	80084dc <__sinit>
 8008750:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008754:	0719      	lsls	r1, r3, #28
 8008756:	d422      	bmi.n	800879e <__swsetup_r+0x62>
 8008758:	06da      	lsls	r2, r3, #27
 800875a:	d407      	bmi.n	800876c <__swsetup_r+0x30>
 800875c:	2209      	movs	r2, #9
 800875e:	602a      	str	r2, [r5, #0]
 8008760:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008764:	81a3      	strh	r3, [r4, #12]
 8008766:	f04f 30ff 	mov.w	r0, #4294967295
 800876a:	e033      	b.n	80087d4 <__swsetup_r+0x98>
 800876c:	0758      	lsls	r0, r3, #29
 800876e:	d512      	bpl.n	8008796 <__swsetup_r+0x5a>
 8008770:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008772:	b141      	cbz	r1, 8008786 <__swsetup_r+0x4a>
 8008774:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008778:	4299      	cmp	r1, r3
 800877a:	d002      	beq.n	8008782 <__swsetup_r+0x46>
 800877c:	4628      	mov	r0, r5
 800877e:	f000 f8bf 	bl	8008900 <_free_r>
 8008782:	2300      	movs	r3, #0
 8008784:	6363      	str	r3, [r4, #52]	@ 0x34
 8008786:	89a3      	ldrh	r3, [r4, #12]
 8008788:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800878c:	81a3      	strh	r3, [r4, #12]
 800878e:	2300      	movs	r3, #0
 8008790:	6063      	str	r3, [r4, #4]
 8008792:	6923      	ldr	r3, [r4, #16]
 8008794:	6023      	str	r3, [r4, #0]
 8008796:	89a3      	ldrh	r3, [r4, #12]
 8008798:	f043 0308 	orr.w	r3, r3, #8
 800879c:	81a3      	strh	r3, [r4, #12]
 800879e:	6923      	ldr	r3, [r4, #16]
 80087a0:	b94b      	cbnz	r3, 80087b6 <__swsetup_r+0x7a>
 80087a2:	89a3      	ldrh	r3, [r4, #12]
 80087a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80087a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087ac:	d003      	beq.n	80087b6 <__swsetup_r+0x7a>
 80087ae:	4621      	mov	r1, r4
 80087b0:	4628      	mov	r0, r5
 80087b2:	f000 fc8f 	bl	80090d4 <__smakebuf_r>
 80087b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087ba:	f013 0201 	ands.w	r2, r3, #1
 80087be:	d00a      	beq.n	80087d6 <__swsetup_r+0x9a>
 80087c0:	2200      	movs	r2, #0
 80087c2:	60a2      	str	r2, [r4, #8]
 80087c4:	6962      	ldr	r2, [r4, #20]
 80087c6:	4252      	negs	r2, r2
 80087c8:	61a2      	str	r2, [r4, #24]
 80087ca:	6922      	ldr	r2, [r4, #16]
 80087cc:	b942      	cbnz	r2, 80087e0 <__swsetup_r+0xa4>
 80087ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80087d2:	d1c5      	bne.n	8008760 <__swsetup_r+0x24>
 80087d4:	bd38      	pop	{r3, r4, r5, pc}
 80087d6:	0799      	lsls	r1, r3, #30
 80087d8:	bf58      	it	pl
 80087da:	6962      	ldrpl	r2, [r4, #20]
 80087dc:	60a2      	str	r2, [r4, #8]
 80087de:	e7f4      	b.n	80087ca <__swsetup_r+0x8e>
 80087e0:	2000      	movs	r0, #0
 80087e2:	e7f7      	b.n	80087d4 <__swsetup_r+0x98>
 80087e4:	20000018 	.word	0x20000018

080087e8 <memset>:
 80087e8:	4402      	add	r2, r0
 80087ea:	4603      	mov	r3, r0
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d100      	bne.n	80087f2 <memset+0xa>
 80087f0:	4770      	bx	lr
 80087f2:	f803 1b01 	strb.w	r1, [r3], #1
 80087f6:	e7f9      	b.n	80087ec <memset+0x4>

080087f8 <_close_r>:
 80087f8:	b538      	push	{r3, r4, r5, lr}
 80087fa:	4d06      	ldr	r5, [pc, #24]	@ (8008814 <_close_r+0x1c>)
 80087fc:	2300      	movs	r3, #0
 80087fe:	4604      	mov	r4, r0
 8008800:	4608      	mov	r0, r1
 8008802:	602b      	str	r3, [r5, #0]
 8008804:	f7f9 fa1f 	bl	8001c46 <_close>
 8008808:	1c43      	adds	r3, r0, #1
 800880a:	d102      	bne.n	8008812 <_close_r+0x1a>
 800880c:	682b      	ldr	r3, [r5, #0]
 800880e:	b103      	cbz	r3, 8008812 <_close_r+0x1a>
 8008810:	6023      	str	r3, [r4, #0]
 8008812:	bd38      	pop	{r3, r4, r5, pc}
 8008814:	20000704 	.word	0x20000704

08008818 <_lseek_r>:
 8008818:	b538      	push	{r3, r4, r5, lr}
 800881a:	4d07      	ldr	r5, [pc, #28]	@ (8008838 <_lseek_r+0x20>)
 800881c:	4604      	mov	r4, r0
 800881e:	4608      	mov	r0, r1
 8008820:	4611      	mov	r1, r2
 8008822:	2200      	movs	r2, #0
 8008824:	602a      	str	r2, [r5, #0]
 8008826:	461a      	mov	r2, r3
 8008828:	f7f9 fa34 	bl	8001c94 <_lseek>
 800882c:	1c43      	adds	r3, r0, #1
 800882e:	d102      	bne.n	8008836 <_lseek_r+0x1e>
 8008830:	682b      	ldr	r3, [r5, #0]
 8008832:	b103      	cbz	r3, 8008836 <_lseek_r+0x1e>
 8008834:	6023      	str	r3, [r4, #0]
 8008836:	bd38      	pop	{r3, r4, r5, pc}
 8008838:	20000704 	.word	0x20000704

0800883c <_read_r>:
 800883c:	b538      	push	{r3, r4, r5, lr}
 800883e:	4d07      	ldr	r5, [pc, #28]	@ (800885c <_read_r+0x20>)
 8008840:	4604      	mov	r4, r0
 8008842:	4608      	mov	r0, r1
 8008844:	4611      	mov	r1, r2
 8008846:	2200      	movs	r2, #0
 8008848:	602a      	str	r2, [r5, #0]
 800884a:	461a      	mov	r2, r3
 800884c:	f7f9 f9c2 	bl	8001bd4 <_read>
 8008850:	1c43      	adds	r3, r0, #1
 8008852:	d102      	bne.n	800885a <_read_r+0x1e>
 8008854:	682b      	ldr	r3, [r5, #0]
 8008856:	b103      	cbz	r3, 800885a <_read_r+0x1e>
 8008858:	6023      	str	r3, [r4, #0]
 800885a:	bd38      	pop	{r3, r4, r5, pc}
 800885c:	20000704 	.word	0x20000704

08008860 <_sbrk_r>:
 8008860:	b538      	push	{r3, r4, r5, lr}
 8008862:	4d06      	ldr	r5, [pc, #24]	@ (800887c <_sbrk_r+0x1c>)
 8008864:	2300      	movs	r3, #0
 8008866:	4604      	mov	r4, r0
 8008868:	4608      	mov	r0, r1
 800886a:	602b      	str	r3, [r5, #0]
 800886c:	f7f9 fa20 	bl	8001cb0 <_sbrk>
 8008870:	1c43      	adds	r3, r0, #1
 8008872:	d102      	bne.n	800887a <_sbrk_r+0x1a>
 8008874:	682b      	ldr	r3, [r5, #0]
 8008876:	b103      	cbz	r3, 800887a <_sbrk_r+0x1a>
 8008878:	6023      	str	r3, [r4, #0]
 800887a:	bd38      	pop	{r3, r4, r5, pc}
 800887c:	20000704 	.word	0x20000704

08008880 <_write_r>:
 8008880:	b538      	push	{r3, r4, r5, lr}
 8008882:	4d07      	ldr	r5, [pc, #28]	@ (80088a0 <_write_r+0x20>)
 8008884:	4604      	mov	r4, r0
 8008886:	4608      	mov	r0, r1
 8008888:	4611      	mov	r1, r2
 800888a:	2200      	movs	r2, #0
 800888c:	602a      	str	r2, [r5, #0]
 800888e:	461a      	mov	r2, r3
 8008890:	f7f9 f9bd 	bl	8001c0e <_write>
 8008894:	1c43      	adds	r3, r0, #1
 8008896:	d102      	bne.n	800889e <_write_r+0x1e>
 8008898:	682b      	ldr	r3, [r5, #0]
 800889a:	b103      	cbz	r3, 800889e <_write_r+0x1e>
 800889c:	6023      	str	r3, [r4, #0]
 800889e:	bd38      	pop	{r3, r4, r5, pc}
 80088a0:	20000704 	.word	0x20000704

080088a4 <__errno>:
 80088a4:	4b01      	ldr	r3, [pc, #4]	@ (80088ac <__errno+0x8>)
 80088a6:	6818      	ldr	r0, [r3, #0]
 80088a8:	4770      	bx	lr
 80088aa:	bf00      	nop
 80088ac:	20000018 	.word	0x20000018

080088b0 <__libc_init_array>:
 80088b0:	b570      	push	{r4, r5, r6, lr}
 80088b2:	4d0d      	ldr	r5, [pc, #52]	@ (80088e8 <__libc_init_array+0x38>)
 80088b4:	4c0d      	ldr	r4, [pc, #52]	@ (80088ec <__libc_init_array+0x3c>)
 80088b6:	1b64      	subs	r4, r4, r5
 80088b8:	10a4      	asrs	r4, r4, #2
 80088ba:	2600      	movs	r6, #0
 80088bc:	42a6      	cmp	r6, r4
 80088be:	d109      	bne.n	80088d4 <__libc_init_array+0x24>
 80088c0:	4d0b      	ldr	r5, [pc, #44]	@ (80088f0 <__libc_init_array+0x40>)
 80088c2:	4c0c      	ldr	r4, [pc, #48]	@ (80088f4 <__libc_init_array+0x44>)
 80088c4:	f000 fc98 	bl	80091f8 <_init>
 80088c8:	1b64      	subs	r4, r4, r5
 80088ca:	10a4      	asrs	r4, r4, #2
 80088cc:	2600      	movs	r6, #0
 80088ce:	42a6      	cmp	r6, r4
 80088d0:	d105      	bne.n	80088de <__libc_init_array+0x2e>
 80088d2:	bd70      	pop	{r4, r5, r6, pc}
 80088d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80088d8:	4798      	blx	r3
 80088da:	3601      	adds	r6, #1
 80088dc:	e7ee      	b.n	80088bc <__libc_init_array+0xc>
 80088de:	f855 3b04 	ldr.w	r3, [r5], #4
 80088e2:	4798      	blx	r3
 80088e4:	3601      	adds	r6, #1
 80088e6:	e7f2      	b.n	80088ce <__libc_init_array+0x1e>
 80088e8:	0800944c 	.word	0x0800944c
 80088ec:	0800944c 	.word	0x0800944c
 80088f0:	0800944c 	.word	0x0800944c
 80088f4:	0800945c 	.word	0x0800945c

080088f8 <__retarget_lock_init_recursive>:
 80088f8:	4770      	bx	lr

080088fa <__retarget_lock_acquire_recursive>:
 80088fa:	4770      	bx	lr

080088fc <__retarget_lock_release_recursive>:
 80088fc:	4770      	bx	lr
	...

08008900 <_free_r>:
 8008900:	b538      	push	{r3, r4, r5, lr}
 8008902:	4605      	mov	r5, r0
 8008904:	2900      	cmp	r1, #0
 8008906:	d041      	beq.n	800898c <_free_r+0x8c>
 8008908:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800890c:	1f0c      	subs	r4, r1, #4
 800890e:	2b00      	cmp	r3, #0
 8008910:	bfb8      	it	lt
 8008912:	18e4      	addlt	r4, r4, r3
 8008914:	f7ff fd4a 	bl	80083ac <__malloc_lock>
 8008918:	4a1d      	ldr	r2, [pc, #116]	@ (8008990 <_free_r+0x90>)
 800891a:	6813      	ldr	r3, [r2, #0]
 800891c:	b933      	cbnz	r3, 800892c <_free_r+0x2c>
 800891e:	6063      	str	r3, [r4, #4]
 8008920:	6014      	str	r4, [r2, #0]
 8008922:	4628      	mov	r0, r5
 8008924:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008928:	f7ff bd46 	b.w	80083b8 <__malloc_unlock>
 800892c:	42a3      	cmp	r3, r4
 800892e:	d908      	bls.n	8008942 <_free_r+0x42>
 8008930:	6820      	ldr	r0, [r4, #0]
 8008932:	1821      	adds	r1, r4, r0
 8008934:	428b      	cmp	r3, r1
 8008936:	bf01      	itttt	eq
 8008938:	6819      	ldreq	r1, [r3, #0]
 800893a:	685b      	ldreq	r3, [r3, #4]
 800893c:	1809      	addeq	r1, r1, r0
 800893e:	6021      	streq	r1, [r4, #0]
 8008940:	e7ed      	b.n	800891e <_free_r+0x1e>
 8008942:	461a      	mov	r2, r3
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	b10b      	cbz	r3, 800894c <_free_r+0x4c>
 8008948:	42a3      	cmp	r3, r4
 800894a:	d9fa      	bls.n	8008942 <_free_r+0x42>
 800894c:	6811      	ldr	r1, [r2, #0]
 800894e:	1850      	adds	r0, r2, r1
 8008950:	42a0      	cmp	r0, r4
 8008952:	d10b      	bne.n	800896c <_free_r+0x6c>
 8008954:	6820      	ldr	r0, [r4, #0]
 8008956:	4401      	add	r1, r0
 8008958:	1850      	adds	r0, r2, r1
 800895a:	4283      	cmp	r3, r0
 800895c:	6011      	str	r1, [r2, #0]
 800895e:	d1e0      	bne.n	8008922 <_free_r+0x22>
 8008960:	6818      	ldr	r0, [r3, #0]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	6053      	str	r3, [r2, #4]
 8008966:	4408      	add	r0, r1
 8008968:	6010      	str	r0, [r2, #0]
 800896a:	e7da      	b.n	8008922 <_free_r+0x22>
 800896c:	d902      	bls.n	8008974 <_free_r+0x74>
 800896e:	230c      	movs	r3, #12
 8008970:	602b      	str	r3, [r5, #0]
 8008972:	e7d6      	b.n	8008922 <_free_r+0x22>
 8008974:	6820      	ldr	r0, [r4, #0]
 8008976:	1821      	adds	r1, r4, r0
 8008978:	428b      	cmp	r3, r1
 800897a:	bf04      	itt	eq
 800897c:	6819      	ldreq	r1, [r3, #0]
 800897e:	685b      	ldreq	r3, [r3, #4]
 8008980:	6063      	str	r3, [r4, #4]
 8008982:	bf04      	itt	eq
 8008984:	1809      	addeq	r1, r1, r0
 8008986:	6021      	streq	r1, [r4, #0]
 8008988:	6054      	str	r4, [r2, #4]
 800898a:	e7ca      	b.n	8008922 <_free_r+0x22>
 800898c:	bd38      	pop	{r3, r4, r5, pc}
 800898e:	bf00      	nop
 8008990:	200005c4 	.word	0x200005c4

08008994 <__sfputc_r>:
 8008994:	6893      	ldr	r3, [r2, #8]
 8008996:	3b01      	subs	r3, #1
 8008998:	2b00      	cmp	r3, #0
 800899a:	b410      	push	{r4}
 800899c:	6093      	str	r3, [r2, #8]
 800899e:	da08      	bge.n	80089b2 <__sfputc_r+0x1e>
 80089a0:	6994      	ldr	r4, [r2, #24]
 80089a2:	42a3      	cmp	r3, r4
 80089a4:	db01      	blt.n	80089aa <__sfputc_r+0x16>
 80089a6:	290a      	cmp	r1, #10
 80089a8:	d103      	bne.n	80089b2 <__sfputc_r+0x1e>
 80089aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089ae:	f7ff be86 	b.w	80086be <__swbuf_r>
 80089b2:	6813      	ldr	r3, [r2, #0]
 80089b4:	1c58      	adds	r0, r3, #1
 80089b6:	6010      	str	r0, [r2, #0]
 80089b8:	7019      	strb	r1, [r3, #0]
 80089ba:	4608      	mov	r0, r1
 80089bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089c0:	4770      	bx	lr

080089c2 <__sfputs_r>:
 80089c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089c4:	4606      	mov	r6, r0
 80089c6:	460f      	mov	r7, r1
 80089c8:	4614      	mov	r4, r2
 80089ca:	18d5      	adds	r5, r2, r3
 80089cc:	42ac      	cmp	r4, r5
 80089ce:	d101      	bne.n	80089d4 <__sfputs_r+0x12>
 80089d0:	2000      	movs	r0, #0
 80089d2:	e007      	b.n	80089e4 <__sfputs_r+0x22>
 80089d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089d8:	463a      	mov	r2, r7
 80089da:	4630      	mov	r0, r6
 80089dc:	f7ff ffda 	bl	8008994 <__sfputc_r>
 80089e0:	1c43      	adds	r3, r0, #1
 80089e2:	d1f3      	bne.n	80089cc <__sfputs_r+0xa>
 80089e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080089e8 <_vfiprintf_r>:
 80089e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ec:	460d      	mov	r5, r1
 80089ee:	b09d      	sub	sp, #116	@ 0x74
 80089f0:	4614      	mov	r4, r2
 80089f2:	4698      	mov	r8, r3
 80089f4:	4606      	mov	r6, r0
 80089f6:	b118      	cbz	r0, 8008a00 <_vfiprintf_r+0x18>
 80089f8:	6a03      	ldr	r3, [r0, #32]
 80089fa:	b90b      	cbnz	r3, 8008a00 <_vfiprintf_r+0x18>
 80089fc:	f7ff fd6e 	bl	80084dc <__sinit>
 8008a00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a02:	07d9      	lsls	r1, r3, #31
 8008a04:	d405      	bmi.n	8008a12 <_vfiprintf_r+0x2a>
 8008a06:	89ab      	ldrh	r3, [r5, #12]
 8008a08:	059a      	lsls	r2, r3, #22
 8008a0a:	d402      	bmi.n	8008a12 <_vfiprintf_r+0x2a>
 8008a0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a0e:	f7ff ff74 	bl	80088fa <__retarget_lock_acquire_recursive>
 8008a12:	89ab      	ldrh	r3, [r5, #12]
 8008a14:	071b      	lsls	r3, r3, #28
 8008a16:	d501      	bpl.n	8008a1c <_vfiprintf_r+0x34>
 8008a18:	692b      	ldr	r3, [r5, #16]
 8008a1a:	b99b      	cbnz	r3, 8008a44 <_vfiprintf_r+0x5c>
 8008a1c:	4629      	mov	r1, r5
 8008a1e:	4630      	mov	r0, r6
 8008a20:	f7ff fe8c 	bl	800873c <__swsetup_r>
 8008a24:	b170      	cbz	r0, 8008a44 <_vfiprintf_r+0x5c>
 8008a26:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a28:	07dc      	lsls	r4, r3, #31
 8008a2a:	d504      	bpl.n	8008a36 <_vfiprintf_r+0x4e>
 8008a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a30:	b01d      	add	sp, #116	@ 0x74
 8008a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a36:	89ab      	ldrh	r3, [r5, #12]
 8008a38:	0598      	lsls	r0, r3, #22
 8008a3a:	d4f7      	bmi.n	8008a2c <_vfiprintf_r+0x44>
 8008a3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a3e:	f7ff ff5d 	bl	80088fc <__retarget_lock_release_recursive>
 8008a42:	e7f3      	b.n	8008a2c <_vfiprintf_r+0x44>
 8008a44:	2300      	movs	r3, #0
 8008a46:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a48:	2320      	movs	r3, #32
 8008a4a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a52:	2330      	movs	r3, #48	@ 0x30
 8008a54:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008c04 <_vfiprintf_r+0x21c>
 8008a58:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a5c:	f04f 0901 	mov.w	r9, #1
 8008a60:	4623      	mov	r3, r4
 8008a62:	469a      	mov	sl, r3
 8008a64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a68:	b10a      	cbz	r2, 8008a6e <_vfiprintf_r+0x86>
 8008a6a:	2a25      	cmp	r2, #37	@ 0x25
 8008a6c:	d1f9      	bne.n	8008a62 <_vfiprintf_r+0x7a>
 8008a6e:	ebba 0b04 	subs.w	fp, sl, r4
 8008a72:	d00b      	beq.n	8008a8c <_vfiprintf_r+0xa4>
 8008a74:	465b      	mov	r3, fp
 8008a76:	4622      	mov	r2, r4
 8008a78:	4629      	mov	r1, r5
 8008a7a:	4630      	mov	r0, r6
 8008a7c:	f7ff ffa1 	bl	80089c2 <__sfputs_r>
 8008a80:	3001      	adds	r0, #1
 8008a82:	f000 80a7 	beq.w	8008bd4 <_vfiprintf_r+0x1ec>
 8008a86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a88:	445a      	add	r2, fp
 8008a8a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a8c:	f89a 3000 	ldrb.w	r3, [sl]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	f000 809f 	beq.w	8008bd4 <_vfiprintf_r+0x1ec>
 8008a96:	2300      	movs	r3, #0
 8008a98:	f04f 32ff 	mov.w	r2, #4294967295
 8008a9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008aa0:	f10a 0a01 	add.w	sl, sl, #1
 8008aa4:	9304      	str	r3, [sp, #16]
 8008aa6:	9307      	str	r3, [sp, #28]
 8008aa8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008aac:	931a      	str	r3, [sp, #104]	@ 0x68
 8008aae:	4654      	mov	r4, sl
 8008ab0:	2205      	movs	r2, #5
 8008ab2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ab6:	4853      	ldr	r0, [pc, #332]	@ (8008c04 <_vfiprintf_r+0x21c>)
 8008ab8:	f7f7 fb92 	bl	80001e0 <memchr>
 8008abc:	9a04      	ldr	r2, [sp, #16]
 8008abe:	b9d8      	cbnz	r0, 8008af8 <_vfiprintf_r+0x110>
 8008ac0:	06d1      	lsls	r1, r2, #27
 8008ac2:	bf44      	itt	mi
 8008ac4:	2320      	movmi	r3, #32
 8008ac6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008aca:	0713      	lsls	r3, r2, #28
 8008acc:	bf44      	itt	mi
 8008ace:	232b      	movmi	r3, #43	@ 0x2b
 8008ad0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ad4:	f89a 3000 	ldrb.w	r3, [sl]
 8008ad8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ada:	d015      	beq.n	8008b08 <_vfiprintf_r+0x120>
 8008adc:	9a07      	ldr	r2, [sp, #28]
 8008ade:	4654      	mov	r4, sl
 8008ae0:	2000      	movs	r0, #0
 8008ae2:	f04f 0c0a 	mov.w	ip, #10
 8008ae6:	4621      	mov	r1, r4
 8008ae8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008aec:	3b30      	subs	r3, #48	@ 0x30
 8008aee:	2b09      	cmp	r3, #9
 8008af0:	d94b      	bls.n	8008b8a <_vfiprintf_r+0x1a2>
 8008af2:	b1b0      	cbz	r0, 8008b22 <_vfiprintf_r+0x13a>
 8008af4:	9207      	str	r2, [sp, #28]
 8008af6:	e014      	b.n	8008b22 <_vfiprintf_r+0x13a>
 8008af8:	eba0 0308 	sub.w	r3, r0, r8
 8008afc:	fa09 f303 	lsl.w	r3, r9, r3
 8008b00:	4313      	orrs	r3, r2
 8008b02:	9304      	str	r3, [sp, #16]
 8008b04:	46a2      	mov	sl, r4
 8008b06:	e7d2      	b.n	8008aae <_vfiprintf_r+0xc6>
 8008b08:	9b03      	ldr	r3, [sp, #12]
 8008b0a:	1d19      	adds	r1, r3, #4
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	9103      	str	r1, [sp, #12]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	bfbb      	ittet	lt
 8008b14:	425b      	neglt	r3, r3
 8008b16:	f042 0202 	orrlt.w	r2, r2, #2
 8008b1a:	9307      	strge	r3, [sp, #28]
 8008b1c:	9307      	strlt	r3, [sp, #28]
 8008b1e:	bfb8      	it	lt
 8008b20:	9204      	strlt	r2, [sp, #16]
 8008b22:	7823      	ldrb	r3, [r4, #0]
 8008b24:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b26:	d10a      	bne.n	8008b3e <_vfiprintf_r+0x156>
 8008b28:	7863      	ldrb	r3, [r4, #1]
 8008b2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b2c:	d132      	bne.n	8008b94 <_vfiprintf_r+0x1ac>
 8008b2e:	9b03      	ldr	r3, [sp, #12]
 8008b30:	1d1a      	adds	r2, r3, #4
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	9203      	str	r2, [sp, #12]
 8008b36:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b3a:	3402      	adds	r4, #2
 8008b3c:	9305      	str	r3, [sp, #20]
 8008b3e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008c14 <_vfiprintf_r+0x22c>
 8008b42:	7821      	ldrb	r1, [r4, #0]
 8008b44:	2203      	movs	r2, #3
 8008b46:	4650      	mov	r0, sl
 8008b48:	f7f7 fb4a 	bl	80001e0 <memchr>
 8008b4c:	b138      	cbz	r0, 8008b5e <_vfiprintf_r+0x176>
 8008b4e:	9b04      	ldr	r3, [sp, #16]
 8008b50:	eba0 000a 	sub.w	r0, r0, sl
 8008b54:	2240      	movs	r2, #64	@ 0x40
 8008b56:	4082      	lsls	r2, r0
 8008b58:	4313      	orrs	r3, r2
 8008b5a:	3401      	adds	r4, #1
 8008b5c:	9304      	str	r3, [sp, #16]
 8008b5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b62:	4829      	ldr	r0, [pc, #164]	@ (8008c08 <_vfiprintf_r+0x220>)
 8008b64:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b68:	2206      	movs	r2, #6
 8008b6a:	f7f7 fb39 	bl	80001e0 <memchr>
 8008b6e:	2800      	cmp	r0, #0
 8008b70:	d03f      	beq.n	8008bf2 <_vfiprintf_r+0x20a>
 8008b72:	4b26      	ldr	r3, [pc, #152]	@ (8008c0c <_vfiprintf_r+0x224>)
 8008b74:	bb1b      	cbnz	r3, 8008bbe <_vfiprintf_r+0x1d6>
 8008b76:	9b03      	ldr	r3, [sp, #12]
 8008b78:	3307      	adds	r3, #7
 8008b7a:	f023 0307 	bic.w	r3, r3, #7
 8008b7e:	3308      	adds	r3, #8
 8008b80:	9303      	str	r3, [sp, #12]
 8008b82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b84:	443b      	add	r3, r7
 8008b86:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b88:	e76a      	b.n	8008a60 <_vfiprintf_r+0x78>
 8008b8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b8e:	460c      	mov	r4, r1
 8008b90:	2001      	movs	r0, #1
 8008b92:	e7a8      	b.n	8008ae6 <_vfiprintf_r+0xfe>
 8008b94:	2300      	movs	r3, #0
 8008b96:	3401      	adds	r4, #1
 8008b98:	9305      	str	r3, [sp, #20]
 8008b9a:	4619      	mov	r1, r3
 8008b9c:	f04f 0c0a 	mov.w	ip, #10
 8008ba0:	4620      	mov	r0, r4
 8008ba2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ba6:	3a30      	subs	r2, #48	@ 0x30
 8008ba8:	2a09      	cmp	r2, #9
 8008baa:	d903      	bls.n	8008bb4 <_vfiprintf_r+0x1cc>
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d0c6      	beq.n	8008b3e <_vfiprintf_r+0x156>
 8008bb0:	9105      	str	r1, [sp, #20]
 8008bb2:	e7c4      	b.n	8008b3e <_vfiprintf_r+0x156>
 8008bb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bb8:	4604      	mov	r4, r0
 8008bba:	2301      	movs	r3, #1
 8008bbc:	e7f0      	b.n	8008ba0 <_vfiprintf_r+0x1b8>
 8008bbe:	ab03      	add	r3, sp, #12
 8008bc0:	9300      	str	r3, [sp, #0]
 8008bc2:	462a      	mov	r2, r5
 8008bc4:	4b12      	ldr	r3, [pc, #72]	@ (8008c10 <_vfiprintf_r+0x228>)
 8008bc6:	a904      	add	r1, sp, #16
 8008bc8:	4630      	mov	r0, r6
 8008bca:	f3af 8000 	nop.w
 8008bce:	4607      	mov	r7, r0
 8008bd0:	1c78      	adds	r0, r7, #1
 8008bd2:	d1d6      	bne.n	8008b82 <_vfiprintf_r+0x19a>
 8008bd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008bd6:	07d9      	lsls	r1, r3, #31
 8008bd8:	d405      	bmi.n	8008be6 <_vfiprintf_r+0x1fe>
 8008bda:	89ab      	ldrh	r3, [r5, #12]
 8008bdc:	059a      	lsls	r2, r3, #22
 8008bde:	d402      	bmi.n	8008be6 <_vfiprintf_r+0x1fe>
 8008be0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008be2:	f7ff fe8b 	bl	80088fc <__retarget_lock_release_recursive>
 8008be6:	89ab      	ldrh	r3, [r5, #12]
 8008be8:	065b      	lsls	r3, r3, #25
 8008bea:	f53f af1f 	bmi.w	8008a2c <_vfiprintf_r+0x44>
 8008bee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008bf0:	e71e      	b.n	8008a30 <_vfiprintf_r+0x48>
 8008bf2:	ab03      	add	r3, sp, #12
 8008bf4:	9300      	str	r3, [sp, #0]
 8008bf6:	462a      	mov	r2, r5
 8008bf8:	4b05      	ldr	r3, [pc, #20]	@ (8008c10 <_vfiprintf_r+0x228>)
 8008bfa:	a904      	add	r1, sp, #16
 8008bfc:	4630      	mov	r0, r6
 8008bfe:	f000 f879 	bl	8008cf4 <_printf_i>
 8008c02:	e7e4      	b.n	8008bce <_vfiprintf_r+0x1e6>
 8008c04:	08009410 	.word	0x08009410
 8008c08:	0800941a 	.word	0x0800941a
 8008c0c:	00000000 	.word	0x00000000
 8008c10:	080089c3 	.word	0x080089c3
 8008c14:	08009416 	.word	0x08009416

08008c18 <_printf_common>:
 8008c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c1c:	4616      	mov	r6, r2
 8008c1e:	4698      	mov	r8, r3
 8008c20:	688a      	ldr	r2, [r1, #8]
 8008c22:	690b      	ldr	r3, [r1, #16]
 8008c24:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	bfb8      	it	lt
 8008c2c:	4613      	movlt	r3, r2
 8008c2e:	6033      	str	r3, [r6, #0]
 8008c30:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008c34:	4607      	mov	r7, r0
 8008c36:	460c      	mov	r4, r1
 8008c38:	b10a      	cbz	r2, 8008c3e <_printf_common+0x26>
 8008c3a:	3301      	adds	r3, #1
 8008c3c:	6033      	str	r3, [r6, #0]
 8008c3e:	6823      	ldr	r3, [r4, #0]
 8008c40:	0699      	lsls	r1, r3, #26
 8008c42:	bf42      	ittt	mi
 8008c44:	6833      	ldrmi	r3, [r6, #0]
 8008c46:	3302      	addmi	r3, #2
 8008c48:	6033      	strmi	r3, [r6, #0]
 8008c4a:	6825      	ldr	r5, [r4, #0]
 8008c4c:	f015 0506 	ands.w	r5, r5, #6
 8008c50:	d106      	bne.n	8008c60 <_printf_common+0x48>
 8008c52:	f104 0a19 	add.w	sl, r4, #25
 8008c56:	68e3      	ldr	r3, [r4, #12]
 8008c58:	6832      	ldr	r2, [r6, #0]
 8008c5a:	1a9b      	subs	r3, r3, r2
 8008c5c:	42ab      	cmp	r3, r5
 8008c5e:	dc26      	bgt.n	8008cae <_printf_common+0x96>
 8008c60:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008c64:	6822      	ldr	r2, [r4, #0]
 8008c66:	3b00      	subs	r3, #0
 8008c68:	bf18      	it	ne
 8008c6a:	2301      	movne	r3, #1
 8008c6c:	0692      	lsls	r2, r2, #26
 8008c6e:	d42b      	bmi.n	8008cc8 <_printf_common+0xb0>
 8008c70:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008c74:	4641      	mov	r1, r8
 8008c76:	4638      	mov	r0, r7
 8008c78:	47c8      	blx	r9
 8008c7a:	3001      	adds	r0, #1
 8008c7c:	d01e      	beq.n	8008cbc <_printf_common+0xa4>
 8008c7e:	6823      	ldr	r3, [r4, #0]
 8008c80:	6922      	ldr	r2, [r4, #16]
 8008c82:	f003 0306 	and.w	r3, r3, #6
 8008c86:	2b04      	cmp	r3, #4
 8008c88:	bf02      	ittt	eq
 8008c8a:	68e5      	ldreq	r5, [r4, #12]
 8008c8c:	6833      	ldreq	r3, [r6, #0]
 8008c8e:	1aed      	subeq	r5, r5, r3
 8008c90:	68a3      	ldr	r3, [r4, #8]
 8008c92:	bf0c      	ite	eq
 8008c94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c98:	2500      	movne	r5, #0
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	bfc4      	itt	gt
 8008c9e:	1a9b      	subgt	r3, r3, r2
 8008ca0:	18ed      	addgt	r5, r5, r3
 8008ca2:	2600      	movs	r6, #0
 8008ca4:	341a      	adds	r4, #26
 8008ca6:	42b5      	cmp	r5, r6
 8008ca8:	d11a      	bne.n	8008ce0 <_printf_common+0xc8>
 8008caa:	2000      	movs	r0, #0
 8008cac:	e008      	b.n	8008cc0 <_printf_common+0xa8>
 8008cae:	2301      	movs	r3, #1
 8008cb0:	4652      	mov	r2, sl
 8008cb2:	4641      	mov	r1, r8
 8008cb4:	4638      	mov	r0, r7
 8008cb6:	47c8      	blx	r9
 8008cb8:	3001      	adds	r0, #1
 8008cba:	d103      	bne.n	8008cc4 <_printf_common+0xac>
 8008cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8008cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cc4:	3501      	adds	r5, #1
 8008cc6:	e7c6      	b.n	8008c56 <_printf_common+0x3e>
 8008cc8:	18e1      	adds	r1, r4, r3
 8008cca:	1c5a      	adds	r2, r3, #1
 8008ccc:	2030      	movs	r0, #48	@ 0x30
 8008cce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008cd2:	4422      	add	r2, r4
 8008cd4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008cd8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008cdc:	3302      	adds	r3, #2
 8008cde:	e7c7      	b.n	8008c70 <_printf_common+0x58>
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	4622      	mov	r2, r4
 8008ce4:	4641      	mov	r1, r8
 8008ce6:	4638      	mov	r0, r7
 8008ce8:	47c8      	blx	r9
 8008cea:	3001      	adds	r0, #1
 8008cec:	d0e6      	beq.n	8008cbc <_printf_common+0xa4>
 8008cee:	3601      	adds	r6, #1
 8008cf0:	e7d9      	b.n	8008ca6 <_printf_common+0x8e>
	...

08008cf4 <_printf_i>:
 8008cf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008cf8:	7e0f      	ldrb	r7, [r1, #24]
 8008cfa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008cfc:	2f78      	cmp	r7, #120	@ 0x78
 8008cfe:	4691      	mov	r9, r2
 8008d00:	4680      	mov	r8, r0
 8008d02:	460c      	mov	r4, r1
 8008d04:	469a      	mov	sl, r3
 8008d06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008d0a:	d807      	bhi.n	8008d1c <_printf_i+0x28>
 8008d0c:	2f62      	cmp	r7, #98	@ 0x62
 8008d0e:	d80a      	bhi.n	8008d26 <_printf_i+0x32>
 8008d10:	2f00      	cmp	r7, #0
 8008d12:	f000 80d1 	beq.w	8008eb8 <_printf_i+0x1c4>
 8008d16:	2f58      	cmp	r7, #88	@ 0x58
 8008d18:	f000 80b8 	beq.w	8008e8c <_printf_i+0x198>
 8008d1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008d24:	e03a      	b.n	8008d9c <_printf_i+0xa8>
 8008d26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008d2a:	2b15      	cmp	r3, #21
 8008d2c:	d8f6      	bhi.n	8008d1c <_printf_i+0x28>
 8008d2e:	a101      	add	r1, pc, #4	@ (adr r1, 8008d34 <_printf_i+0x40>)
 8008d30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008d34:	08008d8d 	.word	0x08008d8d
 8008d38:	08008da1 	.word	0x08008da1
 8008d3c:	08008d1d 	.word	0x08008d1d
 8008d40:	08008d1d 	.word	0x08008d1d
 8008d44:	08008d1d 	.word	0x08008d1d
 8008d48:	08008d1d 	.word	0x08008d1d
 8008d4c:	08008da1 	.word	0x08008da1
 8008d50:	08008d1d 	.word	0x08008d1d
 8008d54:	08008d1d 	.word	0x08008d1d
 8008d58:	08008d1d 	.word	0x08008d1d
 8008d5c:	08008d1d 	.word	0x08008d1d
 8008d60:	08008e9f 	.word	0x08008e9f
 8008d64:	08008dcb 	.word	0x08008dcb
 8008d68:	08008e59 	.word	0x08008e59
 8008d6c:	08008d1d 	.word	0x08008d1d
 8008d70:	08008d1d 	.word	0x08008d1d
 8008d74:	08008ec1 	.word	0x08008ec1
 8008d78:	08008d1d 	.word	0x08008d1d
 8008d7c:	08008dcb 	.word	0x08008dcb
 8008d80:	08008d1d 	.word	0x08008d1d
 8008d84:	08008d1d 	.word	0x08008d1d
 8008d88:	08008e61 	.word	0x08008e61
 8008d8c:	6833      	ldr	r3, [r6, #0]
 8008d8e:	1d1a      	adds	r2, r3, #4
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	6032      	str	r2, [r6, #0]
 8008d94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	e09c      	b.n	8008eda <_printf_i+0x1e6>
 8008da0:	6833      	ldr	r3, [r6, #0]
 8008da2:	6820      	ldr	r0, [r4, #0]
 8008da4:	1d19      	adds	r1, r3, #4
 8008da6:	6031      	str	r1, [r6, #0]
 8008da8:	0606      	lsls	r6, r0, #24
 8008daa:	d501      	bpl.n	8008db0 <_printf_i+0xbc>
 8008dac:	681d      	ldr	r5, [r3, #0]
 8008dae:	e003      	b.n	8008db8 <_printf_i+0xc4>
 8008db0:	0645      	lsls	r5, r0, #25
 8008db2:	d5fb      	bpl.n	8008dac <_printf_i+0xb8>
 8008db4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008db8:	2d00      	cmp	r5, #0
 8008dba:	da03      	bge.n	8008dc4 <_printf_i+0xd0>
 8008dbc:	232d      	movs	r3, #45	@ 0x2d
 8008dbe:	426d      	negs	r5, r5
 8008dc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008dc4:	4858      	ldr	r0, [pc, #352]	@ (8008f28 <_printf_i+0x234>)
 8008dc6:	230a      	movs	r3, #10
 8008dc8:	e011      	b.n	8008dee <_printf_i+0xfa>
 8008dca:	6821      	ldr	r1, [r4, #0]
 8008dcc:	6833      	ldr	r3, [r6, #0]
 8008dce:	0608      	lsls	r0, r1, #24
 8008dd0:	f853 5b04 	ldr.w	r5, [r3], #4
 8008dd4:	d402      	bmi.n	8008ddc <_printf_i+0xe8>
 8008dd6:	0649      	lsls	r1, r1, #25
 8008dd8:	bf48      	it	mi
 8008dda:	b2ad      	uxthmi	r5, r5
 8008ddc:	2f6f      	cmp	r7, #111	@ 0x6f
 8008dde:	4852      	ldr	r0, [pc, #328]	@ (8008f28 <_printf_i+0x234>)
 8008de0:	6033      	str	r3, [r6, #0]
 8008de2:	bf14      	ite	ne
 8008de4:	230a      	movne	r3, #10
 8008de6:	2308      	moveq	r3, #8
 8008de8:	2100      	movs	r1, #0
 8008dea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008dee:	6866      	ldr	r6, [r4, #4]
 8008df0:	60a6      	str	r6, [r4, #8]
 8008df2:	2e00      	cmp	r6, #0
 8008df4:	db05      	blt.n	8008e02 <_printf_i+0x10e>
 8008df6:	6821      	ldr	r1, [r4, #0]
 8008df8:	432e      	orrs	r6, r5
 8008dfa:	f021 0104 	bic.w	r1, r1, #4
 8008dfe:	6021      	str	r1, [r4, #0]
 8008e00:	d04b      	beq.n	8008e9a <_printf_i+0x1a6>
 8008e02:	4616      	mov	r6, r2
 8008e04:	fbb5 f1f3 	udiv	r1, r5, r3
 8008e08:	fb03 5711 	mls	r7, r3, r1, r5
 8008e0c:	5dc7      	ldrb	r7, [r0, r7]
 8008e0e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008e12:	462f      	mov	r7, r5
 8008e14:	42bb      	cmp	r3, r7
 8008e16:	460d      	mov	r5, r1
 8008e18:	d9f4      	bls.n	8008e04 <_printf_i+0x110>
 8008e1a:	2b08      	cmp	r3, #8
 8008e1c:	d10b      	bne.n	8008e36 <_printf_i+0x142>
 8008e1e:	6823      	ldr	r3, [r4, #0]
 8008e20:	07df      	lsls	r7, r3, #31
 8008e22:	d508      	bpl.n	8008e36 <_printf_i+0x142>
 8008e24:	6923      	ldr	r3, [r4, #16]
 8008e26:	6861      	ldr	r1, [r4, #4]
 8008e28:	4299      	cmp	r1, r3
 8008e2a:	bfde      	ittt	le
 8008e2c:	2330      	movle	r3, #48	@ 0x30
 8008e2e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008e32:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008e36:	1b92      	subs	r2, r2, r6
 8008e38:	6122      	str	r2, [r4, #16]
 8008e3a:	f8cd a000 	str.w	sl, [sp]
 8008e3e:	464b      	mov	r3, r9
 8008e40:	aa03      	add	r2, sp, #12
 8008e42:	4621      	mov	r1, r4
 8008e44:	4640      	mov	r0, r8
 8008e46:	f7ff fee7 	bl	8008c18 <_printf_common>
 8008e4a:	3001      	adds	r0, #1
 8008e4c:	d14a      	bne.n	8008ee4 <_printf_i+0x1f0>
 8008e4e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e52:	b004      	add	sp, #16
 8008e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e58:	6823      	ldr	r3, [r4, #0]
 8008e5a:	f043 0320 	orr.w	r3, r3, #32
 8008e5e:	6023      	str	r3, [r4, #0]
 8008e60:	4832      	ldr	r0, [pc, #200]	@ (8008f2c <_printf_i+0x238>)
 8008e62:	2778      	movs	r7, #120	@ 0x78
 8008e64:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008e68:	6823      	ldr	r3, [r4, #0]
 8008e6a:	6831      	ldr	r1, [r6, #0]
 8008e6c:	061f      	lsls	r7, r3, #24
 8008e6e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008e72:	d402      	bmi.n	8008e7a <_printf_i+0x186>
 8008e74:	065f      	lsls	r7, r3, #25
 8008e76:	bf48      	it	mi
 8008e78:	b2ad      	uxthmi	r5, r5
 8008e7a:	6031      	str	r1, [r6, #0]
 8008e7c:	07d9      	lsls	r1, r3, #31
 8008e7e:	bf44      	itt	mi
 8008e80:	f043 0320 	orrmi.w	r3, r3, #32
 8008e84:	6023      	strmi	r3, [r4, #0]
 8008e86:	b11d      	cbz	r5, 8008e90 <_printf_i+0x19c>
 8008e88:	2310      	movs	r3, #16
 8008e8a:	e7ad      	b.n	8008de8 <_printf_i+0xf4>
 8008e8c:	4826      	ldr	r0, [pc, #152]	@ (8008f28 <_printf_i+0x234>)
 8008e8e:	e7e9      	b.n	8008e64 <_printf_i+0x170>
 8008e90:	6823      	ldr	r3, [r4, #0]
 8008e92:	f023 0320 	bic.w	r3, r3, #32
 8008e96:	6023      	str	r3, [r4, #0]
 8008e98:	e7f6      	b.n	8008e88 <_printf_i+0x194>
 8008e9a:	4616      	mov	r6, r2
 8008e9c:	e7bd      	b.n	8008e1a <_printf_i+0x126>
 8008e9e:	6833      	ldr	r3, [r6, #0]
 8008ea0:	6825      	ldr	r5, [r4, #0]
 8008ea2:	6961      	ldr	r1, [r4, #20]
 8008ea4:	1d18      	adds	r0, r3, #4
 8008ea6:	6030      	str	r0, [r6, #0]
 8008ea8:	062e      	lsls	r6, r5, #24
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	d501      	bpl.n	8008eb2 <_printf_i+0x1be>
 8008eae:	6019      	str	r1, [r3, #0]
 8008eb0:	e002      	b.n	8008eb8 <_printf_i+0x1c4>
 8008eb2:	0668      	lsls	r0, r5, #25
 8008eb4:	d5fb      	bpl.n	8008eae <_printf_i+0x1ba>
 8008eb6:	8019      	strh	r1, [r3, #0]
 8008eb8:	2300      	movs	r3, #0
 8008eba:	6123      	str	r3, [r4, #16]
 8008ebc:	4616      	mov	r6, r2
 8008ebe:	e7bc      	b.n	8008e3a <_printf_i+0x146>
 8008ec0:	6833      	ldr	r3, [r6, #0]
 8008ec2:	1d1a      	adds	r2, r3, #4
 8008ec4:	6032      	str	r2, [r6, #0]
 8008ec6:	681e      	ldr	r6, [r3, #0]
 8008ec8:	6862      	ldr	r2, [r4, #4]
 8008eca:	2100      	movs	r1, #0
 8008ecc:	4630      	mov	r0, r6
 8008ece:	f7f7 f987 	bl	80001e0 <memchr>
 8008ed2:	b108      	cbz	r0, 8008ed8 <_printf_i+0x1e4>
 8008ed4:	1b80      	subs	r0, r0, r6
 8008ed6:	6060      	str	r0, [r4, #4]
 8008ed8:	6863      	ldr	r3, [r4, #4]
 8008eda:	6123      	str	r3, [r4, #16]
 8008edc:	2300      	movs	r3, #0
 8008ede:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ee2:	e7aa      	b.n	8008e3a <_printf_i+0x146>
 8008ee4:	6923      	ldr	r3, [r4, #16]
 8008ee6:	4632      	mov	r2, r6
 8008ee8:	4649      	mov	r1, r9
 8008eea:	4640      	mov	r0, r8
 8008eec:	47d0      	blx	sl
 8008eee:	3001      	adds	r0, #1
 8008ef0:	d0ad      	beq.n	8008e4e <_printf_i+0x15a>
 8008ef2:	6823      	ldr	r3, [r4, #0]
 8008ef4:	079b      	lsls	r3, r3, #30
 8008ef6:	d413      	bmi.n	8008f20 <_printf_i+0x22c>
 8008ef8:	68e0      	ldr	r0, [r4, #12]
 8008efa:	9b03      	ldr	r3, [sp, #12]
 8008efc:	4298      	cmp	r0, r3
 8008efe:	bfb8      	it	lt
 8008f00:	4618      	movlt	r0, r3
 8008f02:	e7a6      	b.n	8008e52 <_printf_i+0x15e>
 8008f04:	2301      	movs	r3, #1
 8008f06:	4632      	mov	r2, r6
 8008f08:	4649      	mov	r1, r9
 8008f0a:	4640      	mov	r0, r8
 8008f0c:	47d0      	blx	sl
 8008f0e:	3001      	adds	r0, #1
 8008f10:	d09d      	beq.n	8008e4e <_printf_i+0x15a>
 8008f12:	3501      	adds	r5, #1
 8008f14:	68e3      	ldr	r3, [r4, #12]
 8008f16:	9903      	ldr	r1, [sp, #12]
 8008f18:	1a5b      	subs	r3, r3, r1
 8008f1a:	42ab      	cmp	r3, r5
 8008f1c:	dcf2      	bgt.n	8008f04 <_printf_i+0x210>
 8008f1e:	e7eb      	b.n	8008ef8 <_printf_i+0x204>
 8008f20:	2500      	movs	r5, #0
 8008f22:	f104 0619 	add.w	r6, r4, #25
 8008f26:	e7f5      	b.n	8008f14 <_printf_i+0x220>
 8008f28:	08009421 	.word	0x08009421
 8008f2c:	08009432 	.word	0x08009432

08008f30 <__sflush_r>:
 8008f30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f38:	0716      	lsls	r6, r2, #28
 8008f3a:	4605      	mov	r5, r0
 8008f3c:	460c      	mov	r4, r1
 8008f3e:	d454      	bmi.n	8008fea <__sflush_r+0xba>
 8008f40:	684b      	ldr	r3, [r1, #4]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	dc02      	bgt.n	8008f4c <__sflush_r+0x1c>
 8008f46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	dd48      	ble.n	8008fde <__sflush_r+0xae>
 8008f4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f4e:	2e00      	cmp	r6, #0
 8008f50:	d045      	beq.n	8008fde <__sflush_r+0xae>
 8008f52:	2300      	movs	r3, #0
 8008f54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008f58:	682f      	ldr	r7, [r5, #0]
 8008f5a:	6a21      	ldr	r1, [r4, #32]
 8008f5c:	602b      	str	r3, [r5, #0]
 8008f5e:	d030      	beq.n	8008fc2 <__sflush_r+0x92>
 8008f60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008f62:	89a3      	ldrh	r3, [r4, #12]
 8008f64:	0759      	lsls	r1, r3, #29
 8008f66:	d505      	bpl.n	8008f74 <__sflush_r+0x44>
 8008f68:	6863      	ldr	r3, [r4, #4]
 8008f6a:	1ad2      	subs	r2, r2, r3
 8008f6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008f6e:	b10b      	cbz	r3, 8008f74 <__sflush_r+0x44>
 8008f70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008f72:	1ad2      	subs	r2, r2, r3
 8008f74:	2300      	movs	r3, #0
 8008f76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f78:	6a21      	ldr	r1, [r4, #32]
 8008f7a:	4628      	mov	r0, r5
 8008f7c:	47b0      	blx	r6
 8008f7e:	1c43      	adds	r3, r0, #1
 8008f80:	89a3      	ldrh	r3, [r4, #12]
 8008f82:	d106      	bne.n	8008f92 <__sflush_r+0x62>
 8008f84:	6829      	ldr	r1, [r5, #0]
 8008f86:	291d      	cmp	r1, #29
 8008f88:	d82b      	bhi.n	8008fe2 <__sflush_r+0xb2>
 8008f8a:	4a2a      	ldr	r2, [pc, #168]	@ (8009034 <__sflush_r+0x104>)
 8008f8c:	40ca      	lsrs	r2, r1
 8008f8e:	07d6      	lsls	r6, r2, #31
 8008f90:	d527      	bpl.n	8008fe2 <__sflush_r+0xb2>
 8008f92:	2200      	movs	r2, #0
 8008f94:	6062      	str	r2, [r4, #4]
 8008f96:	04d9      	lsls	r1, r3, #19
 8008f98:	6922      	ldr	r2, [r4, #16]
 8008f9a:	6022      	str	r2, [r4, #0]
 8008f9c:	d504      	bpl.n	8008fa8 <__sflush_r+0x78>
 8008f9e:	1c42      	adds	r2, r0, #1
 8008fa0:	d101      	bne.n	8008fa6 <__sflush_r+0x76>
 8008fa2:	682b      	ldr	r3, [r5, #0]
 8008fa4:	b903      	cbnz	r3, 8008fa8 <__sflush_r+0x78>
 8008fa6:	6560      	str	r0, [r4, #84]	@ 0x54
 8008fa8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008faa:	602f      	str	r7, [r5, #0]
 8008fac:	b1b9      	cbz	r1, 8008fde <__sflush_r+0xae>
 8008fae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008fb2:	4299      	cmp	r1, r3
 8008fb4:	d002      	beq.n	8008fbc <__sflush_r+0x8c>
 8008fb6:	4628      	mov	r0, r5
 8008fb8:	f7ff fca2 	bl	8008900 <_free_r>
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	6363      	str	r3, [r4, #52]	@ 0x34
 8008fc0:	e00d      	b.n	8008fde <__sflush_r+0xae>
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	4628      	mov	r0, r5
 8008fc6:	47b0      	blx	r6
 8008fc8:	4602      	mov	r2, r0
 8008fca:	1c50      	adds	r0, r2, #1
 8008fcc:	d1c9      	bne.n	8008f62 <__sflush_r+0x32>
 8008fce:	682b      	ldr	r3, [r5, #0]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d0c6      	beq.n	8008f62 <__sflush_r+0x32>
 8008fd4:	2b1d      	cmp	r3, #29
 8008fd6:	d001      	beq.n	8008fdc <__sflush_r+0xac>
 8008fd8:	2b16      	cmp	r3, #22
 8008fda:	d11e      	bne.n	800901a <__sflush_r+0xea>
 8008fdc:	602f      	str	r7, [r5, #0]
 8008fde:	2000      	movs	r0, #0
 8008fe0:	e022      	b.n	8009028 <__sflush_r+0xf8>
 8008fe2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fe6:	b21b      	sxth	r3, r3
 8008fe8:	e01b      	b.n	8009022 <__sflush_r+0xf2>
 8008fea:	690f      	ldr	r7, [r1, #16]
 8008fec:	2f00      	cmp	r7, #0
 8008fee:	d0f6      	beq.n	8008fde <__sflush_r+0xae>
 8008ff0:	0793      	lsls	r3, r2, #30
 8008ff2:	680e      	ldr	r6, [r1, #0]
 8008ff4:	bf08      	it	eq
 8008ff6:	694b      	ldreq	r3, [r1, #20]
 8008ff8:	600f      	str	r7, [r1, #0]
 8008ffa:	bf18      	it	ne
 8008ffc:	2300      	movne	r3, #0
 8008ffe:	eba6 0807 	sub.w	r8, r6, r7
 8009002:	608b      	str	r3, [r1, #8]
 8009004:	f1b8 0f00 	cmp.w	r8, #0
 8009008:	dde9      	ble.n	8008fde <__sflush_r+0xae>
 800900a:	6a21      	ldr	r1, [r4, #32]
 800900c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800900e:	4643      	mov	r3, r8
 8009010:	463a      	mov	r2, r7
 8009012:	4628      	mov	r0, r5
 8009014:	47b0      	blx	r6
 8009016:	2800      	cmp	r0, #0
 8009018:	dc08      	bgt.n	800902c <__sflush_r+0xfc>
 800901a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800901e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009022:	81a3      	strh	r3, [r4, #12]
 8009024:	f04f 30ff 	mov.w	r0, #4294967295
 8009028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800902c:	4407      	add	r7, r0
 800902e:	eba8 0800 	sub.w	r8, r8, r0
 8009032:	e7e7      	b.n	8009004 <__sflush_r+0xd4>
 8009034:	20400001 	.word	0x20400001

08009038 <_fflush_r>:
 8009038:	b538      	push	{r3, r4, r5, lr}
 800903a:	690b      	ldr	r3, [r1, #16]
 800903c:	4605      	mov	r5, r0
 800903e:	460c      	mov	r4, r1
 8009040:	b913      	cbnz	r3, 8009048 <_fflush_r+0x10>
 8009042:	2500      	movs	r5, #0
 8009044:	4628      	mov	r0, r5
 8009046:	bd38      	pop	{r3, r4, r5, pc}
 8009048:	b118      	cbz	r0, 8009052 <_fflush_r+0x1a>
 800904a:	6a03      	ldr	r3, [r0, #32]
 800904c:	b90b      	cbnz	r3, 8009052 <_fflush_r+0x1a>
 800904e:	f7ff fa45 	bl	80084dc <__sinit>
 8009052:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d0f3      	beq.n	8009042 <_fflush_r+0xa>
 800905a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800905c:	07d0      	lsls	r0, r2, #31
 800905e:	d404      	bmi.n	800906a <_fflush_r+0x32>
 8009060:	0599      	lsls	r1, r3, #22
 8009062:	d402      	bmi.n	800906a <_fflush_r+0x32>
 8009064:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009066:	f7ff fc48 	bl	80088fa <__retarget_lock_acquire_recursive>
 800906a:	4628      	mov	r0, r5
 800906c:	4621      	mov	r1, r4
 800906e:	f7ff ff5f 	bl	8008f30 <__sflush_r>
 8009072:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009074:	07da      	lsls	r2, r3, #31
 8009076:	4605      	mov	r5, r0
 8009078:	d4e4      	bmi.n	8009044 <_fflush_r+0xc>
 800907a:	89a3      	ldrh	r3, [r4, #12]
 800907c:	059b      	lsls	r3, r3, #22
 800907e:	d4e1      	bmi.n	8009044 <_fflush_r+0xc>
 8009080:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009082:	f7ff fc3b 	bl	80088fc <__retarget_lock_release_recursive>
 8009086:	e7dd      	b.n	8009044 <_fflush_r+0xc>

08009088 <__swhatbuf_r>:
 8009088:	b570      	push	{r4, r5, r6, lr}
 800908a:	460c      	mov	r4, r1
 800908c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009090:	2900      	cmp	r1, #0
 8009092:	b096      	sub	sp, #88	@ 0x58
 8009094:	4615      	mov	r5, r2
 8009096:	461e      	mov	r6, r3
 8009098:	da0d      	bge.n	80090b6 <__swhatbuf_r+0x2e>
 800909a:	89a3      	ldrh	r3, [r4, #12]
 800909c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80090a0:	f04f 0100 	mov.w	r1, #0
 80090a4:	bf14      	ite	ne
 80090a6:	2340      	movne	r3, #64	@ 0x40
 80090a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80090ac:	2000      	movs	r0, #0
 80090ae:	6031      	str	r1, [r6, #0]
 80090b0:	602b      	str	r3, [r5, #0]
 80090b2:	b016      	add	sp, #88	@ 0x58
 80090b4:	bd70      	pop	{r4, r5, r6, pc}
 80090b6:	466a      	mov	r2, sp
 80090b8:	f000 f87c 	bl	80091b4 <_fstat_r>
 80090bc:	2800      	cmp	r0, #0
 80090be:	dbec      	blt.n	800909a <__swhatbuf_r+0x12>
 80090c0:	9901      	ldr	r1, [sp, #4]
 80090c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80090c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80090ca:	4259      	negs	r1, r3
 80090cc:	4159      	adcs	r1, r3
 80090ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80090d2:	e7eb      	b.n	80090ac <__swhatbuf_r+0x24>

080090d4 <__smakebuf_r>:
 80090d4:	898b      	ldrh	r3, [r1, #12]
 80090d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090d8:	079d      	lsls	r5, r3, #30
 80090da:	4606      	mov	r6, r0
 80090dc:	460c      	mov	r4, r1
 80090de:	d507      	bpl.n	80090f0 <__smakebuf_r+0x1c>
 80090e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80090e4:	6023      	str	r3, [r4, #0]
 80090e6:	6123      	str	r3, [r4, #16]
 80090e8:	2301      	movs	r3, #1
 80090ea:	6163      	str	r3, [r4, #20]
 80090ec:	b003      	add	sp, #12
 80090ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090f0:	ab01      	add	r3, sp, #4
 80090f2:	466a      	mov	r2, sp
 80090f4:	f7ff ffc8 	bl	8009088 <__swhatbuf_r>
 80090f8:	9f00      	ldr	r7, [sp, #0]
 80090fa:	4605      	mov	r5, r0
 80090fc:	4639      	mov	r1, r7
 80090fe:	4630      	mov	r0, r6
 8009100:	f7ff f8d4 	bl	80082ac <_malloc_r>
 8009104:	b948      	cbnz	r0, 800911a <__smakebuf_r+0x46>
 8009106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800910a:	059a      	lsls	r2, r3, #22
 800910c:	d4ee      	bmi.n	80090ec <__smakebuf_r+0x18>
 800910e:	f023 0303 	bic.w	r3, r3, #3
 8009112:	f043 0302 	orr.w	r3, r3, #2
 8009116:	81a3      	strh	r3, [r4, #12]
 8009118:	e7e2      	b.n	80090e0 <__smakebuf_r+0xc>
 800911a:	89a3      	ldrh	r3, [r4, #12]
 800911c:	6020      	str	r0, [r4, #0]
 800911e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009122:	81a3      	strh	r3, [r4, #12]
 8009124:	9b01      	ldr	r3, [sp, #4]
 8009126:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800912a:	b15b      	cbz	r3, 8009144 <__smakebuf_r+0x70>
 800912c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009130:	4630      	mov	r0, r6
 8009132:	f000 f851 	bl	80091d8 <_isatty_r>
 8009136:	b128      	cbz	r0, 8009144 <__smakebuf_r+0x70>
 8009138:	89a3      	ldrh	r3, [r4, #12]
 800913a:	f023 0303 	bic.w	r3, r3, #3
 800913e:	f043 0301 	orr.w	r3, r3, #1
 8009142:	81a3      	strh	r3, [r4, #12]
 8009144:	89a3      	ldrh	r3, [r4, #12]
 8009146:	431d      	orrs	r5, r3
 8009148:	81a5      	strh	r5, [r4, #12]
 800914a:	e7cf      	b.n	80090ec <__smakebuf_r+0x18>

0800914c <_putc_r>:
 800914c:	b570      	push	{r4, r5, r6, lr}
 800914e:	460d      	mov	r5, r1
 8009150:	4614      	mov	r4, r2
 8009152:	4606      	mov	r6, r0
 8009154:	b118      	cbz	r0, 800915e <_putc_r+0x12>
 8009156:	6a03      	ldr	r3, [r0, #32]
 8009158:	b90b      	cbnz	r3, 800915e <_putc_r+0x12>
 800915a:	f7ff f9bf 	bl	80084dc <__sinit>
 800915e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009160:	07d8      	lsls	r0, r3, #31
 8009162:	d405      	bmi.n	8009170 <_putc_r+0x24>
 8009164:	89a3      	ldrh	r3, [r4, #12]
 8009166:	0599      	lsls	r1, r3, #22
 8009168:	d402      	bmi.n	8009170 <_putc_r+0x24>
 800916a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800916c:	f7ff fbc5 	bl	80088fa <__retarget_lock_acquire_recursive>
 8009170:	68a3      	ldr	r3, [r4, #8]
 8009172:	3b01      	subs	r3, #1
 8009174:	2b00      	cmp	r3, #0
 8009176:	60a3      	str	r3, [r4, #8]
 8009178:	da05      	bge.n	8009186 <_putc_r+0x3a>
 800917a:	69a2      	ldr	r2, [r4, #24]
 800917c:	4293      	cmp	r3, r2
 800917e:	db12      	blt.n	80091a6 <_putc_r+0x5a>
 8009180:	b2eb      	uxtb	r3, r5
 8009182:	2b0a      	cmp	r3, #10
 8009184:	d00f      	beq.n	80091a6 <_putc_r+0x5a>
 8009186:	6823      	ldr	r3, [r4, #0]
 8009188:	1c5a      	adds	r2, r3, #1
 800918a:	6022      	str	r2, [r4, #0]
 800918c:	701d      	strb	r5, [r3, #0]
 800918e:	b2ed      	uxtb	r5, r5
 8009190:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009192:	07da      	lsls	r2, r3, #31
 8009194:	d405      	bmi.n	80091a2 <_putc_r+0x56>
 8009196:	89a3      	ldrh	r3, [r4, #12]
 8009198:	059b      	lsls	r3, r3, #22
 800919a:	d402      	bmi.n	80091a2 <_putc_r+0x56>
 800919c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800919e:	f7ff fbad 	bl	80088fc <__retarget_lock_release_recursive>
 80091a2:	4628      	mov	r0, r5
 80091a4:	bd70      	pop	{r4, r5, r6, pc}
 80091a6:	4629      	mov	r1, r5
 80091a8:	4622      	mov	r2, r4
 80091aa:	4630      	mov	r0, r6
 80091ac:	f7ff fa87 	bl	80086be <__swbuf_r>
 80091b0:	4605      	mov	r5, r0
 80091b2:	e7ed      	b.n	8009190 <_putc_r+0x44>

080091b4 <_fstat_r>:
 80091b4:	b538      	push	{r3, r4, r5, lr}
 80091b6:	4d07      	ldr	r5, [pc, #28]	@ (80091d4 <_fstat_r+0x20>)
 80091b8:	2300      	movs	r3, #0
 80091ba:	4604      	mov	r4, r0
 80091bc:	4608      	mov	r0, r1
 80091be:	4611      	mov	r1, r2
 80091c0:	602b      	str	r3, [r5, #0]
 80091c2:	f7f8 fd4c 	bl	8001c5e <_fstat>
 80091c6:	1c43      	adds	r3, r0, #1
 80091c8:	d102      	bne.n	80091d0 <_fstat_r+0x1c>
 80091ca:	682b      	ldr	r3, [r5, #0]
 80091cc:	b103      	cbz	r3, 80091d0 <_fstat_r+0x1c>
 80091ce:	6023      	str	r3, [r4, #0]
 80091d0:	bd38      	pop	{r3, r4, r5, pc}
 80091d2:	bf00      	nop
 80091d4:	20000704 	.word	0x20000704

080091d8 <_isatty_r>:
 80091d8:	b538      	push	{r3, r4, r5, lr}
 80091da:	4d06      	ldr	r5, [pc, #24]	@ (80091f4 <_isatty_r+0x1c>)
 80091dc:	2300      	movs	r3, #0
 80091de:	4604      	mov	r4, r0
 80091e0:	4608      	mov	r0, r1
 80091e2:	602b      	str	r3, [r5, #0]
 80091e4:	f7f8 fd4b 	bl	8001c7e <_isatty>
 80091e8:	1c43      	adds	r3, r0, #1
 80091ea:	d102      	bne.n	80091f2 <_isatty_r+0x1a>
 80091ec:	682b      	ldr	r3, [r5, #0]
 80091ee:	b103      	cbz	r3, 80091f2 <_isatty_r+0x1a>
 80091f0:	6023      	str	r3, [r4, #0]
 80091f2:	bd38      	pop	{r3, r4, r5, pc}
 80091f4:	20000704 	.word	0x20000704

080091f8 <_init>:
 80091f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091fa:	bf00      	nop
 80091fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091fe:	bc08      	pop	{r3}
 8009200:	469e      	mov	lr, r3
 8009202:	4770      	bx	lr

08009204 <_fini>:
 8009204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009206:	bf00      	nop
 8009208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800920a:	bc08      	pop	{r3}
 800920c:	469e      	mov	lr, r3
 800920e:	4770      	bx	lr
