// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_s (
        ap_ready,
        data_144_val,
        data_145_val,
        data_146_val,
        data_147_val,
        data_148_val,
        data_149_val,
        data_150_val,
        data_151_val,
        data_152_val,
        data_153_val,
        data_154_val,
        data_155_val,
        data_156_val,
        data_157_val,
        data_158_val,
        data_159_val,
        weights_144_val,
        weights_145_val,
        weights_146_val,
        weights_147_val,
        weights_148_val,
        weights_149_val,
        weights_150_val,
        weights_151_val,
        weights_152_val,
        weights_153_val,
        weights_154_val,
        weights_155_val,
        weights_156_val,
        weights_157_val,
        weights_158_val,
        weights_159_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);


output   ap_ready;
input  [15:0] data_144_val;
input  [15:0] data_145_val;
input  [15:0] data_146_val;
input  [15:0] data_147_val;
input  [15:0] data_148_val;
input  [15:0] data_149_val;
input  [15:0] data_150_val;
input  [15:0] data_151_val;
input  [15:0] data_152_val;
input  [15:0] data_153_val;
input  [15:0] data_154_val;
input  [15:0] data_155_val;
input  [15:0] data_156_val;
input  [15:0] data_157_val;
input  [15:0] data_158_val;
input  [15:0] data_159_val;
input  [15:0] weights_144_val;
input  [15:0] weights_145_val;
input  [15:0] weights_146_val;
input  [15:0] weights_147_val;
input  [15:0] weights_148_val;
input  [15:0] weights_149_val;
input  [15:0] weights_150_val;
input  [15:0] weights_151_val;
input  [15:0] weights_152_val;
input  [15:0] weights_153_val;
input  [15:0] weights_154_val;
input  [15:0] weights_155_val;
input  [15:0] weights_156_val;
input  [15:0] weights_157_val;
input  [15:0] weights_158_val;
input  [15:0] weights_159_val;
input  [7:0] idx;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

wire  signed [15:0] mul_ln42_15_fu_320_p0;
wire  signed [25:0] sext_ln73_24_fu_1645_p1;
wire  signed [15:0] mul_ln42_fu_321_p0;
wire  signed [25:0] sext_ln73_fu_1261_p1;
wire  signed [15:0] mul_ln42_9_fu_322_p0;
wire  signed [25:0] sext_ln73_16_fu_1517_p1;
wire  signed [15:0] mul_ln42_4_fu_323_p0;
wire  signed [25:0] sext_ln73_8_fu_1389_p1;
wire  signed [15:0] mul_ln42_5_fu_324_p0;
wire  signed [15:0] mul_ln42_1_fu_325_p0;
wire  signed [15:0] mul_ln42_6_fu_326_p0;
wire  signed [15:0] mul_ln42_11_fu_327_p0;
wire  signed [15:0] mul_ln42_3_fu_328_p0;
wire  signed [15:0] mul_ln42_8_fu_329_p0;
wire  signed [15:0] mul_ln42_10_fu_330_p0;
wire  signed [15:0] mul_ln42_12_fu_331_p0;
wire  signed [15:0] mul_ln42_7_fu_332_p0;
wire  signed [15:0] mul_ln42_13_fu_333_p0;
wire  signed [15:0] mul_ln42_14_fu_334_p0;
wire  signed [15:0] mul_ln42_2_fu_335_p0;
wire   [15:0] a_fu_1201_p27;
wire   [15:0] a_fu_1201_p29;
wire   [25:0] mul_ln42_fu_321_p2;
wire   [25:0] mul_ln42_1_fu_325_p2;
wire   [25:0] mul_ln42_2_fu_335_p2;
wire   [25:0] mul_ln42_3_fu_328_p2;
wire   [15:0] a_1_fu_1329_p27;
wire   [15:0] a_1_fu_1329_p29;
wire   [25:0] mul_ln42_4_fu_323_p2;
wire   [25:0] mul_ln42_5_fu_324_p2;
wire   [25:0] mul_ln42_6_fu_326_p2;
wire   [25:0] mul_ln42_7_fu_332_p2;
wire   [15:0] a_2_fu_1457_p27;
wire   [15:0] a_2_fu_1457_p29;
wire   [25:0] mul_ln42_8_fu_329_p2;
wire   [25:0] mul_ln42_9_fu_322_p2;
wire   [25:0] mul_ln42_10_fu_330_p2;
wire   [25:0] mul_ln42_11_fu_327_p2;
wire   [15:0] a_3_fu_1585_p27;
wire   [15:0] a_3_fu_1585_p29;
wire   [25:0] mul_ln42_12_fu_331_p2;
wire   [25:0] mul_ln42_13_fu_333_p2;
wire   [25:0] mul_ln42_14_fu_334_p2;
wire   [25:0] mul_ln42_15_fu_320_p2;
wire   [15:0] trunc_ln42_4_fu_1402_p4;
wire   [15:0] trunc_ln_fu_1274_p4;
wire   [15:0] trunc_ln42_8_fu_1530_p4;
wire   [15:0] trunc_ln42_12_fu_1658_p4;
wire   [15:0] add_ln58_1_fu_1719_p2;
wire   [15:0] add_ln58_fu_1713_p2;
wire   [15:0] trunc_ln42_5_fu_1417_p4;
wire   [15:0] trunc_ln42_1_fu_1289_p4;
wire   [15:0] trunc_ln42_9_fu_1545_p4;
wire   [15:0] trunc_ln42_13_fu_1673_p4;
wire   [15:0] add_ln58_4_fu_1737_p2;
wire   [15:0] add_ln58_3_fu_1731_p2;
wire   [15:0] trunc_ln42_6_fu_1432_p4;
wire   [15:0] trunc_ln42_2_fu_1304_p4;
wire   [15:0] trunc_ln42_10_fu_1560_p4;
wire   [15:0] trunc_ln42_14_fu_1688_p4;
wire   [15:0] add_ln58_7_fu_1755_p2;
wire   [15:0] add_ln58_6_fu_1749_p2;
wire   [15:0] trunc_ln42_7_fu_1447_p4;
wire   [15:0] trunc_ln42_3_fu_1319_p4;
wire   [15:0] trunc_ln42_11_fu_1575_p4;
wire   [15:0] trunc_ln42_15_fu_1703_p4;
wire   [15:0] add_ln58_10_fu_1773_p2;
wire   [15:0] add_ln58_9_fu_1767_p2;
wire   [15:0] add_ln58_2_fu_1725_p2;
wire   [15:0] add_ln58_5_fu_1743_p2;
wire   [15:0] add_ln58_8_fu_1761_p2;
wire   [15:0] add_ln58_11_fu_1779_p2;
wire  signed [7:0] a_fu_1201_p1;
wire  signed [7:0] a_fu_1201_p3;
wire  signed [7:0] a_fu_1201_p5;
wire  signed [7:0] a_fu_1201_p7;
wire  signed [7:0] a_fu_1201_p9;
wire  signed [7:0] a_fu_1201_p11;
wire  signed [7:0] a_fu_1201_p13;
wire  signed [7:0] a_fu_1201_p15;
wire  signed [7:0] a_fu_1201_p17;
wire  signed [7:0] a_fu_1201_p19;
wire  signed [7:0] a_fu_1201_p21;
wire  signed [7:0] a_fu_1201_p23;
wire  signed [7:0] a_fu_1201_p25;
wire  signed [7:0] a_1_fu_1329_p1;
wire  signed [7:0] a_1_fu_1329_p3;
wire  signed [7:0] a_1_fu_1329_p5;
wire  signed [7:0] a_1_fu_1329_p7;
wire  signed [7:0] a_1_fu_1329_p9;
wire  signed [7:0] a_1_fu_1329_p11;
wire  signed [7:0] a_1_fu_1329_p13;
wire  signed [7:0] a_1_fu_1329_p15;
wire  signed [7:0] a_1_fu_1329_p17;
wire  signed [7:0] a_1_fu_1329_p19;
wire  signed [7:0] a_1_fu_1329_p21;
wire  signed [7:0] a_1_fu_1329_p23;
wire  signed [7:0] a_1_fu_1329_p25;
wire  signed [7:0] a_2_fu_1457_p1;
wire  signed [7:0] a_2_fu_1457_p3;
wire  signed [7:0] a_2_fu_1457_p5;
wire  signed [7:0] a_2_fu_1457_p7;
wire  signed [7:0] a_2_fu_1457_p9;
wire  signed [7:0] a_2_fu_1457_p11;
wire  signed [7:0] a_2_fu_1457_p13;
wire  signed [7:0] a_2_fu_1457_p15;
wire  signed [7:0] a_2_fu_1457_p17;
wire  signed [7:0] a_2_fu_1457_p19;
wire  signed [7:0] a_2_fu_1457_p21;
wire  signed [7:0] a_2_fu_1457_p23;
wire  signed [7:0] a_2_fu_1457_p25;
wire  signed [7:0] a_3_fu_1585_p1;
wire  signed [7:0] a_3_fu_1585_p3;
wire  signed [7:0] a_3_fu_1585_p5;
wire  signed [7:0] a_3_fu_1585_p7;
wire  signed [7:0] a_3_fu_1585_p9;
wire  signed [7:0] a_3_fu_1585_p11;
wire  signed [7:0] a_3_fu_1585_p13;
wire  signed [7:0] a_3_fu_1585_p15;
wire  signed [7:0] a_3_fu_1585_p17;
wire  signed [7:0] a_3_fu_1585_p19;
wire  signed [7:0] a_3_fu_1585_p21;
wire  signed [7:0] a_3_fu_1585_p23;
wire  signed [7:0] a_3_fu_1585_p25;

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5097(
    .din0(mul_ln42_15_fu_320_p0),
    .din1(weights_159_val),
    .dout(mul_ln42_15_fu_320_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5098(
    .din0(mul_ln42_fu_321_p0),
    .din1(weights_144_val),
    .dout(mul_ln42_fu_321_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5099(
    .din0(mul_ln42_9_fu_322_p0),
    .din1(weights_153_val),
    .dout(mul_ln42_9_fu_322_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5100(
    .din0(mul_ln42_4_fu_323_p0),
    .din1(weights_148_val),
    .dout(mul_ln42_4_fu_323_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5101(
    .din0(mul_ln42_5_fu_324_p0),
    .din1(weights_149_val),
    .dout(mul_ln42_5_fu_324_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5102(
    .din0(mul_ln42_1_fu_325_p0),
    .din1(weights_145_val),
    .dout(mul_ln42_1_fu_325_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5103(
    .din0(mul_ln42_6_fu_326_p0),
    .din1(weights_150_val),
    .dout(mul_ln42_6_fu_326_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5104(
    .din0(mul_ln42_11_fu_327_p0),
    .din1(weights_155_val),
    .dout(mul_ln42_11_fu_327_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5105(
    .din0(mul_ln42_3_fu_328_p0),
    .din1(weights_147_val),
    .dout(mul_ln42_3_fu_328_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5106(
    .din0(mul_ln42_8_fu_329_p0),
    .din1(weights_152_val),
    .dout(mul_ln42_8_fu_329_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5107(
    .din0(mul_ln42_10_fu_330_p0),
    .din1(weights_154_val),
    .dout(mul_ln42_10_fu_330_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5108(
    .din0(mul_ln42_12_fu_331_p0),
    .din1(weights_156_val),
    .dout(mul_ln42_12_fu_331_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5109(
    .din0(mul_ln42_7_fu_332_p0),
    .din1(weights_151_val),
    .dout(mul_ln42_7_fu_332_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5110(
    .din0(mul_ln42_13_fu_333_p0),
    .din1(weights_157_val),
    .dout(mul_ln42_13_fu_333_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5111(
    .din0(mul_ln42_14_fu_334_p0),
    .din1(weights_158_val),
    .dout(mul_ln42_14_fu_334_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5112(
    .din0(mul_ln42_2_fu_335_p0),
    .din1(weights_146_val),
    .dout(mul_ln42_2_fu_335_p2)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h90 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'h91 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'h92 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'h93 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'h94 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'h95 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'h96 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'h97 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'h98 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'h99 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'h9A ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'h9B ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'h9C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5113(
    .din0(data_144_val),
    .din1(data_145_val),
    .din2(data_146_val),
    .din3(data_147_val),
    .din4(data_148_val),
    .din5(data_149_val),
    .din6(data_150_val),
    .din7(data_151_val),
    .din8(data_152_val),
    .din9(data_153_val),
    .din10(data_154_val),
    .din11(data_155_val),
    .din12(data_156_val),
    .def(a_fu_1201_p27),
    .sel(idx),
    .dout(a_fu_1201_p29)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h90 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'h91 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'h92 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'h93 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'h94 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'h95 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'h96 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'h97 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'h98 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'h99 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'h9A ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'h9B ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'h9C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5114(
    .din0(data_145_val),
    .din1(data_146_val),
    .din2(data_147_val),
    .din3(data_148_val),
    .din4(data_149_val),
    .din5(data_150_val),
    .din6(data_151_val),
    .din7(data_152_val),
    .din8(data_153_val),
    .din9(data_154_val),
    .din10(data_155_val),
    .din11(data_156_val),
    .din12(data_157_val),
    .def(a_1_fu_1329_p27),
    .sel(idx),
    .dout(a_1_fu_1329_p29)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h90 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'h91 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'h92 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'h93 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'h94 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'h95 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'h96 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'h97 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'h98 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'h99 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'h9A ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'h9B ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'h9C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5115(
    .din0(data_146_val),
    .din1(data_147_val),
    .din2(data_148_val),
    .din3(data_149_val),
    .din4(data_150_val),
    .din5(data_151_val),
    .din6(data_152_val),
    .din7(data_153_val),
    .din8(data_154_val),
    .din9(data_155_val),
    .din10(data_156_val),
    .din11(data_157_val),
    .din12(data_158_val),
    .def(a_2_fu_1457_p27),
    .sel(idx),
    .dout(a_2_fu_1457_p29)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h90 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'h91 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'h92 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'h93 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'h94 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'h95 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'h96 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'h97 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'h98 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'h99 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'h9A ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'h9B ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'h9C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5116(
    .din0(data_147_val),
    .din1(data_148_val),
    .din2(data_149_val),
    .din3(data_150_val),
    .din4(data_151_val),
    .din5(data_152_val),
    .din6(data_153_val),
    .din7(data_154_val),
    .din8(data_155_val),
    .din9(data_156_val),
    .din10(data_157_val),
    .din11(data_158_val),
    .din12(data_159_val),
    .def(a_3_fu_1585_p27),
    .sel(idx),
    .dout(a_3_fu_1585_p29)
);

assign add_ln58_10_fu_1773_p2 = (trunc_ln42_11_fu_1575_p4 + trunc_ln42_15_fu_1703_p4);

assign add_ln58_11_fu_1779_p2 = (add_ln58_10_fu_1773_p2 + add_ln58_9_fu_1767_p2);

assign add_ln58_1_fu_1719_p2 = (trunc_ln42_8_fu_1530_p4 + trunc_ln42_12_fu_1658_p4);

assign add_ln58_2_fu_1725_p2 = (add_ln58_1_fu_1719_p2 + add_ln58_fu_1713_p2);

assign add_ln58_3_fu_1731_p2 = (trunc_ln42_5_fu_1417_p4 + trunc_ln42_1_fu_1289_p4);

assign add_ln58_4_fu_1737_p2 = (trunc_ln42_9_fu_1545_p4 + trunc_ln42_13_fu_1673_p4);

assign add_ln58_5_fu_1743_p2 = (add_ln58_4_fu_1737_p2 + add_ln58_3_fu_1731_p2);

assign add_ln58_6_fu_1749_p2 = (trunc_ln42_6_fu_1432_p4 + trunc_ln42_2_fu_1304_p4);

assign add_ln58_7_fu_1755_p2 = (trunc_ln42_10_fu_1560_p4 + trunc_ln42_14_fu_1688_p4);

assign add_ln58_8_fu_1761_p2 = (add_ln58_7_fu_1755_p2 + add_ln58_6_fu_1749_p2);

assign add_ln58_9_fu_1767_p2 = (trunc_ln42_7_fu_1447_p4 + trunc_ln42_3_fu_1319_p4);

assign add_ln58_fu_1713_p2 = (trunc_ln42_4_fu_1402_p4 + trunc_ln_fu_1274_p4);

assign ap_ready = 1'b1;

assign sext_ln73_16_fu_1517_p1 = $signed(a_2_fu_1457_p29);

assign sext_ln73_24_fu_1645_p1 = $signed(a_3_fu_1585_p29);

assign sext_ln73_8_fu_1389_p1 = $signed(a_1_fu_1329_p29);

assign sext_ln73_fu_1261_p1 = $signed(a_fu_1201_p29);

assign trunc_ln42_10_fu_1560_p4 = {{mul_ln42_10_fu_330_p2[25:10]}};

assign trunc_ln42_11_fu_1575_p4 = {{mul_ln42_11_fu_327_p2[25:10]}};

assign trunc_ln42_12_fu_1658_p4 = {{mul_ln42_12_fu_331_p2[25:10]}};

assign trunc_ln42_13_fu_1673_p4 = {{mul_ln42_13_fu_333_p2[25:10]}};

assign trunc_ln42_14_fu_1688_p4 = {{mul_ln42_14_fu_334_p2[25:10]}};

assign trunc_ln42_15_fu_1703_p4 = {{mul_ln42_15_fu_320_p2[25:10]}};

assign trunc_ln42_1_fu_1289_p4 = {{mul_ln42_1_fu_325_p2[25:10]}};

assign trunc_ln42_2_fu_1304_p4 = {{mul_ln42_2_fu_335_p2[25:10]}};

assign trunc_ln42_3_fu_1319_p4 = {{mul_ln42_3_fu_328_p2[25:10]}};

assign trunc_ln42_4_fu_1402_p4 = {{mul_ln42_4_fu_323_p2[25:10]}};

assign trunc_ln42_5_fu_1417_p4 = {{mul_ln42_5_fu_324_p2[25:10]}};

assign trunc_ln42_6_fu_1432_p4 = {{mul_ln42_6_fu_326_p2[25:10]}};

assign trunc_ln42_7_fu_1447_p4 = {{mul_ln42_7_fu_332_p2[25:10]}};

assign trunc_ln42_8_fu_1530_p4 = {{mul_ln42_8_fu_329_p2[25:10]}};

assign trunc_ln42_9_fu_1545_p4 = {{mul_ln42_9_fu_322_p2[25:10]}};

assign trunc_ln_fu_1274_p4 = {{mul_ln42_fu_321_p2[25:10]}};

assign a_1_fu_1329_p27 = 'bx;

assign a_2_fu_1457_p27 = 'bx;

assign a_3_fu_1585_p27 = 'bx;

assign a_fu_1201_p27 = 'bx;

assign ap_return_0 = add_ln58_2_fu_1725_p2;

assign ap_return_1 = add_ln58_5_fu_1743_p2;

assign ap_return_2 = add_ln58_8_fu_1761_p2;

assign ap_return_3 = add_ln58_11_fu_1779_p2;

assign mul_ln42_10_fu_330_p0 = sext_ln73_16_fu_1517_p1;

assign mul_ln42_11_fu_327_p0 = sext_ln73_16_fu_1517_p1;

assign mul_ln42_12_fu_331_p0 = sext_ln73_24_fu_1645_p1;

assign mul_ln42_13_fu_333_p0 = sext_ln73_24_fu_1645_p1;

assign mul_ln42_14_fu_334_p0 = sext_ln73_24_fu_1645_p1;

assign mul_ln42_15_fu_320_p0 = sext_ln73_24_fu_1645_p1;

assign mul_ln42_1_fu_325_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_2_fu_335_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_3_fu_328_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_4_fu_323_p0 = sext_ln73_8_fu_1389_p1;

assign mul_ln42_5_fu_324_p0 = sext_ln73_8_fu_1389_p1;

assign mul_ln42_6_fu_326_p0 = sext_ln73_8_fu_1389_p1;

assign mul_ln42_7_fu_332_p0 = sext_ln73_8_fu_1389_p1;

assign mul_ln42_8_fu_329_p0 = sext_ln73_16_fu_1517_p1;

assign mul_ln42_9_fu_322_p0 = sext_ln73_16_fu_1517_p1;

assign mul_ln42_fu_321_p0 = sext_ln73_fu_1261_p1;

endmodule //myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_s
