Hi Brice,<div>hi everybody,</div><div><br></div><div>I&#39;m involved in the project haveged:</div><div><a href="http://www.issihosts.com/haveged/">http://www.issihosts.com/haveged/</a></div><div><br></div><div>which is a (true) random number generator which is using internal states of CPU like TLB, branching predictor and so on. In order to work properly it requires the knowledge of L1 data and instruction cache.</div>
<div><br></div><div>The current implementation is using cpuid to find this. It works fine on Intel and AMD but the trouble is on PPC where cpuid is missing. I have suggested to use </div><div><br></div><div>/sys/devices/system/cpu/cpu0/cache/index*/</div>
<div><br></div><div>but the author is concerned with the stability of this kernel interface. Since hwloc relies also on /sys/devices/system/cpu/cpu0/cache/ I&#39;m wondering if you had some thoughts or issues on that.</div>
<div><br></div><div>Thanks a lot for any input!</div><div>Jirka</div><div><br></div><div><br></div>

