

% ===============================================================
%                      ASIC-DNN
% ===============================================================
@inproceedings{ASIC_ISCA2017_TPU,
  title     = {In-datacenter performance analysis of a tensor processing unit},
  author    = {Jouppi, Norman P and Young, Cliff and Patil, Nishant and Patterson, David and Agrawal, Gaurav and Bajwa, Raminder and Bates, Sarah and Bhatia, Suresh and Boden, Nan and Borchers, Al and others},
  booktitle = isca,
  pages     = {1--12},
  year      = {2017}
}
@article{ASIC_MM2017_Chen,
  title     = {Using dataflow to optimize energy efficiency of deep neural network accelerators},
  author    = {Chen, Yu-Hsin and Emer, Joel and Sze, Vivienne},
  journal   = mm,
  volume    = {37},
  number    = {3},
  pages     = {12--21},
  year      = {2017},
  publisher = {IEEE}
}
@article{ASIC_JETCAS2019_Eyeriss,
  title     = {Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices},
  author    = {Yu-Hsin Chen and Tien-Ju Yang and Joel Emer and Vivienne Sze},
  journal   = jetcas,
  year      = {2019},
  volume    = {9},
  number    = {2},
  pages     = {292--308},
  publisher = {IEEE}
}

% ===============================================================
%                      ASIC Placement
% ===============================================================
%{{{

% ==== Simulated Annealing ====

@inproceedings{ASIC_VLSID1996_Chandy,
  title        = {Parallel simulated annealing strategies for VLSI cell placement},
  author       = {Chandy, John A and Banerjee, Prithviraj},
  booktitle    = vlsid,
  pages        = {37--42},
  year         = {1996},
  organization = {IEEE}
}
@book{ASIC_Book1997_Sechen,
  title     = {VLSI placement and global routing using simulated annealing},
  author    = {Sechen, Carl},
  volume    = {54},
  year      = {2012},
  publisher = {Springer Science \& Business Media}
}