-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GAT_compute_one_graph_compute_scores_source is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer : IN STD_LOGIC_VECTOR (2 downto 0);
    scores_source_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    scores_source_V_ce1 : OUT STD_LOGIC;
    scores_source_V_we1 : OUT STD_LOGIC;
    scores_source_V_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_0_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_0_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_1_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_1_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_2_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_2_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_3_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_3_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_4_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_4_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_5_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_5_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_6_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_6_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_7_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_7_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_8_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_8_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_9_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_9_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_10_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_10_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_11_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_11_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_12_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_12_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_13_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_13_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_14_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_14_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_source_V_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_source_V_15_ce0 : OUT STD_LOGIC;
    scoring_fn_source_V_15_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_15_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_15_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_31_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_31_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_47_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_47_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_47_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_63_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_63_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_63_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_14_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_14_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_30_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_30_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_46_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_46_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_46_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_62_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_62_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_62_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_13_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_13_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_29_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_29_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_45_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_45_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_45_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_61_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_61_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_61_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_12_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_12_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_28_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_28_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_44_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_44_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_44_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_60_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_60_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_60_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_11_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_11_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_27_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_27_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_27_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_43_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_43_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_43_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_59_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_59_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_59_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_10_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_10_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_26_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_26_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_26_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_42_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_42_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_42_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_58_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_58_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_58_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_9_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_9_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_25_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_25_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_25_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_41_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_41_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_41_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_57_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_57_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_57_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_8_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_8_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_24_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_24_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_24_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_40_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_40_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_40_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_56_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_56_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_56_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_7_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_7_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_23_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_23_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_23_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_39_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_39_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_39_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_55_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_55_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_55_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_6_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_6_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_22_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_22_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_22_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_38_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_38_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_38_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_54_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_54_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_54_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_5_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_5_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_21_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_21_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_21_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_37_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_37_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_37_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_53_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_53_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_53_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_4_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_4_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_20_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_20_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_20_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_36_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_36_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_36_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_52_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_52_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_52_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_3_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_3_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_19_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_19_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_19_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_35_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_35_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_35_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_51_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_51_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_51_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_2_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_2_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_18_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_18_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_34_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_34_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_34_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_50_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_50_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_50_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_1_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_1_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_17_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_17_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_33_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_33_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_33_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_49_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_49_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_49_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_0_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_0_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_16_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_16_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_32_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_32_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_32_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_48_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_48_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_48_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3323_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3323_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3323_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3323_p_ce : OUT STD_LOGIC;
    grp_fu_3327_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3327_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3327_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3327_p_ce : OUT STD_LOGIC;
    grp_fu_3331_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3331_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3331_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3331_p_ce : OUT STD_LOGIC;
    grp_fu_3335_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3335_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3335_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3335_p_ce : OUT STD_LOGIC;
    grp_fu_3339_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3339_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3339_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3339_p_ce : OUT STD_LOGIC;
    grp_fu_3343_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3343_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3343_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3343_p_ce : OUT STD_LOGIC;
    grp_fu_3347_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3347_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3347_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3347_p_ce : OUT STD_LOGIC;
    grp_fu_3351_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3351_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3351_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3351_p_ce : OUT STD_LOGIC;
    grp_fu_3355_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3355_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3355_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3355_p_ce : OUT STD_LOGIC;
    grp_fu_3359_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3359_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3359_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3359_p_ce : OUT STD_LOGIC;
    grp_fu_3363_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3363_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3363_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3363_p_ce : OUT STD_LOGIC;
    grp_fu_3367_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3367_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3367_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3367_p_ce : OUT STD_LOGIC;
    grp_fu_3371_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3371_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3371_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3371_p_ce : OUT STD_LOGIC;
    grp_fu_3375_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3375_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3375_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3375_p_ce : OUT STD_LOGIC;
    grp_fu_3379_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3379_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3379_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3379_p_ce : OUT STD_LOGIC;
    grp_fu_3383_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3383_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3383_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3383_p_ce : OUT STD_LOGIC );
end;


architecture behav of GAT_compute_one_graph_compute_scores_source is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv9_64 : STD_LOGIC_VECTOR (8 downto 0) := "001100100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln54_fu_1537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal icmp_ln54_reg_2237 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln54_reg_2237_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_2237_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_2237_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_2237_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_2237_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_2237_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_2237_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_2237_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_2237_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_fu_1567_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln54_reg_2241 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln54_reg_2241_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln54_reg_2241_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln54_reg_2241_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln54_reg_2241_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln54_reg_2241_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln54_reg_2241_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln54_reg_2241_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln54_reg_2241_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln54_reg_2241_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln54_reg_2241_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln54_1_fu_1575_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln54_1_reg_2246 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln54_1_reg_2246_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln54_1_reg_2246_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln54_1_reg_2246_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln54_1_reg_2246_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln54_1_reg_2246_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln54_1_reg_2246_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln54_1_reg_2246_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln54_1_reg_2246_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1171_fu_1593_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1171_reg_2251 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1171_reg_2251_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1171_reg_2251_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1171_reg_2251_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1171_reg_2251_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1171_reg_2251_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1171_reg_2251_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln54_fu_1600_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln54_reg_2273 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln54_reg_2273_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln54_reg_2273_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln54_reg_2273_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln54_reg_2273_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln54_reg_2273_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln54_reg_2273_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln54_reg_2273_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal n_cast_fu_1604_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_cast_reg_2287 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_cast_reg_2287_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal n_cast_reg_2287_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal n_cast_reg_2287_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal n_cast_reg_2287_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal n_cast_reg_2287_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal scoring_fn_source_V_0_load_reg_2403 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_source_V_1_load_reg_2408 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_source_V_2_load_reg_2413 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln54_fu_1641_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln54_1_fu_1644_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln54_2_fu_1647_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal scoring_fn_source_V_3_load_reg_2543 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_source_V_4_load_reg_2548 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln1171_fu_1650_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_79_fu_1660_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_80_fu_1670_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln54_3_fu_1680_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln54_4_fu_1683_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal scoring_fn_source_V_5_load_reg_2668 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_source_V_6_load_reg_2673 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln1171_81_fu_1686_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_82_fu_1696_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln54_5_fu_1706_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln54_6_fu_1709_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal scoring_fn_source_V_7_load_reg_2788 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_source_V_8_load_reg_2793 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_79_reg_2808 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_s_reg_2813 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_80_reg_2818 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_83_fu_1722_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_84_fu_1732_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln54_7_fu_1742_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln54_8_fu_1745_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal scoring_fn_source_V_9_load_reg_2923 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_source_V_10_load_reg_2928 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_81_reg_2943 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_78_reg_2948 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_82_reg_2953 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_85_fu_1793_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_86_fu_1803_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln54_9_fu_1813_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln54_10_fu_1816_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal scoring_fn_source_V_11_load_reg_3058 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_source_V_12_load_reg_3063 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_83_reg_3078 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_80_reg_3083 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_84_reg_3088 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_87_fu_1864_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_88_fu_1874_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal nodes_features_proj_V_15_addr_reg_3183 : STD_LOGIC_VECTOR (6 downto 0);
    signal nodes_features_proj_V_31_addr_reg_3188 : STD_LOGIC_VECTOR (6 downto 0);
    signal nodes_features_proj_V_47_addr_reg_3193 : STD_LOGIC_VECTOR (6 downto 0);
    signal nodes_features_proj_V_63_addr_reg_3198 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln54_11_fu_1884_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln54_12_fu_1887_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal scoring_fn_source_V_13_load_reg_3213 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_source_V_14_load_reg_3218 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_85_reg_3228 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_82_reg_3233 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_86_reg_3238 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_89_fu_1935_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_90_fu_1945_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln54_13_fu_1955_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln54_14_fu_1958_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal scoring_fn_source_V_15_load_reg_3303 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_87_reg_3308 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_84_reg_3313 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_88_reg_3318 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_91_fu_2006_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_92_fu_2016_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln54_15_fu_2029_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1171_89_reg_3363 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_86_reg_3368 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_90_reg_3373 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_93_fu_2077_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1171_91_reg_3383 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_88_reg_3388 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_92_reg_3393 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1171_93_reg_3403 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_90_reg_3408 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_reg_1303 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_reg_1303 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_16_reg_1316 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_16_reg_1316 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_17_reg_1329 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_17_reg_1329 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_18_reg_1342 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_18_reg_1342 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_18_reg_1342 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_19_reg_1355 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_19_reg_1355 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_19_reg_1355 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_20_reg_1368 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_20_reg_1368 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_20_reg_1368 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_20_reg_1368 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_21_reg_1381 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_21_reg_1381 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_21_reg_1381 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_21_reg_1381 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_22_reg_1394 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_22_reg_1394 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_22_reg_1394 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_22_reg_1394 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_22_reg_1394 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_23_reg_1407 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_23_reg_1407 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_23_reg_1407 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_23_reg_1407 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_23_reg_1407 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_24_reg_1420 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_24_reg_1420 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_24_reg_1420 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_24_reg_1420 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_24_reg_1420 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_24_reg_1420 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_25_reg_1433 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_25_reg_1433 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_25_reg_1433 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_25_reg_1433 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_25_reg_1433 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_25_reg_1433 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_26_reg_1446 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_26_reg_1446 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_26_reg_1446 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_26_reg_1446 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_26_reg_1446 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_26_reg_1446 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1169_26_reg_1446 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_27_reg_1459 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_27_reg_1459 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_27_reg_1459 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_27_reg_1459 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_27_reg_1459 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_27_reg_1459 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1169_27_reg_1459 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_28_reg_1472 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_28_reg_1472 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_28_reg_1472 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_28_reg_1472 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_28_reg_1472 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_28_reg_1472 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1169_28_reg_1472 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1169_28_reg_1472 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_29_reg_1485 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_29_reg_1485 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_29_reg_1485 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_29_reg_1485 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_29_reg_1485 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_29_reg_1485 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1169_29_reg_1485 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1169_29_reg_1485 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_30_reg_1498 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_30_reg_1498 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_30_reg_1498 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_30_reg_1498 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_30_reg_1498 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_30_reg_1498 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1169_30_reg_1498 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1169_30_reg_1498 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1169_30_reg_1498 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln60_1_fu_2180_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_fu_232 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_n_load : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln55_fu_1620_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal nh_fu_236 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_nh_load : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_fu_240 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln54_1_fu_1543_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln55_fu_1561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln54_fu_1555_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_1511_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln54_1_fu_1583_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln54_2_fu_1587_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_fu_1748_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_fu_1755_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_77_fu_1760_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln737_s_fu_1770_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_78_fu_1778_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln737_76_fu_1819_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_79_fu_1826_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_79_fu_1831_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln737_77_fu_1841_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_80_fu_1849_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln737_78_fu_1890_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_81_fu_1897_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_81_fu_1902_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln737_79_fu_1912_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_82_fu_1920_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln737_80_fu_1961_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_83_fu_1968_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_83_fu_1973_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln737_81_fu_1983_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_84_fu_1991_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln737_82_fu_2032_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_85_fu_2039_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_85_fu_2044_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln737_83_fu_2054_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_86_fu_2062_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln737_84_fu_2087_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_87_fu_2094_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_87_fu_2099_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln737_85_fu_2109_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_88_fu_2117_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln737_86_fu_2135_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_89_fu_2142_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_89_fu_2147_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln737_87_fu_2157_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_90_fu_2165_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_2207_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln737_88_fu_2184_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_91_fu_2191_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_2207_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2207_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2207_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_2207_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2207_p20 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_condition_1241 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component GAT_compute_one_graph_mul_28s_28s_46_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (45 downto 0) );
    end component;


    component GAT_compute_one_graph_mac_muladd_3ns_7ns_5ns_9_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component GAT_compute_one_graph_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mac_muladd_3ns_7ns_5ns_9_4_1_U995 : component GAT_compute_one_graph_mac_muladd_3ns_7ns_5ns_9_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 3,
        din1_WIDTH => 7,
        din2_WIDTH => 5,
        dout_WIDTH => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2207_p0,
        din1 => grp_fu_2207_p1,
        din2 => grp_fu_2207_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2207_p3);

    flow_control_loop_pipe_sequential_init_U : component GAT_compute_one_graph_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1241)) then
                if (((trunc_ln54_reg_2273 = ap_const_lv2_3) and (icmp_ln54_reg_2237 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316 <= nodes_features_proj_V_49_q0;
                elsif (((trunc_ln54_reg_2273 = ap_const_lv2_2) and (icmp_ln54_reg_2237 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316 <= nodes_features_proj_V_33_q0;
                elsif (((trunc_ln54_reg_2273 = ap_const_lv2_1) and (icmp_ln54_reg_2237 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316 <= nodes_features_proj_V_17_q0;
                elsif (((trunc_ln54_reg_2273 = ap_const_lv2_0) and (icmp_ln54_reg_2237 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316 <= nodes_features_proj_V_1_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316 <= ap_phi_reg_pp0_iter1_phi_ln1169_16_reg_1316;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1241)) then
                if (((trunc_ln54_reg_2273 = ap_const_lv2_3) and (icmp_ln54_reg_2237 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329 <= nodes_features_proj_V_50_q0;
                elsif (((trunc_ln54_reg_2273 = ap_const_lv2_2) and (icmp_ln54_reg_2237 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329 <= nodes_features_proj_V_34_q0;
                elsif (((trunc_ln54_reg_2273 = ap_const_lv2_1) and (icmp_ln54_reg_2237 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329 <= nodes_features_proj_V_18_q0;
                elsif (((trunc_ln54_reg_2273 = ap_const_lv2_0) and (icmp_ln54_reg_2237 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329 <= nodes_features_proj_V_2_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329 <= ap_phi_reg_pp0_iter1_phi_ln1169_17_reg_1329;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1241)) then
                if (((trunc_ln54_reg_2273 = ap_const_lv2_3) and (icmp_ln54_reg_2237 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303 <= nodes_features_proj_V_48_q0;
                elsif (((trunc_ln54_reg_2273 = ap_const_lv2_2) and (icmp_ln54_reg_2237 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303 <= nodes_features_proj_V_32_q0;
                elsif (((trunc_ln54_reg_2273 = ap_const_lv2_1) and (icmp_ln54_reg_2237 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303 <= nodes_features_proj_V_16_q0;
                elsif (((trunc_ln54_reg_2273 = ap_const_lv2_0) and (icmp_ln54_reg_2237 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303 <= nodes_features_proj_V_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303 <= ap_phi_reg_pp0_iter1_phi_ln1169_reg_1303;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((trunc_ln54_reg_2273_pp0_iter1_reg = ap_const_lv2_3) and (icmp_ln54_reg_2237_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342 <= nodes_features_proj_V_51_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter1_reg = ap_const_lv2_2) and (icmp_ln54_reg_2237_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342 <= nodes_features_proj_V_35_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter1_reg = ap_const_lv2_1) and (icmp_ln54_reg_2237_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342 <= nodes_features_proj_V_19_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter1_reg = ap_const_lv2_0) and (icmp_ln54_reg_2237_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342 <= nodes_features_proj_V_3_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342 <= ap_phi_reg_pp0_iter2_phi_ln1169_18_reg_1342;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((trunc_ln54_reg_2273_pp0_iter1_reg = ap_const_lv2_3) and (icmp_ln54_reg_2237_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355 <= nodes_features_proj_V_52_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter1_reg = ap_const_lv2_2) and (icmp_ln54_reg_2237_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355 <= nodes_features_proj_V_36_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter1_reg = ap_const_lv2_1) and (icmp_ln54_reg_2237_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355 <= nodes_features_proj_V_20_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter1_reg = ap_const_lv2_0) and (icmp_ln54_reg_2237_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355 <= nodes_features_proj_V_4_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355 <= ap_phi_reg_pp0_iter2_phi_ln1169_19_reg_1355;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((trunc_ln54_reg_2273_pp0_iter2_reg = ap_const_lv2_3) and (icmp_ln54_reg_2237_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368 <= nodes_features_proj_V_53_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter2_reg = ap_const_lv2_2) and (icmp_ln54_reg_2237_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368 <= nodes_features_proj_V_37_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter2_reg = ap_const_lv2_1) and (icmp_ln54_reg_2237_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368 <= nodes_features_proj_V_21_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter2_reg = ap_const_lv2_0) and (icmp_ln54_reg_2237_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368 <= nodes_features_proj_V_5_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368 <= ap_phi_reg_pp0_iter3_phi_ln1169_20_reg_1368;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((trunc_ln54_reg_2273_pp0_iter2_reg = ap_const_lv2_3) and (icmp_ln54_reg_2237_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381 <= nodes_features_proj_V_54_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter2_reg = ap_const_lv2_2) and (icmp_ln54_reg_2237_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381 <= nodes_features_proj_V_38_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter2_reg = ap_const_lv2_1) and (icmp_ln54_reg_2237_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381 <= nodes_features_proj_V_22_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter2_reg = ap_const_lv2_0) and (icmp_ln54_reg_2237_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381 <= nodes_features_proj_V_6_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381 <= ap_phi_reg_pp0_iter3_phi_ln1169_21_reg_1381;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                if (((trunc_ln54_reg_2273_pp0_iter3_reg = ap_const_lv2_3) and (icmp_ln54_reg_2237_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394 <= nodes_features_proj_V_55_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter3_reg = ap_const_lv2_2) and (icmp_ln54_reg_2237_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394 <= nodes_features_proj_V_39_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter3_reg = ap_const_lv2_1) and (icmp_ln54_reg_2237_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394 <= nodes_features_proj_V_23_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter3_reg = ap_const_lv2_0) and (icmp_ln54_reg_2237_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394 <= nodes_features_proj_V_7_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394 <= ap_phi_reg_pp0_iter4_phi_ln1169_22_reg_1394;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                if (((trunc_ln54_reg_2273_pp0_iter3_reg = ap_const_lv2_3) and (icmp_ln54_reg_2237_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407 <= nodes_features_proj_V_56_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter3_reg = ap_const_lv2_2) and (icmp_ln54_reg_2237_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407 <= nodes_features_proj_V_40_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter3_reg = ap_const_lv2_1) and (icmp_ln54_reg_2237_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407 <= nodes_features_proj_V_24_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter3_reg = ap_const_lv2_0) and (icmp_ln54_reg_2237_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407 <= nodes_features_proj_V_8_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407 <= ap_phi_reg_pp0_iter4_phi_ln1169_23_reg_1407;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                if (((trunc_ln54_reg_2273_pp0_iter4_reg = ap_const_lv2_3) and (icmp_ln54_reg_2237_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420 <= nodes_features_proj_V_57_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter4_reg = ap_const_lv2_2) and (icmp_ln54_reg_2237_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420 <= nodes_features_proj_V_41_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter4_reg = ap_const_lv2_1) and (icmp_ln54_reg_2237_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420 <= nodes_features_proj_V_25_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter4_reg = ap_const_lv2_0) and (icmp_ln54_reg_2237_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420 <= nodes_features_proj_V_9_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420 <= ap_phi_reg_pp0_iter5_phi_ln1169_24_reg_1420;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                if (((trunc_ln54_reg_2273_pp0_iter4_reg = ap_const_lv2_3) and (icmp_ln54_reg_2237_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433 <= nodes_features_proj_V_58_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter4_reg = ap_const_lv2_2) and (icmp_ln54_reg_2237_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433 <= nodes_features_proj_V_42_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter4_reg = ap_const_lv2_1) and (icmp_ln54_reg_2237_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433 <= nodes_features_proj_V_26_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter4_reg = ap_const_lv2_0) and (icmp_ln54_reg_2237_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433 <= nodes_features_proj_V_10_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433 <= ap_phi_reg_pp0_iter5_phi_ln1169_25_reg_1433;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if (((trunc_ln54_reg_2273_pp0_iter5_reg = ap_const_lv2_3) and (icmp_ln54_reg_2237_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446 <= nodes_features_proj_V_59_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter5_reg = ap_const_lv2_2) and (icmp_ln54_reg_2237_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446 <= nodes_features_proj_V_43_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter5_reg = ap_const_lv2_1) and (icmp_ln54_reg_2237_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446 <= nodes_features_proj_V_27_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter5_reg = ap_const_lv2_0) and (icmp_ln54_reg_2237_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446 <= nodes_features_proj_V_11_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446 <= ap_phi_reg_pp0_iter6_phi_ln1169_26_reg_1446;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if (((trunc_ln54_reg_2273_pp0_iter5_reg = ap_const_lv2_3) and (icmp_ln54_reg_2237_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459 <= nodes_features_proj_V_60_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter5_reg = ap_const_lv2_2) and (icmp_ln54_reg_2237_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459 <= nodes_features_proj_V_44_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter5_reg = ap_const_lv2_1) and (icmp_ln54_reg_2237_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459 <= nodes_features_proj_V_28_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter5_reg = ap_const_lv2_0) and (icmp_ln54_reg_2237_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459 <= nodes_features_proj_V_12_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459 <= ap_phi_reg_pp0_iter6_phi_ln1169_27_reg_1459;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                if (((trunc_ln54_reg_2273_pp0_iter6_reg = ap_const_lv2_3) and (icmp_ln54_reg_2237_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472 <= nodes_features_proj_V_61_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter6_reg = ap_const_lv2_2) and (icmp_ln54_reg_2237_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472 <= nodes_features_proj_V_45_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter6_reg = ap_const_lv2_1) and (icmp_ln54_reg_2237_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472 <= nodes_features_proj_V_29_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter6_reg = ap_const_lv2_0) and (icmp_ln54_reg_2237_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472 <= nodes_features_proj_V_13_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter7_phi_ln1169_28_reg_1472;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                if (((trunc_ln54_reg_2273_pp0_iter6_reg = ap_const_lv2_3) and (icmp_ln54_reg_2237_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485 <= nodes_features_proj_V_62_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter6_reg = ap_const_lv2_2) and (icmp_ln54_reg_2237_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485 <= nodes_features_proj_V_46_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter6_reg = ap_const_lv2_1) and (icmp_ln54_reg_2237_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485 <= nodes_features_proj_V_30_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter6_reg = ap_const_lv2_0) and (icmp_ln54_reg_2237_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485 <= nodes_features_proj_V_14_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter7_phi_ln1169_29_reg_1485;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                if (((trunc_ln54_reg_2273_pp0_iter7_reg = ap_const_lv2_3) and (icmp_ln54_reg_2237_pp0_iter7_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498 <= nodes_features_proj_V_63_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter7_reg = ap_const_lv2_2) and (icmp_ln54_reg_2237_pp0_iter7_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498 <= nodes_features_proj_V_47_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter7_reg = ap_const_lv2_1) and (icmp_ln54_reg_2237_pp0_iter7_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498 <= nodes_features_proj_V_31_q0;
                elsif (((trunc_ln54_reg_2273_pp0_iter7_reg = ap_const_lv2_0) and (icmp_ln54_reg_2237_pp0_iter7_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498 <= nodes_features_proj_V_15_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter8_phi_ln1169_30_reg_1498;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln54_fu_1537_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_240 <= add_ln54_1_fu_1543_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_240 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    n_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln54_fu_1537_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    n_fu_232 <= add_ln55_fu_1620_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    n_fu_232 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    nh_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln54_fu_1537_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    nh_fu_236 <= select_ln54_1_fu_1575_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    nh_fu_236 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln54_reg_2237_pp0_iter2_reg <= icmp_ln54_reg_2237_pp0_iter1_reg;
                icmp_ln54_reg_2237_pp0_iter3_reg <= icmp_ln54_reg_2237_pp0_iter2_reg;
                icmp_ln54_reg_2237_pp0_iter4_reg <= icmp_ln54_reg_2237_pp0_iter3_reg;
                icmp_ln54_reg_2237_pp0_iter5_reg <= icmp_ln54_reg_2237_pp0_iter4_reg;
                icmp_ln54_reg_2237_pp0_iter6_reg <= icmp_ln54_reg_2237_pp0_iter5_reg;
                icmp_ln54_reg_2237_pp0_iter7_reg <= icmp_ln54_reg_2237_pp0_iter6_reg;
                icmp_ln54_reg_2237_pp0_iter8_reg <= icmp_ln54_reg_2237_pp0_iter7_reg;
                icmp_ln54_reg_2237_pp0_iter9_reg <= icmp_ln54_reg_2237_pp0_iter8_reg;
                mul_ln1171_93_reg_3403 <= grp_fu_3383_p_dout0;
                    n_cast_reg_2287_pp0_iter2_reg(4 downto 0) <= n_cast_reg_2287_pp0_iter1_reg(4 downto 0);
                    n_cast_reg_2287_pp0_iter3_reg(4 downto 0) <= n_cast_reg_2287_pp0_iter2_reg(4 downto 0);
                    n_cast_reg_2287_pp0_iter4_reg(4 downto 0) <= n_cast_reg_2287_pp0_iter3_reg(4 downto 0);
                    n_cast_reg_2287_pp0_iter5_reg(4 downto 0) <= n_cast_reg_2287_pp0_iter4_reg(4 downto 0);
                select_ln54_1_reg_2246_pp0_iter2_reg <= select_ln54_1_reg_2246_pp0_iter1_reg;
                select_ln54_1_reg_2246_pp0_iter3_reg <= select_ln54_1_reg_2246_pp0_iter2_reg;
                select_ln54_1_reg_2246_pp0_iter4_reg <= select_ln54_1_reg_2246_pp0_iter3_reg;
                select_ln54_1_reg_2246_pp0_iter5_reg <= select_ln54_1_reg_2246_pp0_iter4_reg;
                select_ln54_1_reg_2246_pp0_iter6_reg <= select_ln54_1_reg_2246_pp0_iter5_reg;
                select_ln54_1_reg_2246_pp0_iter7_reg <= select_ln54_1_reg_2246_pp0_iter6_reg;
                select_ln54_1_reg_2246_pp0_iter8_reg <= select_ln54_1_reg_2246_pp0_iter7_reg;
                select_ln54_reg_2241_pp0_iter10_reg <= select_ln54_reg_2241_pp0_iter9_reg;
                select_ln54_reg_2241_pp0_iter2_reg <= select_ln54_reg_2241_pp0_iter1_reg;
                select_ln54_reg_2241_pp0_iter3_reg <= select_ln54_reg_2241_pp0_iter2_reg;
                select_ln54_reg_2241_pp0_iter4_reg <= select_ln54_reg_2241_pp0_iter3_reg;
                select_ln54_reg_2241_pp0_iter5_reg <= select_ln54_reg_2241_pp0_iter4_reg;
                select_ln54_reg_2241_pp0_iter6_reg <= select_ln54_reg_2241_pp0_iter5_reg;
                select_ln54_reg_2241_pp0_iter7_reg <= select_ln54_reg_2241_pp0_iter6_reg;
                select_ln54_reg_2241_pp0_iter8_reg <= select_ln54_reg_2241_pp0_iter7_reg;
                select_ln54_reg_2241_pp0_iter9_reg <= select_ln54_reg_2241_pp0_iter8_reg;
                tmp_90_reg_3408 <= add_ln1245_90_fu_2165_p2(45 downto 18);
                trunc_ln54_reg_2273_pp0_iter2_reg <= trunc_ln54_reg_2273_pp0_iter1_reg;
                trunc_ln54_reg_2273_pp0_iter3_reg <= trunc_ln54_reg_2273_pp0_iter2_reg;
                trunc_ln54_reg_2273_pp0_iter4_reg <= trunc_ln54_reg_2273_pp0_iter3_reg;
                trunc_ln54_reg_2273_pp0_iter5_reg <= trunc_ln54_reg_2273_pp0_iter4_reg;
                trunc_ln54_reg_2273_pp0_iter6_reg <= trunc_ln54_reg_2273_pp0_iter5_reg;
                trunc_ln54_reg_2273_pp0_iter7_reg <= trunc_ln54_reg_2273_pp0_iter6_reg;
                    zext_ln1171_reg_2251_pp0_iter2_reg(4 downto 0) <= zext_ln1171_reg_2251_pp0_iter1_reg(4 downto 0);
                    zext_ln1171_reg_2251_pp0_iter3_reg(4 downto 0) <= zext_ln1171_reg_2251_pp0_iter2_reg(4 downto 0);
                    zext_ln1171_reg_2251_pp0_iter4_reg(4 downto 0) <= zext_ln1171_reg_2251_pp0_iter3_reg(4 downto 0);
                    zext_ln1171_reg_2251_pp0_iter5_reg(4 downto 0) <= zext_ln1171_reg_2251_pp0_iter4_reg(4 downto 0);
                    zext_ln1171_reg_2251_pp0_iter6_reg(4 downto 0) <= zext_ln1171_reg_2251_pp0_iter5_reg(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln54_reg_2237 <= icmp_ln54_fu_1537_p2;
                icmp_ln54_reg_2237_pp0_iter1_reg <= icmp_ln54_reg_2237;
                    n_cast_reg_2287_pp0_iter1_reg(4 downto 0) <= n_cast_reg_2287(4 downto 0);
                select_ln54_1_reg_2246_pp0_iter1_reg <= select_ln54_1_reg_2246;
                select_ln54_reg_2241_pp0_iter1_reg <= select_ln54_reg_2241;
                trunc_ln54_reg_2273_pp0_iter1_reg <= trunc_ln54_reg_2273;
                    zext_ln1171_reg_2251_pp0_iter1_reg(4 downto 0) <= zext_ln1171_reg_2251(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_phi_ln1169_16_reg_1316 <= ap_phi_reg_pp0_iter0_phi_ln1169_16_reg_1316;
                ap_phi_reg_pp0_iter1_phi_ln1169_17_reg_1329 <= ap_phi_reg_pp0_iter0_phi_ln1169_17_reg_1329;
                ap_phi_reg_pp0_iter1_phi_ln1169_18_reg_1342 <= ap_phi_reg_pp0_iter0_phi_ln1169_18_reg_1342;
                ap_phi_reg_pp0_iter1_phi_ln1169_19_reg_1355 <= ap_phi_reg_pp0_iter0_phi_ln1169_19_reg_1355;
                ap_phi_reg_pp0_iter1_phi_ln1169_20_reg_1368 <= ap_phi_reg_pp0_iter0_phi_ln1169_20_reg_1368;
                ap_phi_reg_pp0_iter1_phi_ln1169_21_reg_1381 <= ap_phi_reg_pp0_iter0_phi_ln1169_21_reg_1381;
                ap_phi_reg_pp0_iter1_phi_ln1169_22_reg_1394 <= ap_phi_reg_pp0_iter0_phi_ln1169_22_reg_1394;
                ap_phi_reg_pp0_iter1_phi_ln1169_23_reg_1407 <= ap_phi_reg_pp0_iter0_phi_ln1169_23_reg_1407;
                ap_phi_reg_pp0_iter1_phi_ln1169_24_reg_1420 <= ap_phi_reg_pp0_iter0_phi_ln1169_24_reg_1420;
                ap_phi_reg_pp0_iter1_phi_ln1169_25_reg_1433 <= ap_phi_reg_pp0_iter0_phi_ln1169_25_reg_1433;
                ap_phi_reg_pp0_iter1_phi_ln1169_26_reg_1446 <= ap_phi_reg_pp0_iter0_phi_ln1169_26_reg_1446;
                ap_phi_reg_pp0_iter1_phi_ln1169_27_reg_1459 <= ap_phi_reg_pp0_iter0_phi_ln1169_27_reg_1459;
                ap_phi_reg_pp0_iter1_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter0_phi_ln1169_28_reg_1472;
                ap_phi_reg_pp0_iter1_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter0_phi_ln1169_29_reg_1485;
                ap_phi_reg_pp0_iter1_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter0_phi_ln1169_30_reg_1498;
                ap_phi_reg_pp0_iter1_phi_ln1169_reg_1303 <= ap_phi_reg_pp0_iter0_phi_ln1169_reg_1303;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_phi_ln1169_18_reg_1342 <= ap_phi_reg_pp0_iter1_phi_ln1169_18_reg_1342;
                ap_phi_reg_pp0_iter2_phi_ln1169_19_reg_1355 <= ap_phi_reg_pp0_iter1_phi_ln1169_19_reg_1355;
                ap_phi_reg_pp0_iter2_phi_ln1169_20_reg_1368 <= ap_phi_reg_pp0_iter1_phi_ln1169_20_reg_1368;
                ap_phi_reg_pp0_iter2_phi_ln1169_21_reg_1381 <= ap_phi_reg_pp0_iter1_phi_ln1169_21_reg_1381;
                ap_phi_reg_pp0_iter2_phi_ln1169_22_reg_1394 <= ap_phi_reg_pp0_iter1_phi_ln1169_22_reg_1394;
                ap_phi_reg_pp0_iter2_phi_ln1169_23_reg_1407 <= ap_phi_reg_pp0_iter1_phi_ln1169_23_reg_1407;
                ap_phi_reg_pp0_iter2_phi_ln1169_24_reg_1420 <= ap_phi_reg_pp0_iter1_phi_ln1169_24_reg_1420;
                ap_phi_reg_pp0_iter2_phi_ln1169_25_reg_1433 <= ap_phi_reg_pp0_iter1_phi_ln1169_25_reg_1433;
                ap_phi_reg_pp0_iter2_phi_ln1169_26_reg_1446 <= ap_phi_reg_pp0_iter1_phi_ln1169_26_reg_1446;
                ap_phi_reg_pp0_iter2_phi_ln1169_27_reg_1459 <= ap_phi_reg_pp0_iter1_phi_ln1169_27_reg_1459;
                ap_phi_reg_pp0_iter2_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter1_phi_ln1169_28_reg_1472;
                ap_phi_reg_pp0_iter2_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter1_phi_ln1169_29_reg_1485;
                ap_phi_reg_pp0_iter2_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter1_phi_ln1169_30_reg_1498;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_phi_ln1169_20_reg_1368 <= ap_phi_reg_pp0_iter2_phi_ln1169_20_reg_1368;
                ap_phi_reg_pp0_iter3_phi_ln1169_21_reg_1381 <= ap_phi_reg_pp0_iter2_phi_ln1169_21_reg_1381;
                ap_phi_reg_pp0_iter3_phi_ln1169_22_reg_1394 <= ap_phi_reg_pp0_iter2_phi_ln1169_22_reg_1394;
                ap_phi_reg_pp0_iter3_phi_ln1169_23_reg_1407 <= ap_phi_reg_pp0_iter2_phi_ln1169_23_reg_1407;
                ap_phi_reg_pp0_iter3_phi_ln1169_24_reg_1420 <= ap_phi_reg_pp0_iter2_phi_ln1169_24_reg_1420;
                ap_phi_reg_pp0_iter3_phi_ln1169_25_reg_1433 <= ap_phi_reg_pp0_iter2_phi_ln1169_25_reg_1433;
                ap_phi_reg_pp0_iter3_phi_ln1169_26_reg_1446 <= ap_phi_reg_pp0_iter2_phi_ln1169_26_reg_1446;
                ap_phi_reg_pp0_iter3_phi_ln1169_27_reg_1459 <= ap_phi_reg_pp0_iter2_phi_ln1169_27_reg_1459;
                ap_phi_reg_pp0_iter3_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter2_phi_ln1169_28_reg_1472;
                ap_phi_reg_pp0_iter3_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter2_phi_ln1169_29_reg_1485;
                ap_phi_reg_pp0_iter3_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter2_phi_ln1169_30_reg_1498;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_phi_ln1169_22_reg_1394 <= ap_phi_reg_pp0_iter3_phi_ln1169_22_reg_1394;
                ap_phi_reg_pp0_iter4_phi_ln1169_23_reg_1407 <= ap_phi_reg_pp0_iter3_phi_ln1169_23_reg_1407;
                ap_phi_reg_pp0_iter4_phi_ln1169_24_reg_1420 <= ap_phi_reg_pp0_iter3_phi_ln1169_24_reg_1420;
                ap_phi_reg_pp0_iter4_phi_ln1169_25_reg_1433 <= ap_phi_reg_pp0_iter3_phi_ln1169_25_reg_1433;
                ap_phi_reg_pp0_iter4_phi_ln1169_26_reg_1446 <= ap_phi_reg_pp0_iter3_phi_ln1169_26_reg_1446;
                ap_phi_reg_pp0_iter4_phi_ln1169_27_reg_1459 <= ap_phi_reg_pp0_iter3_phi_ln1169_27_reg_1459;
                ap_phi_reg_pp0_iter4_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter3_phi_ln1169_28_reg_1472;
                ap_phi_reg_pp0_iter4_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter3_phi_ln1169_29_reg_1485;
                ap_phi_reg_pp0_iter4_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter3_phi_ln1169_30_reg_1498;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_phi_ln1169_24_reg_1420 <= ap_phi_reg_pp0_iter4_phi_ln1169_24_reg_1420;
                ap_phi_reg_pp0_iter5_phi_ln1169_25_reg_1433 <= ap_phi_reg_pp0_iter4_phi_ln1169_25_reg_1433;
                ap_phi_reg_pp0_iter5_phi_ln1169_26_reg_1446 <= ap_phi_reg_pp0_iter4_phi_ln1169_26_reg_1446;
                ap_phi_reg_pp0_iter5_phi_ln1169_27_reg_1459 <= ap_phi_reg_pp0_iter4_phi_ln1169_27_reg_1459;
                ap_phi_reg_pp0_iter5_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter4_phi_ln1169_28_reg_1472;
                ap_phi_reg_pp0_iter5_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter4_phi_ln1169_29_reg_1485;
                ap_phi_reg_pp0_iter5_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter4_phi_ln1169_30_reg_1498;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter6_phi_ln1169_26_reg_1446 <= ap_phi_reg_pp0_iter5_phi_ln1169_26_reg_1446;
                ap_phi_reg_pp0_iter6_phi_ln1169_27_reg_1459 <= ap_phi_reg_pp0_iter5_phi_ln1169_27_reg_1459;
                ap_phi_reg_pp0_iter6_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter5_phi_ln1169_28_reg_1472;
                ap_phi_reg_pp0_iter6_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter5_phi_ln1169_29_reg_1485;
                ap_phi_reg_pp0_iter6_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter5_phi_ln1169_30_reg_1498;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter7_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter6_phi_ln1169_28_reg_1472;
                ap_phi_reg_pp0_iter7_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter6_phi_ln1169_29_reg_1485;
                ap_phi_reg_pp0_iter7_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter6_phi_ln1169_30_reg_1498;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter8_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter7_phi_ln1169_30_reg_1498;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln54_reg_2237_pp0_iter3_reg = ap_const_lv1_0))) then
                mul_ln1171_79_reg_2808 <= grp_fu_3327_p_dout0;
                mul_ln1171_80_reg_2818 <= grp_fu_3331_p_dout0;
                scoring_fn_source_V_7_load_reg_2788 <= scoring_fn_source_V_7_q0;
                scoring_fn_source_V_8_load_reg_2793 <= scoring_fn_source_V_8_q0;
                tmp_s_reg_2813 <= grp_fu_3323_p_dout0(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln54_reg_2237_pp0_iter4_reg = ap_const_lv1_0))) then
                mul_ln1171_81_reg_2943 <= grp_fu_3335_p_dout0;
                mul_ln1171_82_reg_2953 <= grp_fu_3339_p_dout0;
                scoring_fn_source_V_10_load_reg_2928 <= scoring_fn_source_V_10_q0;
                scoring_fn_source_V_9_load_reg_2923 <= scoring_fn_source_V_9_q0;
                tmp_78_reg_2948 <= add_ln1245_78_fu_1778_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln54_reg_2237_pp0_iter5_reg = ap_const_lv1_0))) then
                mul_ln1171_83_reg_3078 <= grp_fu_3343_p_dout0;
                mul_ln1171_84_reg_3088 <= grp_fu_3347_p_dout0;
                    nodes_features_proj_V_15_addr_reg_3183(4 downto 0) <= n_cast_reg_2287_pp0_iter5_reg(7 - 1 downto 0)(4 downto 0);
                    nodes_features_proj_V_31_addr_reg_3188(4 downto 0) <= n_cast_reg_2287_pp0_iter5_reg(7 - 1 downto 0)(4 downto 0);
                    nodes_features_proj_V_47_addr_reg_3193(4 downto 0) <= n_cast_reg_2287_pp0_iter5_reg(7 - 1 downto 0)(4 downto 0);
                    nodes_features_proj_V_63_addr_reg_3198(4 downto 0) <= n_cast_reg_2287_pp0_iter5_reg(7 - 1 downto 0)(4 downto 0);
                scoring_fn_source_V_11_load_reg_3058 <= scoring_fn_source_V_11_q0;
                scoring_fn_source_V_12_load_reg_3063 <= scoring_fn_source_V_12_q0;
                tmp_80_reg_3083 <= add_ln1245_80_fu_1849_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln54_reg_2237_pp0_iter6_reg = ap_const_lv1_0))) then
                mul_ln1171_85_reg_3228 <= grp_fu_3351_p_dout0;
                mul_ln1171_86_reg_3238 <= grp_fu_3355_p_dout0;
                scoring_fn_source_V_13_load_reg_3213 <= scoring_fn_source_V_13_q0;
                scoring_fn_source_V_14_load_reg_3218 <= scoring_fn_source_V_14_q0;
                tmp_82_reg_3233 <= add_ln1245_82_fu_1920_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln54_reg_2237_pp0_iter7_reg = ap_const_lv1_0))) then
                mul_ln1171_87_reg_3308 <= grp_fu_3359_p_dout0;
                mul_ln1171_88_reg_3318 <= grp_fu_3363_p_dout0;
                scoring_fn_source_V_15_load_reg_3303 <= scoring_fn_source_V_15_q0;
                tmp_84_reg_3313 <= add_ln1245_84_fu_1991_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln54_reg_2237_pp0_iter8_reg = ap_const_lv1_0))) then
                mul_ln1171_89_reg_3363 <= grp_fu_3367_p_dout0;
                mul_ln1171_90_reg_3373 <= grp_fu_3371_p_dout0;
                tmp_86_reg_3368 <= add_ln1245_86_fu_2062_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln54_reg_2237_pp0_iter9_reg = ap_const_lv1_0))) then
                mul_ln1171_91_reg_3383 <= grp_fu_3375_p_dout0;
                mul_ln1171_92_reg_3393 <= grp_fu_3379_p_dout0;
                tmp_88_reg_3388 <= add_ln1245_88_fu_2117_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln54_fu_1537_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    n_cast_reg_2287(4 downto 0) <= n_cast_fu_1604_p1(4 downto 0);
                select_ln54_1_reg_2246 <= select_ln54_1_fu_1575_p3;
                select_ln54_reg_2241 <= select_ln54_fu_1567_p3;
                trunc_ln54_reg_2273 <= trunc_ln54_fu_1600_p1;
                    zext_ln1171_reg_2251(4 downto 0) <= zext_ln1171_fu_1593_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln54_reg_2237 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                scoring_fn_source_V_0_load_reg_2403 <= scoring_fn_source_V_0_q0;
                scoring_fn_source_V_1_load_reg_2408 <= scoring_fn_source_V_1_q0;
                scoring_fn_source_V_2_load_reg_2413 <= scoring_fn_source_V_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln54_reg_2237_pp0_iter1_reg = ap_const_lv1_0))) then
                scoring_fn_source_V_3_load_reg_2543 <= scoring_fn_source_V_3_q0;
                scoring_fn_source_V_4_load_reg_2548 <= scoring_fn_source_V_4_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln54_reg_2237_pp0_iter2_reg = ap_const_lv1_0))) then
                scoring_fn_source_V_5_load_reg_2668 <= scoring_fn_source_V_5_q0;
                scoring_fn_source_V_6_load_reg_2673 <= scoring_fn_source_V_6_q0;
            end if;
        end if;
    end process;
    zext_ln1171_reg_2251(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln1171_reg_2251_pp0_iter1_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln1171_reg_2251_pp0_iter2_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln1171_reg_2251_pp0_iter3_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln1171_reg_2251_pp0_iter4_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln1171_reg_2251_pp0_iter5_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln1171_reg_2251_pp0_iter6_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    n_cast_reg_2287(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    n_cast_reg_2287_pp0_iter1_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    n_cast_reg_2287_pp0_iter2_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    n_cast_reg_2287_pp0_iter3_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    n_cast_reg_2287_pp0_iter4_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    n_cast_reg_2287_pp0_iter5_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    nodes_features_proj_V_15_addr_reg_3183(6 downto 5) <= "00";
    nodes_features_proj_V_31_addr_reg_3188(6 downto 5) <= "00";
    nodes_features_proj_V_47_addr_reg_3193(6 downto 5) <= "00";
    nodes_features_proj_V_63_addr_reg_3198(6 downto 5) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1245_78_fu_1778_p2 <= std_logic_vector(unsigned(shl_ln737_s_fu_1770_p3) + unsigned(mul_ln1171_80_reg_2818));
    add_ln1245_79_fu_1826_p2 <= std_logic_vector(unsigned(shl_ln737_76_fu_1819_p3) + unsigned(mul_ln1171_81_reg_2943));
    add_ln1245_80_fu_1849_p2 <= std_logic_vector(unsigned(shl_ln737_77_fu_1841_p3) + unsigned(mul_ln1171_82_reg_2953));
    add_ln1245_81_fu_1897_p2 <= std_logic_vector(unsigned(shl_ln737_78_fu_1890_p3) + unsigned(mul_ln1171_83_reg_3078));
    add_ln1245_82_fu_1920_p2 <= std_logic_vector(unsigned(shl_ln737_79_fu_1912_p3) + unsigned(mul_ln1171_84_reg_3088));
    add_ln1245_83_fu_1968_p2 <= std_logic_vector(unsigned(shl_ln737_80_fu_1961_p3) + unsigned(mul_ln1171_85_reg_3228));
    add_ln1245_84_fu_1991_p2 <= std_logic_vector(unsigned(shl_ln737_81_fu_1983_p3) + unsigned(mul_ln1171_86_reg_3238));
    add_ln1245_85_fu_2039_p2 <= std_logic_vector(unsigned(shl_ln737_82_fu_2032_p3) + unsigned(mul_ln1171_87_reg_3308));
    add_ln1245_86_fu_2062_p2 <= std_logic_vector(unsigned(shl_ln737_83_fu_2054_p3) + unsigned(mul_ln1171_88_reg_3318));
    add_ln1245_87_fu_2094_p2 <= std_logic_vector(unsigned(shl_ln737_84_fu_2087_p3) + unsigned(mul_ln1171_89_reg_3363));
    add_ln1245_88_fu_2117_p2 <= std_logic_vector(unsigned(shl_ln737_85_fu_2109_p3) + unsigned(mul_ln1171_90_reg_3373));
    add_ln1245_89_fu_2142_p2 <= std_logic_vector(unsigned(shl_ln737_86_fu_2135_p3) + unsigned(mul_ln1171_91_reg_3383));
    add_ln1245_90_fu_2165_p2 <= std_logic_vector(unsigned(shl_ln737_87_fu_2157_p3) + unsigned(mul_ln1171_92_reg_3393));
    add_ln1245_91_fu_2191_p2 <= std_logic_vector(unsigned(shl_ln737_88_fu_2184_p3) + unsigned(mul_ln1171_93_reg_3403));
    add_ln1245_fu_1755_p2 <= std_logic_vector(unsigned(shl_ln_fu_1748_p3) + unsigned(mul_ln1171_79_reg_2808));
    add_ln54_1_fu_1543_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv7_1));
    add_ln54_2_fu_1587_p2 <= std_logic_vector(unsigned(tmp_fu_1511_p3) + unsigned(zext_ln54_1_fu_1583_p1));
    add_ln54_fu_1555_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_nh_load) + unsigned(ap_const_lv3_1));
    add_ln55_fu_1620_p2 <= std_logic_vector(unsigned(select_ln54_fu_1567_p3) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1241_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1241 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln54_fu_1537_p2)
    begin
        if (((icmp_ln54_fu_1537_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_phi_ln1169_16_reg_1316 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_17_reg_1329 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_18_reg_1342 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_19_reg_1355 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_20_reg_1368 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_21_reg_1381 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_22_reg_1394 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_23_reg_1407 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_24_reg_1420 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_25_reg_1433 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_26_reg_1446 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_27_reg_1459 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_28_reg_1472 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_29_reg_1485 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_30_reg_1498 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_reg_1303 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_240)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_240;
        end if; 
    end process;


    ap_sig_allocacmp_n_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, n_fu_232, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_n_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_n_load <= n_fu_232;
        end if; 
    end process;


    ap_sig_allocacmp_nh_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, nh_fu_236)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_nh_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_nh_load <= nh_fu_236;
        end if; 
    end process;

    grp_fu_2207_p0 <= grp_fu_2207_p00(3 - 1 downto 0);
    grp_fu_2207_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln54_1_reg_2246_pp0_iter8_reg),9));
    grp_fu_2207_p1 <= ap_const_lv9_64(7 - 1 downto 0);
    grp_fu_2207_p2 <= grp_fu_2207_p20(5 - 1 downto 0);
    grp_fu_2207_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln54_reg_2241_pp0_iter10_reg),9));
    grp_fu_3323_p_ce <= ap_const_logic_1;
    grp_fu_3323_p_din0 <= sext_ln54_fu_1641_p1(28 - 1 downto 0);
    grp_fu_3323_p_din1 <= sext_ln1171_fu_1650_p1(28 - 1 downto 0);
    grp_fu_3327_p_ce <= ap_const_logic_1;
    grp_fu_3327_p_din0 <= sext_ln54_1_fu_1644_p1(28 - 1 downto 0);
    grp_fu_3327_p_din1 <= sext_ln1171_79_fu_1660_p1(28 - 1 downto 0);
    grp_fu_3331_p_ce <= ap_const_logic_1;
    grp_fu_3331_p_din0 <= sext_ln54_2_fu_1647_p1(28 - 1 downto 0);
    grp_fu_3331_p_din1 <= sext_ln1171_80_fu_1670_p1(28 - 1 downto 0);
    grp_fu_3335_p_ce <= ap_const_logic_1;
    grp_fu_3335_p_din0 <= sext_ln54_3_fu_1680_p1(28 - 1 downto 0);
    grp_fu_3335_p_din1 <= sext_ln1171_81_fu_1686_p1(28 - 1 downto 0);
    grp_fu_3339_p_ce <= ap_const_logic_1;
    grp_fu_3339_p_din0 <= sext_ln54_4_fu_1683_p1(28 - 1 downto 0);
    grp_fu_3339_p_din1 <= sext_ln1171_82_fu_1696_p1(28 - 1 downto 0);
    grp_fu_3343_p_ce <= ap_const_logic_1;
    grp_fu_3343_p_din0 <= sext_ln54_5_fu_1706_p1(28 - 1 downto 0);
    grp_fu_3343_p_din1 <= sext_ln1171_83_fu_1722_p1(28 - 1 downto 0);
    grp_fu_3347_p_ce <= ap_const_logic_1;
    grp_fu_3347_p_din0 <= sext_ln54_6_fu_1709_p1(28 - 1 downto 0);
    grp_fu_3347_p_din1 <= sext_ln1171_84_fu_1732_p1(28 - 1 downto 0);
    grp_fu_3351_p_ce <= ap_const_logic_1;
    grp_fu_3351_p_din0 <= sext_ln54_7_fu_1742_p1(28 - 1 downto 0);
    grp_fu_3351_p_din1 <= sext_ln1171_85_fu_1793_p1(28 - 1 downto 0);
    grp_fu_3355_p_ce <= ap_const_logic_1;
    grp_fu_3355_p_din0 <= sext_ln54_8_fu_1745_p1(28 - 1 downto 0);
    grp_fu_3355_p_din1 <= sext_ln1171_86_fu_1803_p1(28 - 1 downto 0);
    grp_fu_3359_p_ce <= ap_const_logic_1;
    grp_fu_3359_p_din0 <= sext_ln54_9_fu_1813_p1(28 - 1 downto 0);
    grp_fu_3359_p_din1 <= sext_ln1171_87_fu_1864_p1(28 - 1 downto 0);
    grp_fu_3363_p_ce <= ap_const_logic_1;
    grp_fu_3363_p_din0 <= sext_ln54_10_fu_1816_p1(28 - 1 downto 0);
    grp_fu_3363_p_din1 <= sext_ln1171_88_fu_1874_p1(28 - 1 downto 0);
    grp_fu_3367_p_ce <= ap_const_logic_1;
    grp_fu_3367_p_din0 <= sext_ln54_11_fu_1884_p1(28 - 1 downto 0);
    grp_fu_3367_p_din1 <= sext_ln1171_89_fu_1935_p1(28 - 1 downto 0);
    grp_fu_3371_p_ce <= ap_const_logic_1;
    grp_fu_3371_p_din0 <= sext_ln54_12_fu_1887_p1(28 - 1 downto 0);
    grp_fu_3371_p_din1 <= sext_ln1171_90_fu_1945_p1(28 - 1 downto 0);
    grp_fu_3375_p_ce <= ap_const_logic_1;
    grp_fu_3375_p_din0 <= sext_ln54_13_fu_1955_p1(28 - 1 downto 0);
    grp_fu_3375_p_din1 <= sext_ln1171_91_fu_2006_p1(28 - 1 downto 0);
    grp_fu_3379_p_ce <= ap_const_logic_1;
    grp_fu_3379_p_din0 <= sext_ln54_14_fu_1958_p1(28 - 1 downto 0);
    grp_fu_3379_p_din1 <= sext_ln1171_92_fu_2016_p1(28 - 1 downto 0);
    grp_fu_3383_p_ce <= ap_const_logic_1;
    grp_fu_3383_p_din0 <= sext_ln54_15_fu_2029_p1(28 - 1 downto 0);
    grp_fu_3383_p_din1 <= sext_ln1171_93_fu_2077_p1(28 - 1 downto 0);
    icmp_ln54_fu_1537_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv7_4C) else "0";
    icmp_ln55_fu_1561_p2 <= "1" when (ap_sig_allocacmp_n_load = ap_const_lv5_13) else "0";
    n_cast_fu_1604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln54_fu_1567_p3),64));
    nodes_features_proj_V_0_address0 <= n_cast_fu_1604_p1(7 - 1 downto 0);

    nodes_features_proj_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_0_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_10_address0 <= n_cast_reg_2287_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_10_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_11_address0 <= n_cast_reg_2287_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_11_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_12_address0 <= n_cast_reg_2287_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_12_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_13_address0 <= n_cast_reg_2287_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_13_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_14_address0 <= n_cast_reg_2287_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_14_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_15_address0 <= nodes_features_proj_V_15_addr_reg_3183;

    nodes_features_proj_V_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            nodes_features_proj_V_15_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_16_address0 <= n_cast_fu_1604_p1(7 - 1 downto 0);

    nodes_features_proj_V_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_16_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_17_address0 <= n_cast_fu_1604_p1(7 - 1 downto 0);

    nodes_features_proj_V_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_17_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_18_address0 <= n_cast_fu_1604_p1(7 - 1 downto 0);

    nodes_features_proj_V_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_18_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_19_address0 <= n_cast_reg_2287(7 - 1 downto 0);

    nodes_features_proj_V_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_19_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_1_address0 <= n_cast_fu_1604_p1(7 - 1 downto 0);

    nodes_features_proj_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_1_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_20_address0 <= n_cast_reg_2287(7 - 1 downto 0);

    nodes_features_proj_V_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_20_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_21_address0 <= n_cast_reg_2287_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_21_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_21_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_22_address0 <= n_cast_reg_2287_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_22_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_22_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_23_address0 <= n_cast_reg_2287_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_23_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_23_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_24_address0 <= n_cast_reg_2287_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_24_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_24_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_25_address0 <= n_cast_reg_2287_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_25_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_25_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_26_address0 <= n_cast_reg_2287_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_26_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_26_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_27_address0 <= n_cast_reg_2287_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_27_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_27_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_28_address0 <= n_cast_reg_2287_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_28_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_28_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_29_address0 <= n_cast_reg_2287_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_29_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_29_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_2_address0 <= n_cast_fu_1604_p1(7 - 1 downto 0);

    nodes_features_proj_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_2_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_30_address0 <= n_cast_reg_2287_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_30_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_30_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_31_address0 <= nodes_features_proj_V_31_addr_reg_3188;

    nodes_features_proj_V_31_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            nodes_features_proj_V_31_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_32_address0 <= n_cast_fu_1604_p1(7 - 1 downto 0);

    nodes_features_proj_V_32_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_32_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_33_address0 <= n_cast_fu_1604_p1(7 - 1 downto 0);

    nodes_features_proj_V_33_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_33_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_34_address0 <= n_cast_fu_1604_p1(7 - 1 downto 0);

    nodes_features_proj_V_34_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_34_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_35_address0 <= n_cast_reg_2287(7 - 1 downto 0);

    nodes_features_proj_V_35_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_35_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_36_address0 <= n_cast_reg_2287(7 - 1 downto 0);

    nodes_features_proj_V_36_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_36_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_37_address0 <= n_cast_reg_2287_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_37_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_37_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_38_address0 <= n_cast_reg_2287_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_38_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_38_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_39_address0 <= n_cast_reg_2287_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_39_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_39_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_3_address0 <= n_cast_reg_2287(7 - 1 downto 0);

    nodes_features_proj_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_3_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_40_address0 <= n_cast_reg_2287_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_40_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_40_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_41_address0 <= n_cast_reg_2287_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_41_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_41_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_42_address0 <= n_cast_reg_2287_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_42_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_42_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_43_address0 <= n_cast_reg_2287_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_43_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_43_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_44_address0 <= n_cast_reg_2287_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_44_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_44_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_45_address0 <= n_cast_reg_2287_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_45_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_45_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_46_address0 <= n_cast_reg_2287_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_46_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_46_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_47_address0 <= nodes_features_proj_V_47_addr_reg_3193;

    nodes_features_proj_V_47_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            nodes_features_proj_V_47_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_48_address0 <= n_cast_fu_1604_p1(7 - 1 downto 0);

    nodes_features_proj_V_48_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_48_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_49_address0 <= n_cast_fu_1604_p1(7 - 1 downto 0);

    nodes_features_proj_V_49_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_49_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_4_address0 <= n_cast_reg_2287(7 - 1 downto 0);

    nodes_features_proj_V_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_4_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_50_address0 <= n_cast_fu_1604_p1(7 - 1 downto 0);

    nodes_features_proj_V_50_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_50_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_51_address0 <= n_cast_reg_2287(7 - 1 downto 0);

    nodes_features_proj_V_51_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_51_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_52_address0 <= n_cast_reg_2287(7 - 1 downto 0);

    nodes_features_proj_V_52_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_52_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_53_address0 <= n_cast_reg_2287_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_53_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_53_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_54_address0 <= n_cast_reg_2287_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_54_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_54_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_55_address0 <= n_cast_reg_2287_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_55_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_55_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_56_address0 <= n_cast_reg_2287_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_56_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_56_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_57_address0 <= n_cast_reg_2287_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_57_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_57_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_58_address0 <= n_cast_reg_2287_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_58_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_58_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_59_address0 <= n_cast_reg_2287_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_59_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_59_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_5_address0 <= n_cast_reg_2287_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_5_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_60_address0 <= n_cast_reg_2287_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_60_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_60_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_61_address0 <= n_cast_reg_2287_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_61_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_61_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_62_address0 <= n_cast_reg_2287_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_62_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_62_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_63_address0 <= nodes_features_proj_V_63_addr_reg_3198;

    nodes_features_proj_V_63_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            nodes_features_proj_V_63_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_6_address0 <= n_cast_reg_2287_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_6_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_7_address0 <= n_cast_reg_2287_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_7_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_8_address0 <= n_cast_reg_2287_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_8_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_9_address0 <= n_cast_reg_2287_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_9_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scores_source_V_address1 <= zext_ln60_1_fu_2180_p1(9 - 1 downto 0);

    scores_source_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_source_V_ce1 <= ap_const_logic_1;
        else 
            scores_source_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_source_V_d1 <= add_ln1245_91_fu_2191_p2(45 downto 18);

    scores_source_V_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_source_V_we1 <= ap_const_logic_1;
        else 
            scores_source_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_0_address0 <= zext_ln1171_fu_1593_p1(5 - 1 downto 0);

    scoring_fn_source_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            scoring_fn_source_V_0_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_10_address0 <= zext_ln1171_reg_2251_pp0_iter3_reg(5 - 1 downto 0);

    scoring_fn_source_V_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            scoring_fn_source_V_10_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_11_address0 <= zext_ln1171_reg_2251_pp0_iter4_reg(5 - 1 downto 0);

    scoring_fn_source_V_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            scoring_fn_source_V_11_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_12_address0 <= zext_ln1171_reg_2251_pp0_iter4_reg(5 - 1 downto 0);

    scoring_fn_source_V_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            scoring_fn_source_V_12_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_13_address0 <= zext_ln1171_reg_2251_pp0_iter5_reg(5 - 1 downto 0);

    scoring_fn_source_V_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            scoring_fn_source_V_13_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_14_address0 <= zext_ln1171_reg_2251_pp0_iter5_reg(5 - 1 downto 0);

    scoring_fn_source_V_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            scoring_fn_source_V_14_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_15_address0 <= zext_ln1171_reg_2251_pp0_iter6_reg(5 - 1 downto 0);

    scoring_fn_source_V_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            scoring_fn_source_V_15_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_1_address0 <= zext_ln1171_fu_1593_p1(5 - 1 downto 0);

    scoring_fn_source_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            scoring_fn_source_V_1_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_2_address0 <= zext_ln1171_fu_1593_p1(5 - 1 downto 0);

    scoring_fn_source_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            scoring_fn_source_V_2_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_3_address0 <= zext_ln1171_reg_2251(5 - 1 downto 0);

    scoring_fn_source_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            scoring_fn_source_V_3_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_4_address0 <= zext_ln1171_reg_2251(5 - 1 downto 0);

    scoring_fn_source_V_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            scoring_fn_source_V_4_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_5_address0 <= zext_ln1171_reg_2251_pp0_iter1_reg(5 - 1 downto 0);

    scoring_fn_source_V_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            scoring_fn_source_V_5_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_6_address0 <= zext_ln1171_reg_2251_pp0_iter1_reg(5 - 1 downto 0);

    scoring_fn_source_V_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            scoring_fn_source_V_6_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_7_address0 <= zext_ln1171_reg_2251_pp0_iter2_reg(5 - 1 downto 0);

    scoring_fn_source_V_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            scoring_fn_source_V_7_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_8_address0 <= zext_ln1171_reg_2251_pp0_iter2_reg(5 - 1 downto 0);

    scoring_fn_source_V_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            scoring_fn_source_V_8_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_source_V_9_address0 <= zext_ln1171_reg_2251_pp0_iter3_reg(5 - 1 downto 0);

    scoring_fn_source_V_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            scoring_fn_source_V_9_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_source_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln54_1_fu_1575_p3 <= 
        add_ln54_fu_1555_p2 when (icmp_ln55_fu_1561_p2(0) = '1') else 
        ap_sig_allocacmp_nh_load;
    select_ln54_fu_1567_p3 <= 
        ap_const_lv5_0 when (icmp_ln55_fu_1561_p2(0) = '1') else 
        ap_sig_allocacmp_n_load;
        sext_ln1171_79_fu_1660_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316),46));

        sext_ln1171_80_fu_1670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329),46));

        sext_ln1171_81_fu_1686_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342),46));

        sext_ln1171_82_fu_1696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355),46));

        sext_ln1171_83_fu_1722_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368),46));

        sext_ln1171_84_fu_1732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381),46));

        sext_ln1171_85_fu_1793_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394),46));

        sext_ln1171_86_fu_1803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407),46));

        sext_ln1171_87_fu_1864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420),46));

        sext_ln1171_88_fu_1874_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433),46));

        sext_ln1171_89_fu_1935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446),46));

        sext_ln1171_90_fu_1945_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459),46));

        sext_ln1171_91_fu_2006_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472),46));

        sext_ln1171_92_fu_2016_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485),46));

        sext_ln1171_93_fu_2077_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498),46));

        sext_ln1171_fu_1650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303),46));

        sext_ln54_10_fu_1816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_10_load_reg_2928),46));

        sext_ln54_11_fu_1884_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_11_load_reg_3058),46));

        sext_ln54_12_fu_1887_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_12_load_reg_3063),46));

        sext_ln54_13_fu_1955_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_13_load_reg_3213),46));

        sext_ln54_14_fu_1958_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_14_load_reg_3218),46));

        sext_ln54_15_fu_2029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_15_load_reg_3303),46));

        sext_ln54_1_fu_1644_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_1_load_reg_2408),46));

        sext_ln54_2_fu_1647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_2_load_reg_2413),46));

        sext_ln54_3_fu_1680_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_3_load_reg_2543),46));

        sext_ln54_4_fu_1683_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_4_load_reg_2548),46));

        sext_ln54_5_fu_1706_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_5_load_reg_2668),46));

        sext_ln54_6_fu_1709_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_6_load_reg_2673),46));

        sext_ln54_7_fu_1742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_7_load_reg_2788),46));

        sext_ln54_8_fu_1745_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_8_load_reg_2793),46));

        sext_ln54_9_fu_1813_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_9_load_reg_2923),46));

        sext_ln54_fu_1641_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_source_V_0_load_reg_2403),46));

    shl_ln737_76_fu_1819_p3 <= (tmp_78_reg_2948 & ap_const_lv18_0);
    shl_ln737_77_fu_1841_p3 <= (tmp_79_fu_1831_p4 & ap_const_lv18_0);
    shl_ln737_78_fu_1890_p3 <= (tmp_80_reg_3083 & ap_const_lv18_0);
    shl_ln737_79_fu_1912_p3 <= (tmp_81_fu_1902_p4 & ap_const_lv18_0);
    shl_ln737_80_fu_1961_p3 <= (tmp_82_reg_3233 & ap_const_lv18_0);
    shl_ln737_81_fu_1983_p3 <= (tmp_83_fu_1973_p4 & ap_const_lv18_0);
    shl_ln737_82_fu_2032_p3 <= (tmp_84_reg_3313 & ap_const_lv18_0);
    shl_ln737_83_fu_2054_p3 <= (tmp_85_fu_2044_p4 & ap_const_lv18_0);
    shl_ln737_84_fu_2087_p3 <= (tmp_86_reg_3368 & ap_const_lv18_0);
    shl_ln737_85_fu_2109_p3 <= (tmp_87_fu_2099_p4 & ap_const_lv18_0);
    shl_ln737_86_fu_2135_p3 <= (tmp_88_reg_3388 & ap_const_lv18_0);
    shl_ln737_87_fu_2157_p3 <= (tmp_89_fu_2147_p4 & ap_const_lv18_0);
    shl_ln737_88_fu_2184_p3 <= (tmp_90_reg_3408 & ap_const_lv18_0);
    shl_ln737_s_fu_1770_p3 <= (tmp_77_fu_1760_p4 & ap_const_lv18_0);
    shl_ln_fu_1748_p3 <= (tmp_s_reg_2813 & ap_const_lv18_0);
    tmp_77_fu_1760_p4 <= add_ln1245_fu_1755_p2(45 downto 18);
    tmp_79_fu_1831_p4 <= add_ln1245_79_fu_1826_p2(45 downto 18);
    tmp_81_fu_1902_p4 <= add_ln1245_81_fu_1897_p2(45 downto 18);
    tmp_83_fu_1973_p4 <= add_ln1245_83_fu_1968_p2(45 downto 18);
    tmp_85_fu_2044_p4 <= add_ln1245_85_fu_2039_p2(45 downto 18);
    tmp_87_fu_2099_p4 <= add_ln1245_87_fu_2094_p2(45 downto 18);
    tmp_89_fu_2147_p4 <= add_ln1245_89_fu_2142_p2(45 downto 18);
    tmp_fu_1511_p3 <= (layer & ap_const_lv2_0);
    trunc_ln54_fu_1600_p1 <= select_ln54_1_fu_1575_p3(2 - 1 downto 0);
    zext_ln1171_fu_1593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln54_2_fu_1587_p2),64));
    zext_ln54_1_fu_1583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln54_1_fu_1575_p3),5));
    zext_ln60_1_fu_2180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2207_p3),64));
end behav;
