- ğŸ‘‹ Hi, Iâ€™m Aatib
- ğŸ‘€ Iâ€™m interested in Design Verification, RTL Design Engineer, Physical Design, VLSI Architecture, etc.
- ğŸŒ± Iâ€™m currently learning SystemVerilog, Verilog, Python, C++, etc.
- ğŸ’ï¸ Iâ€™m looking to collaborate AI-ML Architectures, System Design, Verification - testing, etc
- ğŸ“« My Email Id: aatib123@gmail.com
- ğŸ˜„ Pronouns: Mr Aatib
<!--- - âš¡ Fun fact: ...

<!---
Aatib-cpu/Aatib-cpu is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
