$date
	Thu Sep 28 14:44:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_and $end
$var wire 4 ! Out [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$scope module DUT $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 4 & Out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b101 %
b1001 $
b101 #
b1001 "
b1 !
$end
#10
b1100 !
b1100 &
b1100 #
b1100 %
b1100 "
b1100 $
#20
b0 !
b0 &
b1001 #
b1001 %
b100 "
b100 $
#30
b1 !
b1 &
b1 #
b1 %
b101 "
b101 $
#40
b10 !
b10 &
b111 #
b111 %
b10 "
b10 $
#50
b11 !
b11 &
b11 #
b11 %
b11 "
b11 $
#60
b1 !
b1 &
b1001 "
b1001 $
#70
b0 !
b0 &
b1000 #
b1000 %
b110 "
b110 $
#80
b0 #
b0 %
b1111 "
b1111 $
#90
b1111 #
b1111 %
b0 "
b0 $
#100
