# Trabajo_test_control_fase
# 2025-03-21 23:44:15Z

dont_use_location SMIF -1 -1 0
dont_use_location p4usbcell -1 -1 0
dont_use_location USB -1 -1 0
dont_use_location usbcell -1 -1 0
set_location "ClockGenBlock" CLK_GEN -1 -1 0
set_location "ClockBlock" Clock -1 -1 0
set_location "CPUSS" CPUSS -1 -1 0
set_io "CY_CPUSS_SWJ_SWCLK_TCLK(0)" iocell 6 7
set_io "CY_CPUSS_SWJ_SWDIO_TMS(0)" iocell 6 6
set_io "LED_verde(0)" iocell 7 1
set_io "LED_rojo(0)" iocell 6 3
set_io "\UART_1:tx(0)\" iocell 5 1
set_io "\UART_1:rx(0)\" iocell 5 0
set_io "OPTO_PC817(0)" iocell 5 2
set_io "OPTO_trig(0)" iocell 5 3
set_location "\UART_1:SCB_IRQ\" interrupt -1 -1 46
set_location "\UART_1:SCB\" SCB -1 -1 5
set_location "\Counter_1:TCPWM\" TCPWM -1 -1 1
set_location "Opto_detec" interrupt -1 -1 122
set_location "Timer_int" interrupt -1 -1 91
set_location "\Counter_2:TCPWM\" TCPWM -1 -1 2
set_location "Timer2_int" interrupt -1 -1 92
set_location "\Counter_3:TCPWM\" TCPWM -1 -1 0
