INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'chopram' on host 'egr-w447-16' (Windows NT_amd64 version 6.2) on Tue Feb 25 13:51:33 -0500 2025
INFO: [HLS 200-10] In directory 'H:/EGRE429'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'H:/EGRE429/lab2/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source H:/EGRE429/lab2/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project lab2 
INFO: [HLS 200-10] Opening project 'H:/EGRE429/lab2'.
INFO: [HLS 200-1510] Running: set_top fir 
INFO: [HLS 200-1510] Running: add_files C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.h' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir_coef.dat 
INFO: [HLS 200-10] Adding design file 'C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir_coef.dat' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'H:/EGRE429/lab2/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -output=H:/EGRE429/lab2/solution1/syn/vhdl
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -output H:/EGRE429/lab2/solution1/syn/vhdl 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output H:/EGRE429/lab2/solution1/syn/vhdl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 559.895 ; gain = 175.867
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 13:52:04 2025...
INFO: [HLS 200-802] Generated output file lab2/solution1/syn/vhdl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 27.633 seconds; current allocated memory: 6.730 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.751 seconds; peak allocated memory: 200.629 MB.
