Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\LShen\Desktop\APEX_IV\APEX_NIOSII\platform.qsys --block-symbol-file --output-directory=C:\Users\LShen\Desktop\APEX_IV\APEX_NIOSII\platform --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading APEX_NIOSII/platform.qsys
Progress: Reading input file
Progress: Adding button [altera_avalon_pio 20.1]
Progress: Parameterizing module button
Progress: Adding clk [clock_source 20.1]
Progress: Parameterizing module clk
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 20.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding external_flash [altera_avalon_cf 20.1]
Progress: Parameterizing module external_flash
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 20.1]
Progress: Parameterizing module led
Progress: Adding nios [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory
Progress: Adding register0 [reg_avalon_interface 1.0]
Progress: Parameterizing module register0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: platform.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: platform.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design.
Info: platform.external_flash: Altera Avalon Compact Flash will only be supported in Quartus Prime Standard Edition in the future release.
Warning: platform.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\LShen\Desktop\APEX_IV\APEX_NIOSII\platform.qsys --synthesis=VERILOG --output-directory=C:\Users\LShen\Desktop\APEX_IV\APEX_NIOSII\platform\synthesis --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading APEX_NIOSII/platform.qsys
Progress: Reading input file
Progress: Adding button [altera_avalon_pio 20.1]
Progress: Parameterizing module button
Progress: Adding clk [clock_source 20.1]
Progress: Parameterizing module clk
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 20.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding external_flash [altera_avalon_cf 20.1]
Progress: Parameterizing module external_flash
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 20.1]
Progress: Parameterizing module led
Progress: Adding nios [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory
Progress: Adding register0 [reg_avalon_interface 1.0]
Progress: Parameterizing module register0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: platform.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: platform.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design.
Info: platform.external_flash: Altera Avalon Compact Flash will only be supported in Quartus Prime Standard Edition in the future release.
Warning: platform.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: platform: Generating platform "platform" for QUARTUS_SYNTH
Info: button: Starting RTL generation for module 'platform_button'
Info: button:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_button --dir=C:/Users/LShen/AppData/Local/Temp/alt8520_6232773296699554063.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/LShen/AppData/Local/Temp/alt8520_6232773296699554063.dir/0002_button_gen//platform_button_component_configuration.pl  --do_build_sim=0  ]
Info: button: Done RTL generation for module 'platform_button'
Info: button: "platform" instantiated altera_avalon_pio "button"
Info: epcs_flash_controller_0: Starting RTL generation for module 'platform_epcs_flash_controller_0'
Info: epcs_flash_controller_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=platform_epcs_flash_controller_0 --dir=C:/Users/LShen/AppData/Local/Temp/alt8520_6232773296699554063.dir/0003_epcs_flash_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/LShen/AppData/Local/Temp/alt8520_6232773296699554063.dir/0003_epcs_flash_controller_0_gen//platform_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash_controller_0: Done RTL generation for module 'platform_epcs_flash_controller_0'
Info: epcs_flash_controller_0: "platform" instantiated altera_avalon_epcs_flash_controller "epcs_flash_controller_0"
Info: external_flash: Starting RTL generation for module 'platform_external_flash'
Info: external_flash:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_cf -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_cf/generate_rtl.pl --name=platform_external_flash --dir=C:/Users/LShen/AppData/Local/Temp/alt8520_6232773296699554063.dir/0004_external_flash_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/LShen/AppData/Local/Temp/alt8520_6232773296699554063.dir/0004_external_flash_gen//platform_external_flash_component_configuration.pl  --do_build_sim=0  ]
Info: external_flash: Done RTL generation for module 'platform_external_flash'
Info: external_flash: "platform" instantiated altera_avalon_cf "external_flash"
Info: jtag_uart: Starting RTL generation for module 'platform_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=platform_jtag_uart --dir=C:/Users/LShen/AppData/Local/Temp/alt8520_6232773296699554063.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/LShen/AppData/Local/Temp/alt8520_6232773296699554063.dir/0005_jtag_uart_gen//platform_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'platform_jtag_uart'
Info: jtag_uart: "platform" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'platform_led'
Info: led:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_led --dir=C:/Users/LShen/AppData/Local/Temp/alt8520_6232773296699554063.dir/0006_led_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/LShen/AppData/Local/Temp/alt8520_6232773296699554063.dir/0006_led_gen//platform_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'platform_led'
Info: led: "platform" instantiated altera_avalon_pio "led"
Info: nios: "platform" instantiated altera_nios2_gen2 "nios"
Info: onchip_memory: Starting RTL generation for module 'platform_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_onchip_memory --dir=C:/Users/LShen/AppData/Local/Temp/alt8520_6232773296699554063.dir/0007_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/LShen/AppData/Local/Temp/alt8520_6232773296699554063.dir/0007_onchip_memory_gen//platform_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'platform_onchip_memory'
Info: onchip_memory: "platform" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: register0: "platform" instantiated reg_avalon_interface "register0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "platform" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "platform" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "platform" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'platform_nios_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=platform_nios_cpu --dir=C:/Users/LShen/AppData/Local/Temp/alt8520_6232773296699554063.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/LShen/AppData/Local/Temp/alt8520_6232773296699554063.dir/0011_cpu_gen//platform_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.09.15 12:05:19 (*) Starting Nios II generation
Info: cpu: # 2020.09.15 12:05:19 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.09.15 12:05:19 (*)   Creating all objects for CPU
Info: cpu: # 2020.09.15 12:05:19 (*)     Testbench
Info: cpu: # 2020.09.15 12:05:19 (*)     Instruction decoding
Info: cpu: # 2020.09.15 12:05:19 (*)       Instruction fields
Info: cpu: # 2020.09.15 12:05:19 (*)       Instruction decodes
Info: cpu: # 2020.09.15 12:05:19 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.09.15 12:05:19 (*)       Instruction controls
Info: cpu: # 2020.09.15 12:05:19 (*)     Pipeline frontend
Info: cpu: # 2020.09.15 12:05:19 (*)     Pipeline backend
Info: cpu: # 2020.09.15 12:05:21 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.09.15 12:05:21 (*)   Creating plain-text RTL
Info: cpu: # 2020.09.15 12:05:23 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'platform_nios_cpu'
Info: cpu: "nios" instantiated altera_nios2_gen2_unit "cpu"
Info: nios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios_data_master_limiter"
Info: Reusing file C:/Users/LShen/Desktop/APEX_IV/APEX_NIOSII/platform/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/LShen/Desktop/APEX_IV/APEX_NIOSII/platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/LShen/Desktop/APEX_IV/APEX_NIOSII/platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/LShen/Desktop/APEX_IV/APEX_NIOSII/platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: platform: Done "platform" with 33 modules, 55 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
