
*** Running vivado
    with args -log microblaze_mcs_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_mcs_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source microblaze_mcs_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 367.781 ; gain = 98.082
INFO: [Synth 8-638] synthesizing module 'microblaze_mcs_0' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/synth/microblaze_mcs_0.v:60]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/synth/bd_fc5c.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_dlmb_0' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_3/synth/bd_fc5c_dlmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'FDS' (1#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (2#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_fc5c_dlmb_0' (3#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_3/synth/bd_fc5c_dlmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_dlmb_cntlr_0' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/synth/bd_fc5c_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_13_pselect_mask' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_13_pselect_mask' (4#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (5#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (6#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'bd_fc5c_dlmb_cntlr_0' (7#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/synth/bd_fc5c_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_ilmb_0' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_2/synth/bd_fc5c_ilmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (7#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_fc5c_ilmb_0' (8#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_2/synth/bd_fc5c_ilmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_ilmb_cntlr_0' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_5/synth/bd_fc5c_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_13_pselect_mask__parameterized0' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_13_pselect_mask__parameterized0' (8#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (8#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (8#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'bd_fc5c_ilmb_cntlr_0' (9#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_5/synth/bd_fc5c_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_iomodule_0_0' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/synth/bd_fc5c_iomodule_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'iomodule' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8502]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_2_pselect_mask' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8147]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_2_pselect_mask' (10#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8147]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6885]
INFO: [Synth 8-638] synthesizing module 'UART_Transmit' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5674]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:690]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E' (11#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:690]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_2_MB_FDRE' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1035]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_2_MB_FDRE' (12#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_2_MB_MUXCY' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:836]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_2_MB_MUXCY' (13#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:836]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_2_MB_XORCY' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:877]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_2_MB_XORCY' (14#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:877]
INFO: [Synth 8-638] synthesizing module 'MB_MUXF5' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1266]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXF5' (15#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1266]
INFO: [Synth 8-638] synthesizing module 'MB_MUXF6' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1308]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXF6' (16#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1308]
INFO: [Synth 8-256] done synthesizing module 'UART_Transmit' (17#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5674]
INFO: [Synth 8-638] synthesizing module 'UART_Receive' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4739]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E__parameterized1' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:690]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E__parameterized1' (17#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:690]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_2_MB_FDSE' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1102]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_2_MB_FDSE' (18#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1102]
INFO: [Synth 8-256] done synthesizing module 'UART_Receive' (19#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4739]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
INFO: [Synth 8-638] synthesizing module 'Divide_part' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1822]
INFO: [Synth 8-256] done synthesizing module 'Divide_part' (20#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1822]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized0' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1822]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized0' (20#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1822]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized1' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1822]
INFO: [Synth 8-638] synthesizing module 'XIL_SRLC16E' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:771]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRLC16E' (21#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:771]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized1' (21#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1822]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (22#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
INFO: [Synth 8-638] synthesizing module 'Uart_Control_Status' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4434]
INFO: [Synth 8-256] done synthesizing module 'Uart_Control_Status' (23#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4434]
INFO: [Synth 8-638] synthesizing module 'FIT_Module__parameterized1' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module__parameterized1' (23#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3888]
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (24#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3888]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (25#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
INFO: [Synth 8-638] synthesizing module 'GPO_Module__parameterized1' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
INFO: [Synth 8-256] done synthesizing module 'GPO_Module__parameterized1' (25#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (26#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
INFO: [Synth 8-638] synthesizing module 'GPI_Module__parameterized1' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
INFO: [Synth 8-256] done synthesizing module 'GPI_Module__parameterized1' (26#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_2_MB_FDR' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:969]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_2_MB_FDR' (27#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:969]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (28#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (29#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6885]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (30#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8502]
INFO: [Synth 8-256] done synthesizing module 'bd_fc5c_iomodule_0_0' (31#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/synth/bd_fc5c_iomodule_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_lmb_bram_I_0' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_6/synth/bd_fc5c_lmb_bram_I_0.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_fc5c_lmb_bram_I_0' (40#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_6/synth/bd_fc5c_lmb_bram_I_0.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_microblaze_I_0' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_0/synth/bd_fc5c_microblaze_I_0.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'bd_fc5c_microblaze_I_0' (88#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_0/synth/bd_fc5c_microblaze_I_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_rst_0_0' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/synth/bd_fc5c_rst_0_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (89#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (90#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (91#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (92#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (93#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (94#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_fc5c_rst_0_0' (95#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/synth/bd_fc5c_rst_0_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'bd_fc5c' (96#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/bd_0/synth/bd_fc5c.v:10]
INFO: [Synth 8-256] done synthesizing module 'microblaze_mcs_0' (97#1) [d:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/ip/microblaze_mcs_0/synth/microblaze_mcs_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 735.918 ; gain = 466.219
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 735.918 ; gain = 466.219
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 921.906 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 921.906 ; gain = 652.207
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 921.906 ; gain = 652.207
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 921.906 ; gain = 652.207
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 921.906 ; gain = 652.207
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:06 . Memory (MB): peak = 921.906 ; gain = 652.207
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:02:16 . Memory (MB): peak = 921.906 ; gain = 652.207
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:17 . Memory (MB): peak = 921.906 ; gain = 652.207
Finished Technology Mapping : Time (s): cpu = 00:02:13 ; elapsed = 00:02:18 . Memory (MB): peak = 921.906 ; gain = 652.207
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 921.906 ; gain = 652.207
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 921.906 ; gain = 652.207
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 921.906 ; gain = 652.207
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 921.906 ; gain = 652.207
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 921.906 ; gain = 652.207
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 921.906 ; gain = 652.207

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    16|
|2     |LUT2     |    62|
|3     |LUT3     |    79|
|4     |LUT4     |   215|
|5     |LUT5     |    86|
|6     |LUT6     |   100|
|7     |LUT6_2   |    81|
|8     |MULT_AND |     2|
|9     |MUXCY_L  |    71|
|10    |MUXF5    |     2|
|11    |MUXF6    |     1|
|12    |MUXF7    |    32|
|13    |RAM32X1D |    64|
|14    |RAMB36E1 |     2|
|15    |SRL16    |     1|
|16    |SRL16E   |    51|
|17    |SRLC16E  |     1|
|18    |XORCY    |    49|
|19    |FD       |    32|
|20    |FDE      |    43|
|21    |FDR      |     9|
|22    |FDRE     |   722|
|23    |FDS      |     5|
|24    |FDSE     |    24|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 921.906 ; gain = 652.207
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 921.906 ; gain = 662.863
