// Seed: 3793764148
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wor id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_5 = 1;
  parameter id_6 = id_5;
  assign id_4 = 1;
endmodule
macromodule module_1 #(
    parameter id_10 = 32'd91
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11
);
  inout wire id_11;
  input wire _id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_11,
      id_9
  );
  input wire id_2;
  output wire id_1;
  wire [id_10 : -1] id_12;
endmodule
