<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: Usbhs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Usbhs Struct Reference<div class="ingroups"><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsam.html">Atmel/Microchip SAM E70, S70, V70 and V71</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContrib.html">Contributed Code</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContribE70.html">SAME70</a> &raquo; <a class="el" href="group__SAME70__USBHS.html">USB High-Speed Interface</a><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsam.html">Atmel/Microchip SAM E70, S70, V70 and V71</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContrib.html">Contributed Code</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContribS70.html">SAMS70</a> &raquo;  &#124; <a class="el" href="group__SAMS70__USBHS.html">USB High-Speed Interface</a><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsam.html">Atmel/Microchip SAM E70, S70, V70 and V71</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContrib.html">Contributed Code</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContribV71.html">SAMV71</a> &raquo;  &#124; <a class="el" href="group__SAMV71__USBHS.html">USB High-Speed Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a66f7db5ff419e8dc19e738ddb1edad43"><td class="memItemLeft" align="right" valign="top"><a id="a66f7db5ff419e8dc19e738ddb1edad43"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a66f7db5ff419e8dc19e738ddb1edad43">USBHS_DEVCTRL</a></td></tr>
<tr class="memdesc:a66f7db5ff419e8dc19e738ddb1edad43"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0000) Device General Control Register <br /></td></tr>
<tr class="separator:a66f7db5ff419e8dc19e738ddb1edad43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2daf34a1200aa8d50da9705563324030"><td class="memItemLeft" align="right" valign="top"><a id="a2daf34a1200aa8d50da9705563324030"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a2daf34a1200aa8d50da9705563324030">USBHS_DEVISR</a></td></tr>
<tr class="memdesc:a2daf34a1200aa8d50da9705563324030"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0004) Device Global Interrupt Status Register <br /></td></tr>
<tr class="separator:a2daf34a1200aa8d50da9705563324030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae85fedce405bedc16a23427a1ee375e"><td class="memItemLeft" align="right" valign="top"><a id="aae85fedce405bedc16a23427a1ee375e"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#aae85fedce405bedc16a23427a1ee375e">USBHS_DEVICR</a></td></tr>
<tr class="memdesc:aae85fedce405bedc16a23427a1ee375e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0008) Device Global Interrupt Clear Register <br /></td></tr>
<tr class="separator:aae85fedce405bedc16a23427a1ee375e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a645e27f23e778bd26cf1282a7009fa00"><td class="memItemLeft" align="right" valign="top"><a id="a645e27f23e778bd26cf1282a7009fa00"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a645e27f23e778bd26cf1282a7009fa00">USBHS_DEVIFR</a></td></tr>
<tr class="memdesc:a645e27f23e778bd26cf1282a7009fa00"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x000C) Device Global Interrupt Set Register <br /></td></tr>
<tr class="separator:a645e27f23e778bd26cf1282a7009fa00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a2a43c4841abc9d3943e177bf019da9"><td class="memItemLeft" align="right" valign="top"><a id="a8a2a43c4841abc9d3943e177bf019da9"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a8a2a43c4841abc9d3943e177bf019da9">USBHS_DEVIMR</a></td></tr>
<tr class="memdesc:a8a2a43c4841abc9d3943e177bf019da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0010) Device Global Interrupt Mask Register <br /></td></tr>
<tr class="separator:a8a2a43c4841abc9d3943e177bf019da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d6774c352a3fbdb47e5ce9ffcbdf04"><td class="memItemLeft" align="right" valign="top"><a id="a16d6774c352a3fbdb47e5ce9ffcbdf04"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a16d6774c352a3fbdb47e5ce9ffcbdf04">USBHS_DEVIDR</a></td></tr>
<tr class="memdesc:a16d6774c352a3fbdb47e5ce9ffcbdf04"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0014) Device Global Interrupt Disable Register <br /></td></tr>
<tr class="separator:a16d6774c352a3fbdb47e5ce9ffcbdf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296df4fd18fd58b2529de5cd58fde1b4"><td class="memItemLeft" align="right" valign="top"><a id="a296df4fd18fd58b2529de5cd58fde1b4"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a296df4fd18fd58b2529de5cd58fde1b4">USBHS_DEVIER</a></td></tr>
<tr class="memdesc:a296df4fd18fd58b2529de5cd58fde1b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0018) Device Global Interrupt Enable Register <br /></td></tr>
<tr class="separator:a296df4fd18fd58b2529de5cd58fde1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b64f65e7831453e1c648c2704e6214a"><td class="memItemLeft" align="right" valign="top"><a id="a3b64f65e7831453e1c648c2704e6214a"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a3b64f65e7831453e1c648c2704e6214a">USBHS_DEVEPT</a></td></tr>
<tr class="memdesc:a3b64f65e7831453e1c648c2704e6214a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x001C) Device Endpoint Register <br /></td></tr>
<tr class="separator:a3b64f65e7831453e1c648c2704e6214a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df7ec1fd84f99453fe549f6b1b9717b"><td class="memItemLeft" align="right" valign="top"><a id="a0df7ec1fd84f99453fe549f6b1b9717b"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a0df7ec1fd84f99453fe549f6b1b9717b">USBHS_DEVFNUM</a></td></tr>
<tr class="memdesc:a0df7ec1fd84f99453fe549f6b1b9717b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0020) Device Frame Number Register <br /></td></tr>
<tr class="separator:a0df7ec1fd84f99453fe549f6b1b9717b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2826a3a1189fa4463606376849de96d"><td class="memItemLeft" align="right" valign="top"><a id="aa2826a3a1189fa4463606376849de96d"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [55]</td></tr>
<tr class="separator:aa2826a3a1189fa4463606376849de96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf0b2333d3d036bf0f236ea168fbb23"><td class="memItemLeft" align="right" valign="top"><a id="a7cf0b2333d3d036bf0f236ea168fbb23"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a7cf0b2333d3d036bf0f236ea168fbb23">USBHS_DEVEPTCFG</a> [10]</td></tr>
<tr class="memdesc:a7cf0b2333d3d036bf0f236ea168fbb23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x100) Device Endpoint Configuration Register (n = 0) <br /></td></tr>
<tr class="separator:a7cf0b2333d3d036bf0f236ea168fbb23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9af5303fb9ef093c45af420c51e122"><td class="memItemLeft" align="right" valign="top"><a id="a7b9af5303fb9ef093c45af420c51e122"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [2]</td></tr>
<tr class="separator:a7b9af5303fb9ef093c45af420c51e122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8682f1658eea35837b89f904ba197df4"><td class="memItemLeft" align="right" valign="top"><a id="a8682f1658eea35837b89f904ba197df4"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a8682f1658eea35837b89f904ba197df4">USBHS_DEVEPTISR</a> [10]</td></tr>
<tr class="memdesc:a8682f1658eea35837b89f904ba197df4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x130) Device Endpoint Status Register (n = 0) <br /></td></tr>
<tr class="separator:a8682f1658eea35837b89f904ba197df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05cd26710ecf0c9454d6f1dffa3660d"><td class="memItemLeft" align="right" valign="top"><a id="ae05cd26710ecf0c9454d6f1dffa3660d"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [2]</td></tr>
<tr class="separator:ae05cd26710ecf0c9454d6f1dffa3660d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad964276ad3efb07d5b0ed3dd8e030b0"><td class="memItemLeft" align="right" valign="top"><a id="aad964276ad3efb07d5b0ed3dd8e030b0"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#aad964276ad3efb07d5b0ed3dd8e030b0">USBHS_DEVEPTICR</a> [10]</td></tr>
<tr class="memdesc:aad964276ad3efb07d5b0ed3dd8e030b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x160) Device Endpoint Clear Register (n = 0) <br /></td></tr>
<tr class="separator:aad964276ad3efb07d5b0ed3dd8e030b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8344207a5fd79208cebe5894bfafb638"><td class="memItemLeft" align="right" valign="top"><a id="a8344207a5fd79208cebe5894bfafb638"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [2]</td></tr>
<tr class="separator:a8344207a5fd79208cebe5894bfafb638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f21ec80c0aa71b423cc14786d480c1"><td class="memItemLeft" align="right" valign="top"><a id="a28f21ec80c0aa71b423cc14786d480c1"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a28f21ec80c0aa71b423cc14786d480c1">USBHS_DEVEPTIFR</a> [10]</td></tr>
<tr class="memdesc:a28f21ec80c0aa71b423cc14786d480c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x190) Device Endpoint Set Register (n = 0) <br /></td></tr>
<tr class="separator:a28f21ec80c0aa71b423cc14786d480c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2abc23817560e683c607137a6e65a9"><td class="memItemLeft" align="right" valign="top"><a id="a6c2abc23817560e683c607137a6e65a9"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [2]</td></tr>
<tr class="separator:a6c2abc23817560e683c607137a6e65a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad006a49c411c9f96f707cd64d75df7f1"><td class="memItemLeft" align="right" valign="top"><a id="ad006a49c411c9f96f707cd64d75df7f1"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#ad006a49c411c9f96f707cd64d75df7f1">USBHS_DEVEPTIMR</a> [10]</td></tr>
<tr class="memdesc:ad006a49c411c9f96f707cd64d75df7f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x1C0) Device Endpoint Mask Register (n = 0) <br /></td></tr>
<tr class="separator:ad006a49c411c9f96f707cd64d75df7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a46d1c40674d8160aad384e7ca3208c"><td class="memItemLeft" align="right" valign="top"><a id="a4a46d1c40674d8160aad384e7ca3208c"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [2]</td></tr>
<tr class="separator:a4a46d1c40674d8160aad384e7ca3208c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d33f6f512bdabeb3a6e82d3b6dbec57"><td class="memItemLeft" align="right" valign="top"><a id="a3d33f6f512bdabeb3a6e82d3b6dbec57"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a3d33f6f512bdabeb3a6e82d3b6dbec57">USBHS_DEVEPTIER</a> [10]</td></tr>
<tr class="memdesc:a3d33f6f512bdabeb3a6e82d3b6dbec57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x1F0) Device Endpoint Enable Register (n = 0) <br /></td></tr>
<tr class="separator:a3d33f6f512bdabeb3a6e82d3b6dbec57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb62805e9598b1bed9ad59b4f4b803a"><td class="memItemLeft" align="right" valign="top"><a id="a0cb62805e9598b1bed9ad59b4f4b803a"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [2]</td></tr>
<tr class="separator:a0cb62805e9598b1bed9ad59b4f4b803a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104e7185000e3cb9df6b9fe0ddaca88a"><td class="memItemLeft" align="right" valign="top"><a id="a104e7185000e3cb9df6b9fe0ddaca88a"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a104e7185000e3cb9df6b9fe0ddaca88a">USBHS_DEVEPTIDR</a> [10]</td></tr>
<tr class="memdesc:a104e7185000e3cb9df6b9fe0ddaca88a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x220) Device Endpoint Disable Register (n = 0) <br /></td></tr>
<tr class="separator:a104e7185000e3cb9df6b9fe0ddaca88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d63e161ca1decece64f3a228d0e6a1d"><td class="memItemLeft" align="right" valign="top"><a id="a5d63e161ca1decece64f3a228d0e6a1d"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved8</b> [50]</td></tr>
<tr class="separator:a5d63e161ca1decece64f3a228d0e6a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca2645e6b7598f5a9ad2ab8588d330e"><td class="memItemLeft" align="right" valign="top"><a id="a8ca2645e6b7598f5a9ad2ab8588d330e"></a>
<a class="el" href="structUsbhsDevdma.html">UsbhsDevdma</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a8ca2645e6b7598f5a9ad2ab8588d330e">USBHS_DEVDMA</a> [<a class="el" href="group__SAMV71__USBHS.html#gaa1eaa94d02aee9562190980394b21191">USBHSDEVDMA_NUMBER</a>]</td></tr>
<tr class="memdesc:a8ca2645e6b7598f5a9ad2ab8588d330e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x310) n = 1 .. 7 <br /></td></tr>
<tr class="separator:a8ca2645e6b7598f5a9ad2ab8588d330e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a480c9145ea7c4a456534a91702a90a27"><td class="memItemLeft" align="right" valign="top"><a id="a480c9145ea7c4a456534a91702a90a27"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved9</b> [32]</td></tr>
<tr class="separator:a480c9145ea7c4a456534a91702a90a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e42d95971da08f5fb0f3bdad56f9ee"><td class="memItemLeft" align="right" valign="top"><a id="a22e42d95971da08f5fb0f3bdad56f9ee"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a22e42d95971da08f5fb0f3bdad56f9ee">USBHS_HSTCTRL</a></td></tr>
<tr class="memdesc:a22e42d95971da08f5fb0f3bdad56f9ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0400) Host General Control Register <br /></td></tr>
<tr class="separator:a22e42d95971da08f5fb0f3bdad56f9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbc4ab3312b07a4b7bce1d7d06942b28"><td class="memItemLeft" align="right" valign="top"><a id="abbc4ab3312b07a4b7bce1d7d06942b28"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#abbc4ab3312b07a4b7bce1d7d06942b28">USBHS_HSTISR</a></td></tr>
<tr class="memdesc:abbc4ab3312b07a4b7bce1d7d06942b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0404) Host Global Interrupt Status Register <br /></td></tr>
<tr class="separator:abbc4ab3312b07a4b7bce1d7d06942b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72a0aad6faff97ed88f5c919e586d70"><td class="memItemLeft" align="right" valign="top"><a id="ad72a0aad6faff97ed88f5c919e586d70"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#ad72a0aad6faff97ed88f5c919e586d70">USBHS_HSTICR</a></td></tr>
<tr class="memdesc:ad72a0aad6faff97ed88f5c919e586d70"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0408) Host Global Interrupt Clear Register <br /></td></tr>
<tr class="separator:ad72a0aad6faff97ed88f5c919e586d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a9b6a0c97b661c9d64a26801175161"><td class="memItemLeft" align="right" valign="top"><a id="a60a9b6a0c97b661c9d64a26801175161"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a60a9b6a0c97b661c9d64a26801175161">USBHS_HSTIFR</a></td></tr>
<tr class="memdesc:a60a9b6a0c97b661c9d64a26801175161"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x040C) Host Global Interrupt Set Register <br /></td></tr>
<tr class="separator:a60a9b6a0c97b661c9d64a26801175161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4013d161639e5f517a283e3aae4ddcf1"><td class="memItemLeft" align="right" valign="top"><a id="a4013d161639e5f517a283e3aae4ddcf1"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a4013d161639e5f517a283e3aae4ddcf1">USBHS_HSTIMR</a></td></tr>
<tr class="memdesc:a4013d161639e5f517a283e3aae4ddcf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0410) Host Global Interrupt Mask Register <br /></td></tr>
<tr class="separator:a4013d161639e5f517a283e3aae4ddcf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25515f3d57a591c22130c481c16276ae"><td class="memItemLeft" align="right" valign="top"><a id="a25515f3d57a591c22130c481c16276ae"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a25515f3d57a591c22130c481c16276ae">USBHS_HSTIDR</a></td></tr>
<tr class="memdesc:a25515f3d57a591c22130c481c16276ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0414) Host Global Interrupt Disable Register <br /></td></tr>
<tr class="separator:a25515f3d57a591c22130c481c16276ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a393c0f2f1974d8e32eab7255f3b11b37"><td class="memItemLeft" align="right" valign="top"><a id="a393c0f2f1974d8e32eab7255f3b11b37"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a393c0f2f1974d8e32eab7255f3b11b37">USBHS_HSTIER</a></td></tr>
<tr class="memdesc:a393c0f2f1974d8e32eab7255f3b11b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0418) Host Global Interrupt Enable Register <br /></td></tr>
<tr class="separator:a393c0f2f1974d8e32eab7255f3b11b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982ef246e15c97b313236be297d6f87c"><td class="memItemLeft" align="right" valign="top"><a id="a982ef246e15c97b313236be297d6f87c"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a982ef246e15c97b313236be297d6f87c">USBHS_HSTPIP</a></td></tr>
<tr class="memdesc:a982ef246e15c97b313236be297d6f87c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0041C) Host Pipe Register <br /></td></tr>
<tr class="separator:a982ef246e15c97b313236be297d6f87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacdac73a732627329540de0fa9df3e66"><td class="memItemLeft" align="right" valign="top"><a id="aacdac73a732627329540de0fa9df3e66"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#aacdac73a732627329540de0fa9df3e66">USBHS_HSTFNUM</a></td></tr>
<tr class="memdesc:aacdac73a732627329540de0fa9df3e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0420) Host Frame Number Register <br /></td></tr>
<tr class="separator:aacdac73a732627329540de0fa9df3e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ff7a729c552fb5dc207344df62c13d"><td class="memItemLeft" align="right" valign="top"><a id="a37ff7a729c552fb5dc207344df62c13d"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a37ff7a729c552fb5dc207344df62c13d">USBHS_HSTADDR1</a></td></tr>
<tr class="memdesc:a37ff7a729c552fb5dc207344df62c13d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0424) Host Address 1 Register <br /></td></tr>
<tr class="separator:a37ff7a729c552fb5dc207344df62c13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0eb265e925b828676b11bee09044745"><td class="memItemLeft" align="right" valign="top"><a id="ae0eb265e925b828676b11bee09044745"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#ae0eb265e925b828676b11bee09044745">USBHS_HSTADDR2</a></td></tr>
<tr class="memdesc:ae0eb265e925b828676b11bee09044745"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0428) Host Address 2 Register <br /></td></tr>
<tr class="separator:ae0eb265e925b828676b11bee09044745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba408ebe7233452cd800d0f43f783ba1"><td class="memItemLeft" align="right" valign="top"><a id="aba408ebe7233452cd800d0f43f783ba1"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#aba408ebe7233452cd800d0f43f783ba1">USBHS_HSTADDR3</a></td></tr>
<tr class="memdesc:aba408ebe7233452cd800d0f43f783ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x042C) Host Address 3 Register <br /></td></tr>
<tr class="separator:aba408ebe7233452cd800d0f43f783ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74c71ab1f34fc9284869a44428385f4"><td class="memItemLeft" align="right" valign="top"><a id="af74c71ab1f34fc9284869a44428385f4"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved10</b> [52]</td></tr>
<tr class="separator:af74c71ab1f34fc9284869a44428385f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a879e93de0b90ccb66ab7b67da49e4476"><td class="memItemLeft" align="right" valign="top"><a id="a879e93de0b90ccb66ab7b67da49e4476"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a879e93de0b90ccb66ab7b67da49e4476">USBHS_HSTPIPCFG</a> [10]</td></tr>
<tr class="memdesc:a879e93de0b90ccb66ab7b67da49e4476"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x500) Host Pipe Configuration Register (n = 0) <br /></td></tr>
<tr class="separator:a879e93de0b90ccb66ab7b67da49e4476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ae14e61d9404ed2ac957f4eae1e3c9"><td class="memItemLeft" align="right" valign="top"><a id="a94ae14e61d9404ed2ac957f4eae1e3c9"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved11</b> [2]</td></tr>
<tr class="separator:a94ae14e61d9404ed2ac957f4eae1e3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab1d42aa906a50294210beaab96ac0a6"><td class="memItemLeft" align="right" valign="top"><a id="aab1d42aa906a50294210beaab96ac0a6"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#aab1d42aa906a50294210beaab96ac0a6">USBHS_HSTPIPISR</a> [10]</td></tr>
<tr class="memdesc:aab1d42aa906a50294210beaab96ac0a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x530) Host Pipe Status Register (n = 0) <br /></td></tr>
<tr class="separator:aab1d42aa906a50294210beaab96ac0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a0da977dbdbdb01cd7b1b9335f422e6"><td class="memItemLeft" align="right" valign="top"><a id="a8a0da977dbdbdb01cd7b1b9335f422e6"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved12</b> [2]</td></tr>
<tr class="separator:a8a0da977dbdbdb01cd7b1b9335f422e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd2a2ee814129546440e1b249d921eb"><td class="memItemLeft" align="right" valign="top"><a id="aefd2a2ee814129546440e1b249d921eb"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#aefd2a2ee814129546440e1b249d921eb">USBHS_HSTPIPICR</a> [10]</td></tr>
<tr class="memdesc:aefd2a2ee814129546440e1b249d921eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x560) Host Pipe Clear Register (n = 0) <br /></td></tr>
<tr class="separator:aefd2a2ee814129546440e1b249d921eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627eb49c7faf50c75e49c22e17aa32ae"><td class="memItemLeft" align="right" valign="top"><a id="a627eb49c7faf50c75e49c22e17aa32ae"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved13</b> [2]</td></tr>
<tr class="separator:a627eb49c7faf50c75e49c22e17aa32ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7fb2e6238130257cba6bbb500dafc77"><td class="memItemLeft" align="right" valign="top"><a id="aa7fb2e6238130257cba6bbb500dafc77"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#aa7fb2e6238130257cba6bbb500dafc77">USBHS_HSTPIPIFR</a> [10]</td></tr>
<tr class="memdesc:aa7fb2e6238130257cba6bbb500dafc77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x590) Host Pipe Set Register (n = 0) <br /></td></tr>
<tr class="separator:aa7fb2e6238130257cba6bbb500dafc77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f5fb7068697c72706c187e2d5af871"><td class="memItemLeft" align="right" valign="top"><a id="a93f5fb7068697c72706c187e2d5af871"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved14</b> [2]</td></tr>
<tr class="separator:a93f5fb7068697c72706c187e2d5af871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710b26994ced1aecf8fd6ed7d5b64841"><td class="memItemLeft" align="right" valign="top"><a id="a710b26994ced1aecf8fd6ed7d5b64841"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a710b26994ced1aecf8fd6ed7d5b64841">USBHS_HSTPIPIMR</a> [10]</td></tr>
<tr class="memdesc:a710b26994ced1aecf8fd6ed7d5b64841"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x5C0) Host Pipe Mask Register (n = 0) <br /></td></tr>
<tr class="separator:a710b26994ced1aecf8fd6ed7d5b64841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a132967667ef2223e0993da94cedffb45"><td class="memItemLeft" align="right" valign="top"><a id="a132967667ef2223e0993da94cedffb45"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved15</b> [2]</td></tr>
<tr class="separator:a132967667ef2223e0993da94cedffb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904de96b699f8cf3b044dcd07bb15efc"><td class="memItemLeft" align="right" valign="top"><a id="a904de96b699f8cf3b044dcd07bb15efc"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a904de96b699f8cf3b044dcd07bb15efc">USBHS_HSTPIPIER</a> [10]</td></tr>
<tr class="memdesc:a904de96b699f8cf3b044dcd07bb15efc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x5F0) Host Pipe Enable Register (n = 0) <br /></td></tr>
<tr class="separator:a904de96b699f8cf3b044dcd07bb15efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0654a542ce6917e191404e585b80bbac"><td class="memItemLeft" align="right" valign="top"><a id="a0654a542ce6917e191404e585b80bbac"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved16</b> [2]</td></tr>
<tr class="separator:a0654a542ce6917e191404e585b80bbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bcd3f674d42836da6e192130d1e83e5"><td class="memItemLeft" align="right" valign="top"><a id="a1bcd3f674d42836da6e192130d1e83e5"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a1bcd3f674d42836da6e192130d1e83e5">USBHS_HSTPIPIDR</a> [10]</td></tr>
<tr class="memdesc:a1bcd3f674d42836da6e192130d1e83e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x620) Host Pipe Disable Register (n = 0) <br /></td></tr>
<tr class="separator:a1bcd3f674d42836da6e192130d1e83e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbdea0dfbadc8577035d942f6240b702"><td class="memItemLeft" align="right" valign="top"><a id="acbdea0dfbadc8577035d942f6240b702"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved17</b> [2]</td></tr>
<tr class="separator:acbdea0dfbadc8577035d942f6240b702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53166973d074ba5109b3f28653fd7bcb"><td class="memItemLeft" align="right" valign="top"><a id="a53166973d074ba5109b3f28653fd7bcb"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a53166973d074ba5109b3f28653fd7bcb">USBHS_HSTPIPINRQ</a> [10]</td></tr>
<tr class="memdesc:a53166973d074ba5109b3f28653fd7bcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x650) Host Pipe IN Request Register (n = 0) <br /></td></tr>
<tr class="separator:a53166973d074ba5109b3f28653fd7bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19298b4369c14940fe83bf3b88084b6f"><td class="memItemLeft" align="right" valign="top"><a id="a19298b4369c14940fe83bf3b88084b6f"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved18</b> [2]</td></tr>
<tr class="separator:a19298b4369c14940fe83bf3b88084b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc9951fb9706cd251888be280db015e"><td class="memItemLeft" align="right" valign="top"><a id="aafc9951fb9706cd251888be280db015e"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#aafc9951fb9706cd251888be280db015e">USBHS_HSTPIPERR</a> [10]</td></tr>
<tr class="memdesc:aafc9951fb9706cd251888be280db015e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x680) Host Pipe Error Register (n = 0) <br /></td></tr>
<tr class="separator:aafc9951fb9706cd251888be280db015e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ab818f33ca6d3f98d037a0a9d8433a"><td class="memItemLeft" align="right" valign="top"><a id="a76ab818f33ca6d3f98d037a0a9d8433a"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved19</b> [26]</td></tr>
<tr class="separator:a76ab818f33ca6d3f98d037a0a9d8433a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba55b3391b0d7dd6dde5b8532dfab1ca"><td class="memItemLeft" align="right" valign="top"><a id="aba55b3391b0d7dd6dde5b8532dfab1ca"></a>
<a class="el" href="structUsbhsHstdma.html">UsbhsHstdma</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#aba55b3391b0d7dd6dde5b8532dfab1ca">USBHS_HSTDMA</a> [USBHSHSTDMA_NUMBER]</td></tr>
<tr class="memdesc:aba55b3391b0d7dd6dde5b8532dfab1ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x710) n = 1 .. 7 <br /></td></tr>
<tr class="separator:aba55b3391b0d7dd6dde5b8532dfab1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74da5fe869ccb364c60e1aa4e4b7f0da"><td class="memItemLeft" align="right" valign="top"><a id="a74da5fe869ccb364c60e1aa4e4b7f0da"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved20</b> [32]</td></tr>
<tr class="separator:a74da5fe869ccb364c60e1aa4e4b7f0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4bbd1ab838748bc3ba6a1dd2dfce39f"><td class="memItemLeft" align="right" valign="top"><a id="aa4bbd1ab838748bc3ba6a1dd2dfce39f"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#aa4bbd1ab838748bc3ba6a1dd2dfce39f">USBHS_CTRL</a></td></tr>
<tr class="memdesc:aa4bbd1ab838748bc3ba6a1dd2dfce39f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0800) General Control Register <br /></td></tr>
<tr class="separator:aa4bbd1ab838748bc3ba6a1dd2dfce39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b314db9bb585106401fec9b36cb4723"><td class="memItemLeft" align="right" valign="top"><a id="a5b314db9bb585106401fec9b36cb4723"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a5b314db9bb585106401fec9b36cb4723">USBHS_SR</a></td></tr>
<tr class="memdesc:a5b314db9bb585106401fec9b36cb4723"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0804) General Status Register <br /></td></tr>
<tr class="separator:a5b314db9bb585106401fec9b36cb4723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e14557f921b5fb2c6a27e7aba536065"><td class="memItemLeft" align="right" valign="top"><a id="a6e14557f921b5fb2c6a27e7aba536065"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a6e14557f921b5fb2c6a27e7aba536065">USBHS_SCR</a></td></tr>
<tr class="memdesc:a6e14557f921b5fb2c6a27e7aba536065"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0808) General Status Clear Register <br /></td></tr>
<tr class="separator:a6e14557f921b5fb2c6a27e7aba536065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6bec460dac1aa8252e89b597938405b"><td class="memItemLeft" align="right" valign="top"><a id="aa6bec460dac1aa8252e89b597938405b"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#aa6bec460dac1aa8252e89b597938405b">USBHS_SFR</a></td></tr>
<tr class="memdesc:aa6bec460dac1aa8252e89b597938405b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x080C) General Status Set Register <br /></td></tr>
<tr class="separator:aa6bec460dac1aa8252e89b597938405b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9375a871daba27d67442b7c3fa461f"><td class="memItemLeft" align="right" valign="top"><a id="a9a9375a871daba27d67442b7c3fa461f"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a9a9375a871daba27d67442b7c3fa461f">USBHS_TSTA1</a></td></tr>
<tr class="memdesc:a9a9375a871daba27d67442b7c3fa461f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0810) General Test A1 Register <br /></td></tr>
<tr class="separator:a9a9375a871daba27d67442b7c3fa461f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d78f0378398dc8acf7084429a1af68"><td class="memItemLeft" align="right" valign="top"><a id="a78d78f0378398dc8acf7084429a1af68"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a78d78f0378398dc8acf7084429a1af68">USBHS_TSTA2</a></td></tr>
<tr class="memdesc:a78d78f0378398dc8acf7084429a1af68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0814) General Test A2 Register <br /></td></tr>
<tr class="separator:a78d78f0378398dc8acf7084429a1af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd348be807d359091200e7bd52f22aaa"><td class="memItemLeft" align="right" valign="top"><a id="afd348be807d359091200e7bd52f22aaa"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#afd348be807d359091200e7bd52f22aaa">USBHS_VERSION</a></td></tr>
<tr class="memdesc:afd348be807d359091200e7bd52f22aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x0818) General Version Register <br /></td></tr>
<tr class="separator:afd348be807d359091200e7bd52f22aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366566a1739ed109998ead474a7e869d"><td class="memItemLeft" align="right" valign="top"><a id="a366566a1739ed109998ead474a7e869d"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved21</b> [4]</td></tr>
<tr class="separator:a366566a1739ed109998ead474a7e869d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adf0cb73a2ec79bda32804e395d72da"><td class="memItemLeft" align="right" valign="top"><a id="a9adf0cb73a2ec79bda32804e395d72da"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsbhs.html#a9adf0cb73a2ec79bda32804e395d72da">USBHS_FSM</a></td></tr>
<tr class="memdesc:a9adf0cb73a2ec79bda32804e395d72da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsbhs.html">Usbhs</a> Offset: 0x082C) General Finite State Machine Register <br /></td></tr>
<tr class="separator:a9adf0cb73a2ec79bda32804e395d72da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>bsps/arm/atsam/include/libchip/include/same70/component/<a class="el" href="same70_2component_2component__usbhs_8h_source.html">component_usbhs.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
