;redcode
;assert 1
	SPL 0, <-702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB #600, -79
	MOV #12, @200
	SPL 0, <-702
	SUB 12, @10
	JMP @72, #200
	JMP @72, #200
	SLT #230, 1
	SUB 0, 0
	JMP 12, <10
	JMP @12, #200
	SUB @123, 102
	JMP <-42, #200
	SUB -207, <-120
	SUB #72, @200
	DJN 1, #-1
	DJN 1, #-1
	ADD @121, 106
	SUB @123, 102
	ADD 12, @10
	SUB -207, <-120
	JMN -3, #-92
	JMN 0, <-702
	SUB @-127, 100
	SUB 0, 0
	JMN -3, #-92
	ADD -7, <-120
	SPL 0, <-702
	SLT 311, 293
	MOV -1, <-20
	ADD @121, 106
	ADD @121, 106
	SUB @127, 106
	CMP -207, <-120
	CMP @-127, 100
	CMP @-127, 100
	CMP @-127, 100
	JMP -7, @-20
	SUB @121, 106
	CMP -207, <-120
	CMP -207, <-120
	SUB @127, 106
	SLT 311, 293
	SUB @-127, 100
	SPL 0, <-702
	CMP -207, <-120
	MOV -7, <-20
