
---------- Begin Simulation Statistics ----------
final_tick                                 7990881000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 114285                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706980                       # Number of bytes of host memory used
host_op_rate                                   202422                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   262.50                       # Real time elapsed on the host
host_tick_rate                               30441346                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      53136004                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007991                       # Number of seconds simulated
sim_ticks                                  7990881000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12659019                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12026982                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      53136004                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.532725                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.532725                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  38278386                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 21559718                       # number of floating regfile writes
system.cpu.idleCycles                          140854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                18827                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3208656                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.353107                       # Inst execution rate
system.cpu.iew.exec_refs                      8170555                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1383100                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  196978                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               6805006                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 25                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1615                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1395136                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            54033934                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6787455                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24022                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              53588563                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1383                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 43641                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  17149                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 45631                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            172                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11287                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7540                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  72247981                       # num instructions consuming a value
system.cpu.iew.wb_count                      53572505                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.580510                       # average fanout of values written-back
system.cpu.iew.wb_producers                  41940701                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.352102                       # insts written-back per cycle
system.cpu.iew.wb_sent                       53578911                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 52241560                       # number of integer regfile reads
system.cpu.int_regfile_writes                26746027                       # number of integer regfile writes
system.cpu.ipc                               1.877140                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.877140                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            915936      1.71%      1.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              28129092     52.47%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2142      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                106076      0.20%     54.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1321312      2.46%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2988      0.01%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2644675      4.93%     61.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     61.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 6993      0.01%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2640861      4.93%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 208      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2433      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4390915      8.19%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2196038      4.10%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3074685      5.74%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1949814      3.64%     88.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1376248      2.57%     90.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4844040      9.04%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8084      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               53612586                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                22892177                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            45784145                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     22887994                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           22967453                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      456052                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008506                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  453407     99.42%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     79      0.02%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     15      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    12      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   47      0.01%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1414      0.31%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   854      0.19%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                72      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              152      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30260525                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           77740520                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     30684511                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          31964440                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   54033901                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  53612586                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  33                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          897802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2533                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1869498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15840909                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.384439                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.032224                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              899530      5.68%      5.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2108088     13.31%     18.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3176921     20.06%     39.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2639631     16.66%     55.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2588160     16.34%     72.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1386898      8.76%     80.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1689807     10.67%     91.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1009201      6.37%     97.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              342673      2.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15840909                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.354610                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3762                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1145                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              6805006                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1395136                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18089669                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         15981763                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    63                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        25211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         59130                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35608                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          524                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        72239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            524                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3320386                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1970449                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17463                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1004374                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  993813                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.948499                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  444384                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          448431                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             440958                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7473                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1201                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          874699                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             16351                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     15719669                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.380224                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.879373                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1660944     10.57%     10.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4615073     29.36%     39.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2244682     14.28%     54.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1363558      8.67%     62.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          455684      2.90%     65.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          894121      5.69%     71.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          455485      2.90%     74.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1326334      8.44%     82.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2703788     17.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     15719669                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               53136004                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     8087073                       # Number of memory references committed
system.cpu.commit.loads                       6720045                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3180141                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   22852935                       # Number of committed floating point instructions.
system.cpu.commit.integer                    36857888                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                441376                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       901824      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     27791777     52.30%     54.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1415      0.00%     54.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.18%     54.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1317565      2.48%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2262      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2637146      4.96%     61.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     61.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4818      0.01%     61.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2637464      4.96%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          208      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          884      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4389100      8.26%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2194610      4.13%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3072327      5.78%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1886821      3.55%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1360171      2.56%     90.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      4833224      9.10%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6857      0.01%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     53136004                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2703788                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      7659467                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7659467                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7659467                       # number of overall hits
system.cpu.dcache.overall_hits::total         7659467                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        46110                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          46110                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        46110                       # number of overall misses
system.cpu.dcache.overall_misses::total         46110                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2968207992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2968207992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2968207992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2968207992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7705577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7705577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7705577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7705577                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005984                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005984                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005984                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005984                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64372.326871                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64372.326871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64372.326871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64372.326871                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        21227                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               695                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.542446                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30202                       # number of writebacks
system.cpu.dcache.writebacks::total             30202                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12102                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34008                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2332778492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2332778492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2332778492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2332778492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004413                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004413                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004413                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004413                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68594.992120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68594.992120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68594.992120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68594.992120                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33496                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6321917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6321917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    817619500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    817619500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6338488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6338488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49340.383803                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49340.383803                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12097                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12097                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    211978000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    211978000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000706                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000706                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47379.973178                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47379.973178                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1337550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29539                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29539                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2150588492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2150588492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1367089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1367089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021607                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021607                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72805.054064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72805.054064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29534                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29534                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2120800492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2120800492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71808.779441                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71808.779441                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.994265                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7693475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34008                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            226.225447                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.994265                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996083                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996083                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15445162                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15445162                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1845336                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               7151413                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2939219                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3887792                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  17149                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               976205                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1586                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               54233755                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7597                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     6786316                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1383166                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           616                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1354                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3723416                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       30556118                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3320386                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1879155                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      12094674                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   37404                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  505                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3515                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3649953                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  4639                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           15840909                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.444065                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.555251                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  6658631     42.03%     42.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   785195      4.96%     46.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1121750      7.08%     54.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   336777      2.13%     56.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   670934      4.24%     60.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   344707      2.18%     62.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   244753      1.55%     64.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   782998      4.94%     69.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  4895164     30.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             15840909                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.207761                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.911937                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3646614                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3646614                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3646614                       # number of overall hits
system.cpu.icache.overall_hits::total         3646614                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3339                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3339                       # number of overall misses
system.cpu.icache.overall_misses::total          3339                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    197838998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    197838998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    197838998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    197838998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3649953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3649953                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3649953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3649953                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000915                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000915                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000915                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000915                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59250.972746                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59250.972746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59250.972746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59250.972746                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          773                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.944444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2112                       # number of writebacks
system.cpu.icache.writebacks::total              2112                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          716                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          716                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          716                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          716                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2623                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2623                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2623                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2623                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156840999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156840999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156840999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156840999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000719                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000719                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000719                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000719                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59794.509722                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59794.509722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59794.509722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59794.509722                       # average overall mshr miss latency
system.cpu.icache.replacements                   2112                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3646614                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3646614                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3339                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3339                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    197838998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    197838998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3649953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3649953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59250.972746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59250.972746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          716                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          716                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2623                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2623                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156840999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156840999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000719                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000719                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59794.509722                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59794.509722                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.843126                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3649237                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2623                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1391.245520                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.843126                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993834                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993834                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7302529                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7302529                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3650502                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           769                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      447233                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   84945                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   80                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 172                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  28105                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   93                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    529                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7990881000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  17149                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2975570                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  323937                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3005                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   5688582                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               6832666                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               54149496                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3361                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5563718                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1480                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 373157                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              27                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            61297520                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   123467664                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 53676529                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  38330987                       # Number of floating rename lookups
system.cpu.rename.committedMaps              59790726                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1506650                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      40                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15749025                       # count of insts added to the skid buffer
system.cpu.rob.reads                         67017978                       # The number of ROB reads
system.cpu.rob.writes                       108143153                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   53136004                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  484                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2226                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2710                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 484                       # number of overall hits
system.l2.overall_hits::.cpu.data                2226                       # number of overall hits
system.l2.overall_hits::total                    2710                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2137                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              31782                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33919                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2137                       # number of overall misses
system.l2.overall_misses::.cpu.data             31782                       # number of overall misses
system.l2.overall_misses::total                 33919                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    147715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2257850000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2405565000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    147715000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2257850000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2405565000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2621                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34008                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36629                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2621                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34008                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36629                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.815338                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.934545                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.926015                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.815338                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.934545                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.926015                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69122.601778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71041.784658                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70920.870309                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69122.601778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71041.784658                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70920.870309                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21102                       # number of writebacks
system.l2.writebacks::total                     21102                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         31782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33919                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        31782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33919                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    125879000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1932798500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2058677500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    125879000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1932798500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2058677500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.815338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.934545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.926015                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.815338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.934545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.926015                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 58904.539073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60814.250205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60693.932604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 58904.539073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60814.250205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60693.932604                       # average overall mshr miss latency
system.l2.replacements                          25734                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30202                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30202                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2108                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2108                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2108                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2108                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   351                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           29184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29184                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2072757500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2072757500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         29535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.988116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71023.763021                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71023.763021                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        29184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1774236500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1774236500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.988116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60794.836212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60794.836212                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    147715000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    147715000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.815338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.815338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69122.601778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69122.601778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    125879000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    125879000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.815338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.815338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 58904.539073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 58904.539073                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1875                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1875                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    185092500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    185092500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.580818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.580818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71244.226328                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71244.226328                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2598                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2598                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    158562000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    158562000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.580818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.580818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61032.332564                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 61032.332564                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7774.435602                       # Cycle average of tags in use
system.l2.tags.total_refs                       72226                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33926                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.128928                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.551953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       458.354304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7314.529345                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.055951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.892887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.949028                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4468                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    611742                       # Number of tag accesses
system.l2.tags.data_accesses                   611742                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     21102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     31776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001031835500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1205                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1205                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               90572                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19903                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21102                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33919                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21102                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.61                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 33919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21102                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   32182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.132780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.204110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    182.416464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1198     99.42%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            5      0.41%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1205                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.488797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.466131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              308     25.56%     25.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.08%     25.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              895     74.27%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1205                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2170816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1350528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    271.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7990776500                       # Total gap between requests
system.mem_ctrls.avgGap                     145231.39                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       136768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2033664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1348736                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 17115509.541438546032                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 254498096.017197608948                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 168784393.110096365213                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2137                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        31782                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        21102                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     55358000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    884052500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 181921141000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25904.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27816.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8621037.86                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       136768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2034048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2170816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       136768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       136768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1350528                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1350528                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2137                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        31782                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          33919                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        21102                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         21102                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     17115510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    254546151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        271661660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     17115510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     17115510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    169008649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       169008649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    169008649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     17115510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    254546151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       440670309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                33913                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               21074                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2103                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1243                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               303541750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             169565000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          939410500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8950.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27700.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29262                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              18460                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.29                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.60                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7264                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   484.396476                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   329.022905                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   358.261535                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1055     14.52%     14.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1543     21.24%     35.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          803     11.05%     46.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          578      7.96%     54.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          759     10.45%     65.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          335      4.61%     69.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          302      4.16%     74.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          672      9.25%     83.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1217     16.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7264                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2170432                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1348736                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              271.613606                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              168.784393                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        26239500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        13942830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      122365320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      55358100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 630620640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2506528260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    957737760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4312792410                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.714258                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2459517500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    266760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5264603500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        25632600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        13624050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      119773500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      54648180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 630620640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2517541800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    948463200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4310303970                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.402848                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2435675500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    266760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5288445500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21102                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4109                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29184                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4735                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        93049                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        93049                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  93049                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3521344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3521344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3521344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             33919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   33919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               33919                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            35884500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42398750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              7096                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51304                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2112                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7926                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29535                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29535                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2623                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4473                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7356                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       101512                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                108868                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       302912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4109440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4412352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           25736                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1350656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            62365                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008595                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.092308                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61829     99.14%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    536      0.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62365                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7990881000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           68433500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3936496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          51012000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
