
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    402-36
Date:        Fri Nov 22 11:55:50 2024
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro lzy_BasGate_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



Implementation not found: synthesis
TCL script complete: "lzy_BasGate_syn.tcl"
New HDL Analyst: enabled
log file: "C:\New Folder2\J312300948_Gate\synthesis\lzy_BasGate.srr"
Running: synthesis in foreground

Running lzy_BasGate_syn|synthesis

Running: compile (Compile) on lzy_BasGate_syn|synthesis
# Fri Nov 22 11:55:54 2024

Running: compile_flow (Compile Process) on lzy_BasGate_syn|synthesis
# Fri Nov 22 11:55:54 2024

Running: compiler (Compile Input) on lzy_BasGate_syn|synthesis
# Fri Nov 22 11:55:54 2024
Copied C:\New Folder2\J312300948_Gate\synthesis\synwork\lzy_BasGate_comp.srs to C:\New Folder2\J312300948_Gate\synthesis\lzy_BasGate.srs

compiler completed
# Fri Nov 22 11:55:55 2024

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on lzy_BasGate_syn|synthesis
# Fri Nov 22 11:55:55 2024

multi_srs_gen completed
# Fri Nov 22 11:55:55 2024

Return Code: 0
Run Time:00h:00m:00s
Copied C:\New Folder2\J312300948_Gate\synthesis\synwork\lzy_BasGate_mult.srs to C:\New Folder2\J312300948_Gate\synthesis\lzy_BasGate.srs
Complete: Compile Process on lzy_BasGate_syn|synthesis

Running: premap (Pre-mapping) on lzy_BasGate_syn|synthesis
# Fri Nov 22 11:55:55 2024

premap completed
# Fri Nov 22 11:55:56 2024

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on lzy_BasGate_syn|synthesis

Running: map (Map) on lzy_BasGate_syn|synthesis
# Fri Nov 22 11:55:56 2024

Running: fpga_mapper (Map & Optimize) on lzy_BasGate_syn|synthesis
# Fri Nov 22 11:55:56 2024
Copied C:\New Folder2\J312300948_Gate\synthesis\synwork\lzy_BasGate_m.srm to C:\New Folder2\J312300948_Gate\synthesis\lzy_BasGate.srm

fpga_mapper completed
# Fri Nov 22 11:55:56 2024

Return Code: 0
Run Time:00h:00m:00s
Complete: Map on lzy_BasGate_syn|synthesis
Complete: Logic Synthesis on lzy_BasGate_syn|synthesis
Note: Opening local project RTL file 'C:\New Folder2\J312300948_Gate\synthesis\lzy_BasGate.srs'
exit status=0
License checkin: synplifypro_actel
