@cmd_header synth_easic@
<h1>synth_easic - synthesis for eASIC platform</h1>
<pre>
    synth_easic [options]

This command runs synthesis for eASIC platform.

    -top &lt;module&gt;
        use the specified module as top module

    -vlog &lt;file&gt;
        write the design to the specified structural Verilog file. writing of
        an output file is omitted if this parameter is not specified.

    -etools &lt;path&gt;
        set path to the eTools installation. (default=/opt/eTools)

    -run &lt;from_label&gt;:&lt;to_label&gt;
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.

    -noflatten
        do not flatten design before synthesis

    -retime
        run 'abc' with '-dff -D 1' options


The following commands are executed by this synthesis command:

    begin:
        read_liberty -lib &lt;etools_phys_clk_lib&gt;
        read_liberty -lib &lt;etools_logic_lut_lib&gt;
        hierarchy -check -top &lt;top&gt;

    flatten:    (unless -noflatten)
        proc
        flatten

    coarse:
        synth -run coarse

    fine:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine
        techmap
        opt -fast
        abc -dff -D 1     (only if -retime)
        opt_clean    (only if -retime)

    map:
        dfflibmap -liberty &lt;etools_phys_clk_lib&gt;
        abc -liberty &lt;etools_logic_lut_lib&gt;
        opt_clean

    check:
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox

    vlog:
        write_verilog -noexpr -attr2comment &lt;file-name&gt;

</pre>
@footer@
