Learning how to use design compiler and wri/te syn.tcl
Learning how to use "generate" in verilog code
