<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RISC-V CPU: RISC-V-main/Docs/RTL/as_rv32i_core.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Université_du_Québec_à_Chicoutimi_(logo).png"/></td>
  <td id="projectalign">
   <div id="projectname">RISC-V CPU<span id="projectnumber">&#160;v1</span>
   </div>
   <div id="projectbrief">The goal of this project is to develop RISC-V processors on FPGAs dedicated to artificial intelligence at the edge.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('as__rv32i__core_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">as_rv32i_core.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="as__rv32i__core_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aae2449942b6881852a7fcd31cea9450f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="as__rv32i__forwarding_8c.html#a79016146c51a0eda6f21d0003690ef07">rv32i_forwarding</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#aae2449942b6881852a7fcd31cea9450f">operand_forwarding</a> (.i_rs1_orig(<a class="el" href="as__rv32i__core_8c.html#add3c46315b236375d241d2b96ac3536c">rs1_orig</a>),.i_rs2_orig(<a class="el" href="as__rv32i__core_8c.html#a99bdda85928391a8054a4513b5f883f8">rs2_orig</a>),.i_decoder_rs1_addr_q(<a class="el" href="as__rv32i__core_8c.html#a368efa3e37d426d3390b0c465200c170">decoder_rs1_addr_q</a>),.i_decoder_rs2_addr_q(<a class="el" href="as__rv32i__core_8c.html#ae145fef7d7a0f81bea9a58cfb262eb10">decoder_rs2_addr_q</a>),.<a class="el" href="as__rv32i__forwarding_8c.html#a7ea3499d9394da0ac0e14fc5c2988c32">o_alu_force_stall</a>(<a class="el" href="as__rv32i__core_8c.html#afefeb1b8251b8d56b038718d516e7ce0">alu_force_stall</a>),.<a class="el" href="as__rv32i__forwarding_8c.html#af1022228b8e9b76bfc1655f99bd26196">o_rs1</a>(<a class="el" href="as__rv32i__core_8c.html#a44a005999f06d150aab2c90ec4e2f3ed">rs1</a>),.<a class="el" href="as__rv32i__forwarding_8c.html#a0f38b1d2ac6b89f5bb2686222ca7c376">o_rs2</a>(<a class="el" href="as__rv32i__core_8c.html#a697fa65873e074854d612e00f442ddcd">rs2</a>),.i_alu_rd_addr(<a class="el" href="as__rv32i__core_8c.html#acb7abce9f32d92b718ec22eb90a92f0f">alu_rd_addr</a>),.i_alu_wr_rd(<a class="el" href="as__rv32i__core_8c.html#ad74bfa657cb63113b18ba1df46d43ebe">alu_wr_rd</a>),.i_alu_rd_valid(<a class="el" href="as__rv32i__core_8c.html#a5dd9a3c5a3cbedc4acdb28ca3a36ec2d">alu_rd_valid</a>),.i_alu_rd(<a class="el" href="as__rv32i__core_8c.html#ac5ff506e4c02ea809aaeb5ce0f3ae0ff">alu_rd</a>),.i_memoryaccess_ce(<a class="el" href="as__rv32i__core_8c.html#ad1e3135f34555e94cbc9c9dcd10b909c">memoryaccess_ce</a>),.i_memoryaccess_rd_addr(<a class="el" href="as__rv32i__core_8c.html#adfbd816c274c5575a67f46dcbe532097">memoryaccess_rd_addr</a>),.i_memoryaccess_wr_rd(<a class="el" href="as__rv32i__core_8c.html#a8d9a9faf2597a23a6bd5dccceb7b676a">memoryaccess_wr_rd</a>),.i_writeback_rd(<a class="el" href="as__rv32i__core_8c.html#a4af83f5001c15e3a62803673a47d531a">writeback_rd</a>),.i_writeback_ce(<a class="el" href="as__rv32i__core_8c.html#a75055d9058913f47360aebe22c2f559a">writeback_ce</a>))</td></tr>
<tr class="memdesc:aae2449942b6881852a7fcd31cea9450f"><td class="mdescLeft">&#160;</td><td class="mdescRight">module instantiations ///  <br /></td></tr>
<tr class="separator:aae2449942b6881852a7fcd31cea9450f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4584d4c492cc9a5aaec699599e56557"><td class="memItemLeft" align="right" valign="top"><a class="el" href="as__rv32i__basereg_8c.html#afaefc21cb8f993bf5f451bed1c034603">as_rv32i_basereg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#af4584d4c492cc9a5aaec699599e56557">m0</a> (.<a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>(<a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>),.i_ce_read(<a class="el" href="as__rv32i__core_8c.html#a696ec1f450865dd9c2a6c4f8883ec463">ce_read</a>),.i_rs1_addr(<a class="el" href="as__rv32i__core_8c.html#ac2e694d0754c9db41534f7a933069809">decoder_rs1_addr</a>),.i_rs2_addr(<a class="el" href="as__rv32i__core_8c.html#a383c63f7f2a0057b7aae0dfdde2aa6cb">decoder_rs2_addr</a>),.i_rd_addr(<a class="el" href="as__rv32i__core_8c.html#a2cceb5bb170c349d243a8c25fdc7b58d">writeback_rd_addr</a>),.i_rd(<a class="el" href="as__rv32i__core_8c.html#a4af83f5001c15e3a62803673a47d531a">writeback_rd</a>),.i_wr(<a class="el" href="as__rv32i__core_8c.html#a2c03209760f1a29985791cbf75b27eb1">writeback_wr_rd</a>),.<a class="el" href="as__rv32i__forwarding_8c.html#af1022228b8e9b76bfc1655f99bd26196">o_rs1</a>(<a class="el" href="as__rv32i__core_8c.html#add3c46315b236375d241d2b96ac3536c">rs1_orig</a>),.<a class="el" href="as__rv32i__forwarding_8c.html#a0f38b1d2ac6b89f5bb2686222ca7c376">o_rs2</a>(<a class="el" href="as__rv32i__core_8c.html#a99bdda85928391a8054a4513b5f883f8">rs2_orig</a>))</td></tr>
<tr class="separator:af4584d4c492cc9a5aaec699599e56557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c774ae205cae8692a6bafac0b6bc80c"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a5c774ae205cae8692a6bafac0b6bc80c">i_clk</a> (i_clk)</td></tr>
<tr class="separator:a5c774ae205cae8692a6bafac0b6bc80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a188694295539efabe6fae666ce720af0"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a188694295539efabe6fae666ce720af0">i_rst_n</a> (i_rst_n)</td></tr>
<tr class="separator:a188694295539efabe6fae666ce720af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ed10b7905f988e22f303203c9e1811"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a05ed10b7905f988e22f303203c9e1811">o_iaddr</a> (o_iaddr)</td></tr>
<tr class="separator:a05ed10b7905f988e22f303203c9e1811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aeacd282f048475a5fac8cbb39871b3"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a4aeacd282f048475a5fac8cbb39871b3">o_pc</a> (<a class="el" href="as__rv32i__core_8c.html#acc3b2175730538d2c9d90b17c5c4f56e">fetch_pc</a>)</td></tr>
<tr class="memdesc:a4aeacd282f048475a5fac8cbb39871b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;Instruction address  <br /></td></tr>
<tr class="separator:a4aeacd282f048475a5fac8cbb39871b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056410dc16732dcac4edb9b18cb8c022"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a056410dc16732dcac4edb9b18cb8c022">i_inst</a> (i_inst)</td></tr>
<tr class="memdesc:a056410dc16732dcac4edb9b18cb8c022"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;PC value of o_inst  <br /></td></tr>
<tr class="separator:a056410dc16732dcac4edb9b18cb8c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8937dfaedf36abcd8bb929ce79d05ae"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ac8937dfaedf36abcd8bb929ce79d05ae">o_inst</a> (<a class="el" href="as__rv32i__core_8c.html#ae4c5fa899b6f49e95c797f9e1340a813">fetch_inst</a>)</td></tr>
<tr class="memdesc:ac8937dfaedf36abcd8bb929ce79d05ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; retrieved instruction from Memory  <br /></td></tr>
<tr class="separator:ac8937dfaedf36abcd8bb929ce79d05ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3361c1e1824f33432ea074f17fd5a7e"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ab3361c1e1824f33432ea074f17fd5a7e">o_stb_inst</a> (o_stb_inst)</td></tr>
<tr class="memdesc:ab3361c1e1824f33432ea074f17fd5a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; instruction  <br /></td></tr>
<tr class="separator:ab3361c1e1824f33432ea074f17fd5a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b5cd208d77b8b14909b1801fa9c865"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#af1b5cd208d77b8b14909b1801fa9c865">i_ack_inst</a> (i_ack_inst)</td></tr>
<tr class="memdesc:af1b5cd208d77b8b14909b1801fa9c865"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; request for instruction  <br /></td></tr>
<tr class="separator:af1b5cd208d77b8b14909b1801fa9c865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2beaf0a31511309f51c02fafe31cfcd7"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a2beaf0a31511309f51c02fafe31cfcd7">i_writeback_change_pc</a> (<a class="el" href="as__rv32i__core_8c.html#a980b54770b4b96a6d98ab9a6d3464961">writeback_change_pc</a>)</td></tr>
<tr class="memdesc:a2beaf0a31511309f51c02fafe31cfcd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC Control ///.  <br /></td></tr>
<tr class="separator:a2beaf0a31511309f51c02fafe31cfcd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a927cd2c0218477917c91a0b249f1942a"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a927cd2c0218477917c91a0b249f1942a">i_writeback_next_pc</a> (<a class="el" href="as__rv32i__core_8c.html#a594855a22ec83910857e054a1655a25e">writeback_next_pc</a>)</td></tr>
<tr class="memdesc:a927cd2c0218477917c91a0b249f1942a"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;high when PC needs to change when going to trap or returning from trap  <br /></td></tr>
<tr class="separator:a927cd2c0218477917c91a0b249f1942a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affc803317214e92c01e58e4d20df2388"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#affc803317214e92c01e58e4d20df2388">i_alu_change_pc</a> (<a class="el" href="as__rv32i__core_8c.html#a7502f04a79027285ce4e41a8e3d32aaa">alu_change_pc</a>)</td></tr>
<tr class="memdesc:affc803317214e92c01e58e4d20df2388"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;next PC due to trap  <br /></td></tr>
<tr class="separator:affc803317214e92c01e58e4d20df2388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b2a623dec3da9520e72d690318ab3c"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a83b2a623dec3da9520e72d690318ab3c">i_alu_next_pc</a> (<a class="el" href="as__rv32i__core_8c.html#a3c2aacef92f82b980507f1eac5a51bd9">alu_next_pc</a>)</td></tr>
<tr class="memdesc:a83b2a623dec3da9520e72d690318ab3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;high when PC needs to change for taken branches and jumps  <br /></td></tr>
<tr class="separator:a83b2a623dec3da9520e72d690318ab3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53503fcf21c1f75bf9d9dd315e593dc9"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a53503fcf21c1f75bf9d9dd315e593dc9">o_ce</a> (<a class="el" href="as__rv32i__core_8c.html#ad4dba78a0f7763fd9a97b533fef7d39e">decoder_ce</a>)</td></tr>
<tr class="memdesc:a53503fcf21c1f75bf9d9dd315e593dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;next PC due to branch or jump  <br /></td></tr>
<tr class="separator:a53503fcf21c1f75bf9d9dd315e593dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9265559e768f6b060aead8a8d801d80f"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a9265559e768f6b060aead8a8d801d80f">i_stall</a> ((<a class="el" href="as__rv32i__core_8c.html#a9405acddc9e2f1e21c04caad151ce740">stall_decoder</a>||<a class="el" href="as__rv32i__core_8c.html#a318f09ccd9874b5fcf5575f0b734025e">stall_alu</a>||<a class="el" href="as__rv32i__core_8c.html#a9cb5df7029d41148e3f85772f9ee53ca">stall_memoryaccess</a>||<a class="el" href="as__rv32i__core_8c.html#ab334c2fae901cca0fb7e0ed13723e2c7">stall_writeback</a>))</td></tr>
<tr class="memdesc:a9265559e768f6b060aead8a8d801d80f"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; output clk enable for pipeline stalling of next stage  <br /></td></tr>
<tr class="separator:a9265559e768f6b060aead8a8d801d80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af387fd4f7099adb27e5f651988acf206"><td class="memItemLeft" align="right" valign="top">as_rv32i_fetch&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#af387fd4f7099adb27e5f651988acf206">i_flush</a> (<a class="el" href="as__rv32i__core_8c.html#a1f6e7b86aa5f020d0df8f109d52db9df">decoder_flush</a>))</td></tr>
<tr class="memdesc:af387fd4f7099adb27e5f651988acf206"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;informs this stage to stall  <br /></td></tr>
<tr class="separator:af387fd4f7099adb27e5f651988acf206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699b9aab7c54551f2a6000c1b8a30dbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="as__rv32i__decoder_8c.html#a6701d21fea19910ef6b2c39763b6e0d1">as_rv32i_decoder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a699b9aab7c54551f2a6000c1b8a30dbf">m2</a> (.<a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>(<a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>),.<a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>(<a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>),.<a class="el" href="as__rv32i__core_8c.html#a1601d00090bede58c328ff55bcf7aebf">i_inst</a>(<a class="el" href="as__rv32i__core_8c.html#ae4c5fa899b6f49e95c797f9e1340a813">fetch_inst</a>),.<a class="el" href="as__rv32i__csr_8c.html#a555a308f8c05788044cf70ec35840817">i_pc</a>(<a class="el" href="as__rv32i__core_8c.html#acc3b2175730538d2c9d90b17c5c4f56e">fetch_pc</a>),.<a class="el" href="as__rv32i__fetch_8c.html#ab5091cd2b5ce373bca9c5171c6295695">o_pc</a>(<a class="el" href="as__rv32i__core_8c.html#abd0b658fe1c57206dc44047d2fce3c95">decoder_pc</a>),.o_rs1_addr(<a class="el" href="as__rv32i__core_8c.html#ac2e694d0754c9db41534f7a933069809">decoder_rs1_addr</a>),.o_rs1_addr_q(<a class="el" href="as__rv32i__core_8c.html#a368efa3e37d426d3390b0c465200c170">decoder_rs1_addr_q</a>),.<a class="el" href="as__rv32i__decoder_8c.html#afce9096df45446c5dd04a4446659da5e">o_rs2_addr</a>(<a class="el" href="as__rv32i__core_8c.html#a383c63f7f2a0057b7aae0dfdde2aa6cb">decoder_rs2_addr</a>),.o_rs2_addr_q(<a class="el" href="as__rv32i__core_8c.html#ae145fef7d7a0f81bea9a58cfb262eb10">decoder_rs2_addr_q</a>),.<a class="el" href="as__rv32i__writeback_8c.html#a5f9c59d0b911dadbb5fe636f50078969">o_rd_addr</a>(<a class="el" href="as__rv32i__core_8c.html#a761fe7100fc31af9e1c1112974ea49c4">decoder_rd_addr</a>),.o_imm(<a class="el" href="as__rv32i__core_8c.html#a3664d7ec4a4f95200d5f478c8cb32c98">decoder_imm</a>),.o_funct3(<a class="el" href="as__rv32i__core_8c.html#a9785bbfa2f83ac5610cb687ef25f31e8">decoder_funct3</a>),.o_alu(<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>),.o_opcode(<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>),.o_exception(<a class="el" href="as__rv32i__core_8c.html#a6f15a7b4ed54142e65857d77437ff8c8">decoder_exception</a>),.<a class="el" href="as__rv32i__csr_8c.html#a099f0d7e789c16b0b58efd1f006982ef">i_ce</a>(<a class="el" href="as__rv32i__core_8c.html#ad4dba78a0f7763fd9a97b533fef7d39e">decoder_ce</a>),.<a class="el" href="as__rv32i__fetch_8c.html#ab5d289c68120d8180db9c4a85b14137a">o_ce</a>(<a class="el" href="as__rv32i__core_8c.html#a0e1ffa03ab9f631c163f9a473e9b3147">alu_ce</a>),.<a class="el" href="as__rv32i__csr_8c.html#a04f5dc4fe67f9d756adaf67da4ac52c0">i_stall</a>((<a class="el" href="as__rv32i__core_8c.html#a318f09ccd9874b5fcf5575f0b734025e">stall_alu</a>||<a class="el" href="as__rv32i__core_8c.html#a9cb5df7029d41148e3f85772f9ee53ca">stall_memoryaccess</a>||<a class="el" href="as__rv32i__core_8c.html#ab334c2fae901cca0fb7e0ed13723e2c7">stall_writeback</a>)),.<a class="el" href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">o_stall</a>(<a class="el" href="as__rv32i__core_8c.html#a9405acddc9e2f1e21c04caad151ce740">stall_decoder</a>),.<a class="el" href="as__rv32i__fetch_8c.html#a1dc65af1784a8e45813c29a53ff4466d">i_flush</a>(<a class="el" href="as__rv32i__core_8c.html#ad1c56f859ec8fb2a88c094edec3488bf">alu_flush</a>),.<a class="el" href="as__rv32i__writeback_8c.html#a8dfc9afcb215c78e5b0c28c6efcd898d">o_flush</a>(<a class="el" href="as__rv32i__core_8c.html#a1f6e7b86aa5f020d0df8f109d52db9df">decoder_flush</a>))</td></tr>
<tr class="separator:a699b9aab7c54551f2a6000c1b8a30dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4246cfa7f2ec1d1b9815d0fa840b215"><td class="memItemLeft" align="right" valign="top"><a class="el" href="as__rv32i__alu_8c.html#a055765fcd50668fb505fb9e73585634c">as_rv32i_alu</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#aa4246cfa7f2ec1d1b9815d0fa840b215">m3</a> (.<a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>(<a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>),.<a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>(<a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>),.i_alu(<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>),.i_rs1_addr(<a class="el" href="as__rv32i__core_8c.html#a368efa3e37d426d3390b0c465200c170">decoder_rs1_addr_q</a>),.o_rs1_addr(<a class="el" href="as__rv32i__core_8c.html#ab6593e2b595109231e022af4fda37de5">alu_rs1_addr</a>),.<a class="el" href="as__rv32i__csr_8c.html#ae0962263b020a5f3e8a00692431c2515">i_rs1</a>(<a class="el" href="as__rv32i__core_8c.html#a44a005999f06d150aab2c90ec4e2f3ed">rs1</a>),.<a class="el" href="as__rv32i__forwarding_8c.html#af1022228b8e9b76bfc1655f99bd26196">o_rs1</a>(<a class="el" href="as__rv32i__core_8c.html#a7b0728f19bc98cb3b57f0c504526d647">alu_rs1</a>),.i_rs2(<a class="el" href="as__rv32i__core_8c.html#a697fa65873e074854d612e00f442ddcd">rs2</a>),.<a class="el" href="as__rv32i__forwarding_8c.html#a0f38b1d2ac6b89f5bb2686222ca7c376">o_rs2</a>(<a class="el" href="as__rv32i__core_8c.html#a374427398550b447104548fa634a3d52">alu_rs2</a>),.<a class="el" href="as__rv32i__csr_8c.html#a9c11190c8615fe163ba6c1ad8eec058e">i_imm</a>(<a class="el" href="as__rv32i__core_8c.html#a3664d7ec4a4f95200d5f478c8cb32c98">decoder_imm</a>),.o_imm(<a class="el" href="as__rv32i__core_8c.html#ab24b321ff6020dfdd4eaed4888d3e449">alu_imm</a>),.<a class="el" href="as__rv32i__csr_8c.html#af7306f4eb0695d1f982a02472a30eb88">i_funct3</a>(<a class="el" href="as__rv32i__core_8c.html#a9785bbfa2f83ac5610cb687ef25f31e8">decoder_funct3</a>),.o_funct3(<a class="el" href="as__rv32i__core_8c.html#adbaeba6bedc020c4c9f48b4732367673">alu_funct3</a>),.<a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>(<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>),.o_opcode(<a class="el" href="as__rv32i__core_8c.html#a807101633a216f66bca703172822ff6f">alu_opcode</a>),.i_exception(<a class="el" href="as__rv32i__core_8c.html#a6f15a7b4ed54142e65857d77437ff8c8">decoder_exception</a>),.o_exception(<a class="el" href="as__rv32i__core_8c.html#a049bbabe1e1955cd62eff81eed77ea66">alu_exception</a>),.o_y(<a class="el" href="as__rv32i__core_8c.html#a7361905771f866ac52ce388a0f8c6c55">alu_y</a>),.<a class="el" href="as__rv32i__csr_8c.html#a555a308f8c05788044cf70ec35840817">i_pc</a>(<a class="el" href="as__rv32i__core_8c.html#abd0b658fe1c57206dc44047d2fce3c95">decoder_pc</a>),.<a class="el" href="as__rv32i__fetch_8c.html#ab5091cd2b5ce373bca9c5171c6295695">o_pc</a>(<a class="el" href="as__rv32i__core_8c.html#a6190ac11f9e8b61b3b42d49b08b3f129">alu_pc</a>),.<a class="el" href="as__rv32i__writeback_8c.html#aa33002b0cfca9f6c4f475b94ab68ca57">o_next_pc</a>(<a class="el" href="as__rv32i__core_8c.html#a3c2aacef92f82b980507f1eac5a51bd9">alu_next_pc</a>),.<a class="el" href="as__rv32i__writeback_8c.html#ae6955d91f3bebea952891fc1107ed167">o_change_pc</a>(<a class="el" href="as__rv32i__core_8c.html#a7502f04a79027285ce4e41a8e3d32aaa">alu_change_pc</a>),.<a class="el" href="as__rv32i__writeback_8c.html#a02fdc11cdf23d5b1404763d007f0a1dc">o_wr_rd</a>(<a class="el" href="as__rv32i__core_8c.html#ad74bfa657cb63113b18ba1df46d43ebe">alu_wr_rd</a>),.i_rd_addr(<a class="el" href="as__rv32i__core_8c.html#a761fe7100fc31af9e1c1112974ea49c4">decoder_rd_addr</a>),.<a class="el" href="as__rv32i__writeback_8c.html#a5f9c59d0b911dadbb5fe636f50078969">o_rd_addr</a>(<a class="el" href="as__rv32i__core_8c.html#acb7abce9f32d92b718ec22eb90a92f0f">alu_rd_addr</a>),.<a class="el" href="as__rv32i__writeback_8c.html#aeb9a6f27cfa6e8eb9b1a99df5e042536">o_rd</a>(<a class="el" href="as__rv32i__core_8c.html#ac5ff506e4c02ea809aaeb5ce0f3ae0ff">alu_rd</a>),.o_rd_valid(<a class="el" href="as__rv32i__core_8c.html#a5dd9a3c5a3cbedc4acdb28ca3a36ec2d">alu_rd_valid</a>),.<a class="el" href="as__rv32i__core_8c.html#a552a679af5581d447cae73274a6f784a">o_stall_from_alu</a>(<a class="el" href="as__rv32i__core_8c.html#a552a679af5581d447cae73274a6f784a">o_stall_from_alu</a>),.<a class="el" href="as__rv32i__csr_8c.html#a099f0d7e789c16b0b58efd1f006982ef">i_ce</a>(<a class="el" href="as__rv32i__core_8c.html#a0e1ffa03ab9f631c163f9a473e9b3147">alu_ce</a>),.<a class="el" href="as__rv32i__fetch_8c.html#ab5d289c68120d8180db9c4a85b14137a">o_ce</a>(<a class="el" href="as__rv32i__core_8c.html#ad1e3135f34555e94cbc9c9dcd10b909c">memoryaccess_ce</a>),.<a class="el" href="as__rv32i__csr_8c.html#a04f5dc4fe67f9d756adaf67da4ac52c0">i_stall</a>((<a class="el" href="as__rv32i__core_8c.html#a9cb5df7029d41148e3f85772f9ee53ca">stall_memoryaccess</a>||<a class="el" href="as__rv32i__core_8c.html#ab334c2fae901cca0fb7e0ed13723e2c7">stall_writeback</a>)),.i_force_stall(<a class="el" href="as__rv32i__core_8c.html#afefeb1b8251b8d56b038718d516e7ce0">alu_force_stall</a>),.<a class="el" href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">o_stall</a>(<a class="el" href="as__rv32i__core_8c.html#a318f09ccd9874b5fcf5575f0b734025e">stall_alu</a>),.<a class="el" href="as__rv32i__fetch_8c.html#a1dc65af1784a8e45813c29a53ff4466d">i_flush</a>(<a class="el" href="as__rv32i__core_8c.html#a8c2d26f76b53210702f41c0d3b9574f6">memoryaccess_flush</a>),.<a class="el" href="as__rv32i__writeback_8c.html#a8dfc9afcb215c78e5b0c28c6efcd898d">o_flush</a>(<a class="el" href="as__rv32i__core_8c.html#ad1c56f859ec8fb2a88c094edec3488bf">alu_flush</a>))</td></tr>
<tr class="separator:aa4246cfa7f2ec1d1b9815d0fa840b215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3610ad950c51cd1635178864ffaac30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="as__rv32i__memoryaccess_8c.html#a69f79b67ff8c0ab6c3c2331af5f5d345">as_rv32i_memoryaccess</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ab3610ad950c51cd1635178864ffaac30">m4</a> (.<a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>(<a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>),.<a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>(<a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>),.i_rs2(<a class="el" href="as__rv32i__core_8c.html#a374427398550b447104548fa634a3d52">alu_rs2</a>),.<a class="el" href="as__rv32i__core_8c.html#ad6c68b5103411fe2027e837a87cec1c2">i_din</a>(<a class="el" href="as__rv32i__core_8c.html#ad6c68b5103411fe2027e837a87cec1c2">i_din</a>),.<a class="el" href="as__rv32i__csr_8c.html#aba4226798438727ff4bfcb13fb67d990">i_y</a>(<a class="el" href="as__rv32i__core_8c.html#a7361905771f866ac52ce388a0f8c6c55">alu_y</a>),.o_y(<a class="el" href="as__rv32i__core_8c.html#aede3026eeb66c50cfb5fd4139cdf6267">o_daddr</a>),.<a class="el" href="as__rv32i__csr_8c.html#af7306f4eb0695d1f982a02472a30eb88">i_funct3</a>(<a class="el" href="as__rv32i__core_8c.html#adbaeba6bedc020c4c9f48b4732367673">alu_funct3</a>),.o_funct3(<a class="el" href="as__rv32i__core_8c.html#a10f91da821b1422e68f2ed85e42b5383">memoryaccess_funct3</a>),.<a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>(<a class="el" href="as__rv32i__core_8c.html#a807101633a216f66bca703172822ff6f">alu_opcode</a>),.o_opcode(<a class="el" href="as__rv32i__core_8c.html#acedcf9d8cc7469116f52ef5849eb020b">memoryaccess_opcode</a>),.<a class="el" href="as__rv32i__csr_8c.html#a555a308f8c05788044cf70ec35840817">i_pc</a>(<a class="el" href="as__rv32i__core_8c.html#a6190ac11f9e8b61b3b42d49b08b3f129">alu_pc</a>),.<a class="el" href="as__rv32i__fetch_8c.html#ab5091cd2b5ce373bca9c5171c6295695">o_pc</a>(<a class="el" href="as__rv32i__core_8c.html#aa3280b452f2f3a146d2cc70f72c1bccc">memoryaccess_pc</a>),.i_wr_rd(<a class="el" href="as__rv32i__core_8c.html#ad74bfa657cb63113b18ba1df46d43ebe">alu_wr_rd</a>),.<a class="el" href="as__rv32i__writeback_8c.html#a02fdc11cdf23d5b1404763d007f0a1dc">o_wr_rd</a>(<a class="el" href="as__rv32i__core_8c.html#a8d9a9faf2597a23a6bd5dccceb7b676a">memoryaccess_wr_rd</a>),.i_rd_addr(<a class="el" href="as__rv32i__core_8c.html#acb7abce9f32d92b718ec22eb90a92f0f">alu_rd_addr</a>),.<a class="el" href="as__rv32i__writeback_8c.html#a5f9c59d0b911dadbb5fe636f50078969">o_rd_addr</a>(<a class="el" href="as__rv32i__core_8c.html#adfbd816c274c5575a67f46dcbe532097">memoryaccess_rd_addr</a>),.i_rd(<a class="el" href="as__rv32i__core_8c.html#ac5ff506e4c02ea809aaeb5ce0f3ae0ff">alu_rd</a>),.<a class="el" href="as__rv32i__writeback_8c.html#aeb9a6f27cfa6e8eb9b1a99df5e042536">o_rd</a>(<a class="el" href="as__rv32i__core_8c.html#ab2f6ab0fdb561a4774cc46401a7563e7">memoryaccess_rd</a>),.<a class="el" href="as__rv32i__core_8c.html#a6ecbcf3261967e9178a9873642ea80ec">o_stb_data</a>(<a class="el" href="as__rv32i__core_8c.html#a6ecbcf3261967e9178a9873642ea80ec">o_stb_data</a>),.<a class="el" href="as__rv32i__core_8c.html#a7f6af90859c73e1455f4c2fa4025a9d8">i_ack_data</a>(<a class="el" href="as__rv32i__core_8c.html#a7f6af90859c73e1455f4c2fa4025a9d8">i_ack_data</a>),.o_data_store(<a class="el" href="as__rv32i__core_8c.html#a335e3b0fc5de4a38c1b4c59f9330d204">o_dout</a>),.o_data_load(<a class="el" href="as__rv32i__core_8c.html#aa6a5187d0c925820fc732c350ace918c">memoryaccess_data_load</a>),.<a class="el" href="as__rv32i__core_8c.html#a2901c75327328eb671d97d1903a716ce">o_wr_mask</a>(<a class="el" href="as__rv32i__core_8c.html#a2901c75327328eb671d97d1903a716ce">o_wr_mask</a>),.o_wr_mem(<a class="el" href="as__rv32i__core_8c.html#aebd65e48265cc578a321bd44c890c444">memoryaccess_wr_mem</a>),.i_stall_from_alu(<a class="el" href="as__rv32i__core_8c.html#a552a679af5581d447cae73274a6f784a">o_stall_from_alu</a>),.<a class="el" href="as__rv32i__csr_8c.html#a099f0d7e789c16b0b58efd1f006982ef">i_ce</a>(<a class="el" href="as__rv32i__core_8c.html#ad1e3135f34555e94cbc9c9dcd10b909c">memoryaccess_ce</a>),.<a class="el" href="as__rv32i__fetch_8c.html#ab5d289c68120d8180db9c4a85b14137a">o_ce</a>(<a class="el" href="as__rv32i__core_8c.html#a75055d9058913f47360aebe22c2f559a">writeback_ce</a>),.<a class="el" href="as__rv32i__csr_8c.html#a04f5dc4fe67f9d756adaf67da4ac52c0">i_stall</a>(<a class="el" href="as__rv32i__core_8c.html#ab334c2fae901cca0fb7e0ed13723e2c7">stall_writeback</a>),.<a class="el" href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">o_stall</a>(<a class="el" href="as__rv32i__core_8c.html#a9cb5df7029d41148e3f85772f9ee53ca">stall_memoryaccess</a>),.<a class="el" href="as__rv32i__fetch_8c.html#a1dc65af1784a8e45813c29a53ff4466d">i_flush</a>(<a class="el" href="as__rv32i__core_8c.html#a776f2970c667246a236a998fd2427e14">writeback_flush</a>),.<a class="el" href="as__rv32i__writeback_8c.html#a8dfc9afcb215c78e5b0c28c6efcd898d">o_flush</a>(<a class="el" href="as__rv32i__core_8c.html#a8c2d26f76b53210702f41c0d3b9574f6">memoryaccess_flush</a>))</td></tr>
<tr class="separator:ab3610ad950c51cd1635178864ffaac30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a526f59db134dafd3c697b19adeb9f66d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="as__rv32i__writeback_8c.html#aecbc47b277c7b92c977cd44810fdd887">as_rv32i_writeback</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a526f59db134dafd3c697b19adeb9f66d">m5</a> (.<a class="el" href="as__rv32i__csr_8c.html#af7306f4eb0695d1f982a02472a30eb88">i_funct3</a>(<a class="el" href="as__rv32i__core_8c.html#a10f91da821b1422e68f2ed85e42b5383">memoryaccess_funct3</a>),.i_data_load(<a class="el" href="as__rv32i__core_8c.html#aa6a5187d0c925820fc732c350ace918c">memoryaccess_data_load</a>),.i_csr_out(<a class="el" href="as__rv32i__core_8c.html#a5a7c4b82bae1cce57a5409769d836641">csr_out</a>),.i_opcode_load(<a class="el" href="as__rv32i__core_8c.html#acedcf9d8cc7469116f52ef5849eb020b">memoryaccess_opcode</a>[`LOAD]),.i_opcode_system(<a class="el" href="as__rv32i__core_8c.html#acedcf9d8cc7469116f52ef5849eb020b">memoryaccess_opcode</a>[`<a class="el" href="as__rv32i__soc___t_b_8c.html#a85aaa49b90f958c9f3171f41ee8cf58b">SYSTEM</a>]),.i_wr_rd(<a class="el" href="as__rv32i__core_8c.html#a8d9a9faf2597a23a6bd5dccceb7b676a">memoryaccess_wr_rd</a>),.<a class="el" href="as__rv32i__writeback_8c.html#a02fdc11cdf23d5b1404763d007f0a1dc">o_wr_rd</a>(<a class="el" href="as__rv32i__core_8c.html#a2c03209760f1a29985791cbf75b27eb1">writeback_wr_rd</a>),.i_rd_addr(<a class="el" href="as__rv32i__core_8c.html#adfbd816c274c5575a67f46dcbe532097">memoryaccess_rd_addr</a>),.<a class="el" href="as__rv32i__writeback_8c.html#a5f9c59d0b911dadbb5fe636f50078969">o_rd_addr</a>(<a class="el" href="as__rv32i__core_8c.html#a2cceb5bb170c349d243a8c25fdc7b58d">writeback_rd_addr</a>),.i_rd(<a class="el" href="as__rv32i__core_8c.html#ab2f6ab0fdb561a4774cc46401a7563e7">memoryaccess_rd</a>),.<a class="el" href="as__rv32i__writeback_8c.html#aeb9a6f27cfa6e8eb9b1a99df5e042536">o_rd</a>(<a class="el" href="as__rv32i__core_8c.html#a4af83f5001c15e3a62803673a47d531a">writeback_rd</a>),.<a class="el" href="as__rv32i__csr_8c.html#a555a308f8c05788044cf70ec35840817">i_pc</a>(<a class="el" href="as__rv32i__core_8c.html#aa3280b452f2f3a146d2cc70f72c1bccc">memoryaccess_pc</a>),.<a class="el" href="as__rv32i__writeback_8c.html#aa33002b0cfca9f6c4f475b94ab68ca57">o_next_pc</a>(<a class="el" href="as__rv32i__core_8c.html#a594855a22ec83910857e054a1655a25e">writeback_next_pc</a>),.<a class="el" href="as__rv32i__writeback_8c.html#ae6955d91f3bebea952891fc1107ed167">o_change_pc</a>(<a class="el" href="as__rv32i__core_8c.html#a980b54770b4b96a6d98ab9a6d3464961">writeback_change_pc</a>),.i_go_to_trap(<a class="el" href="as__rv32i__core_8c.html#a2dd8db62e5a78e25e9c8d3c36f8f2ca3">csr_go_to_trap</a>),.i_return_from_trap(<a class="el" href="as__rv32i__core_8c.html#af49f2454f53dc6207765b97b2b3093c1">csr_return_from_trap</a>),.i_return_address(<a class="el" href="as__rv32i__core_8c.html#a06677ef268e9cfb138670dacd68813df">csr_return_address</a>),.i_trap_address(<a class="el" href="as__rv32i__core_8c.html#aee879e2ade97181b2491c12ac14ae465">csr_trap_address</a>),.<a class="el" href="as__rv32i__csr_8c.html#a099f0d7e789c16b0b58efd1f006982ef">i_ce</a>(<a class="el" href="as__rv32i__core_8c.html#a75055d9058913f47360aebe22c2f559a">writeback_ce</a>),.<a class="el" href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">o_stall</a>(<a class="el" href="as__rv32i__core_8c.html#ab334c2fae901cca0fb7e0ed13723e2c7">stall_writeback</a>),.<a class="el" href="as__rv32i__writeback_8c.html#a8dfc9afcb215c78e5b0c28c6efcd898d">o_flush</a>(<a class="el" href="as__rv32i__core_8c.html#a776f2970c667246a236a998fd2427e14">writeback_flush</a>))</td></tr>
<tr class="separator:a526f59db134dafd3c697b19adeb9f66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d5f6dba7a5ba687300647fb4c30277"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a60d5f6dba7a5ba687300647fb4c30277">if</a> (<a class="el" href="as__rv32i__soc___t_b_8c.html#a63fe4e9f25dcdd6b73b4ebf3d4539578">ZICSR_EXTENSION</a>==1)</td></tr>
<tr class="memdesc:a60d5f6dba7a5ba687300647fb4c30277"><td class="mdescLeft">&#160;</td><td class="mdescRight">removable extensions ///  <br /></td></tr>
<tr class="separator:a60d5f6dba7a5ba687300647fb4c30277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca788975b5f95f304ec79368e137fc28"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#aca788975b5f95f304ec79368e137fc28">i_rs1</a> (<a class="el" href="as__rv32i__core_8c.html#a7b0728f19bc98cb3b57f0c504526d647">alu_rs1</a>)</td></tr>
<tr class="separator:aca788975b5f95f304ec79368e137fc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270e93e1db00880d10d158debd29dfcf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a270e93e1db00880d10d158debd29dfcf">o_csr_out</a> (<a class="el" href="as__rv32i__core_8c.html#a5a7c4b82bae1cce57a5409769d836641">csr_out</a>)</td></tr>
<tr class="memdesc:a270e93e1db00880d10d158debd29dfcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;Source register 1 value (new value to be stored to CSR)  <br /></td></tr>
<tr class="separator:a270e93e1db00880d10d158debd29dfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7fab5d0e8477d0d59acc1d3a0ec62cf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ab7fab5d0e8477d0d59acc1d3a0ec62cf">i_pc</a> (<a class="el" href="as__rv32i__core_8c.html#a6190ac11f9e8b61b3b42d49b08b3f129">alu_pc</a>)</td></tr>
<tr class="memdesc:ab7fab5d0e8477d0d59acc1d3a0ec62cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;CSR value to be loaded to basereg  <br /></td></tr>
<tr class="separator:ab7fab5d0e8477d0d59acc1d3a0ec62cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef3dcd716dbd5d26dcc5c151f96b686"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a0ef3dcd716dbd5d26dcc5c151f96b686">writeback_change_pc</a> (writeback_change_pc)</td></tr>
<tr class="memdesc:a0ef3dcd716dbd5d26dcc5c151f96b686"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;Program Counter (three stages had already been filled [fetch -&gt; decode -&gt; execute ])  <br /></td></tr>
<tr class="separator:a0ef3dcd716dbd5d26dcc5c151f96b686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28e5c24e3f054252cc997d47d551c76"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#aa28e5c24e3f054252cc997d47d551c76">o_return_address</a> (<a class="el" href="as__rv32i__core_8c.html#a06677ef268e9cfb138670dacd68813df">csr_return_address</a>)</td></tr>
<tr class="memdesc:aa28e5c24e3f054252cc997d47d551c76"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;high if writeback will issue change_pc (which will override this stage)  <br /></td></tr>
<tr class="separator:aa28e5c24e3f054252cc997d47d551c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fccd3592991808abb90ab3ed2f6c6b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a39fccd3592991808abb90ab3ed2f6c6b">o_trap_address</a> (<a class="el" href="as__rv32i__core_8c.html#aee879e2ade97181b2491c12ac14ae465">csr_trap_address</a>)</td></tr>
<tr class="memdesc:a39fccd3592991808abb90ab3ed2f6c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;mepc CSR  <br /></td></tr>
<tr class="separator:a39fccd3592991808abb90ab3ed2f6c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b4f8da3198252b860c48b25e1f6d1c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a85b4f8da3198252b860c48b25e1f6d1c">o_go_to_trap_q</a> (<a class="el" href="as__rv32i__core_8c.html#a2dd8db62e5a78e25e9c8d3c36f8f2ca3">csr_go_to_trap</a>)</td></tr>
<tr class="memdesc:a85b4f8da3198252b860c48b25e1f6d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;mtvec CSR  <br /></td></tr>
<tr class="separator:a85b4f8da3198252b860c48b25e1f6d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e490dc59aacb588b614e7e20676b70"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a27e490dc59aacb588b614e7e20676b70">o_return_from_trap_q</a> (<a class="el" href="as__rv32i__core_8c.html#af49f2454f53dc6207765b97b2b3093c1">csr_return_from_trap</a>)</td></tr>
<tr class="memdesc:a27e490dc59aacb588b614e7e20676b70"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;high before going to trap (if exception/interrupt detected)  <br /></td></tr>
<tr class="separator:a27e490dc59aacb588b614e7e20676b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1794475a967d2450b90fe0eab7e1b93"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ad1794475a967d2450b90fe0eab7e1b93">i_minstret_inc</a> (<a class="el" href="as__rv32i__core_8c.html#a75055d9058913f47360aebe22c2f559a">writeback_ce</a>)</td></tr>
<tr class="memdesc:ad1794475a967d2450b90fe0eab7e1b93"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;high before returning from trap (via mret)  <br /></td></tr>
<tr class="separator:ad1794475a967d2450b90fe0eab7e1b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60645222073de0b9e7b0fa197a90a80b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a60645222073de0b9e7b0fa197a90a80b">i_ce</a> (<a class="el" href="as__rv32i__core_8c.html#ad1e3135f34555e94cbc9c9dcd10b909c">memoryaccess_ce</a>)</td></tr>
<tr class="memdesc:a60645222073de0b9e7b0fa197a90a80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;high for one clock cycle at the end of every instruction  <br /></td></tr>
<tr class="separator:a60645222073de0b9e7b0fa197a90a80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b31f0743e21136377bbcfda7d3fe68"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ab4b31f0743e21136377bbcfda7d3fe68">i_stall</a> ((<a class="el" href="as__rv32i__core_8c.html#ab334c2fae901cca0fb7e0ed13723e2c7">stall_writeback</a>||<a class="el" href="as__rv32i__core_8c.html#a9cb5df7029d41148e3f85772f9ee53ca">stall_memoryaccess</a>)))</td></tr>
<tr class="memdesc:ab4b31f0743e21136377bbcfda7d3fe68"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; input clk enable for pipeline stalling of this stage  <br /></td></tr>
<tr class="separator:ab4b31f0743e21136377bbcfda7d3fe68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee657832664f9919f81f33fa47ca45f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a3ee657832664f9919f81f33fa47ca45f">always</a> (posedge <a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>) <a class="el" href="as__rv32i__core_8c.html#ae60469559d9a3cf82d4604b4969d7100">f_past_valid</a>&lt;</td></tr>
<tr class="separator:a3ee657832664f9919f81f33fa47ca45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89437285d69a8953e500e1accd316786"><td class="memItemLeft" align="right" valign="top">initial <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a89437285d69a8953e500e1accd316786">assume</a> (<a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>==0)</td></tr>
<tr class="memdesc:a89437285d69a8953e500e1accd316786"><td class="mdescLeft">&#160;</td><td class="mdescRight">assume initial conditions ///  <br /></td></tr>
<tr class="separator:a89437285d69a8953e500e1accd316786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1972522790c5449890515d475ed1e701"><td class="memItemLeft" align="right" valign="top"><a class="el" href="as__rv32i__alu_8c.html#a8b898c62e2bd4471eacdecb5b1fe47a4">always</a> *<a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a1972522790c5449890515d475ed1e701">assume</a> (<a class="el" href="as__rv32i__core_8c.html#a13b3a3bbbf46974b1b6b90a1dbecd45c">f_alu</a>&lt;=1)</td></tr>
<tr class="separator:a1972522790c5449890515d475ed1e701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea158e3f6003a8d5a37d5ea364932251"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#aea158e3f6003a8d5a37d5ea364932251">assume</a> (<a class="el" href="as__rv32i__core_8c.html#a0053885f7f3bf6ff902fc27e4e4f597e">f_opcode</a>&lt;=1)</td></tr>
<tr class="separator:aea158e3f6003a8d5a37d5ea364932251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0294c189f51a8fa51bf0a3a5cb8b8265"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a0294c189f51a8fa51bf0a3a5cb8b8265">assume</a> (i_mtime_wr==0)</td></tr>
<tr class="separator:a0294c189f51a8fa51bf0a3a5cb8b8265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bff1ab7bad0dfecb368706132df32e8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a2bff1ab7bad0dfecb368706132df32e8">assume</a> (i_mtimecmp_wr==0)</td></tr>
<tr class="separator:a2bff1ab7bad0dfecb368706132df32e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a164ce4d424be3fc457a1b78f75a57afb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a164ce4d424be3fc457a1b78f75a57afb">always</a> (posedge <a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>) <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> <a class="el" href="as__rv32i__core_8c.html#a60d5f6dba7a5ba687300647fb4c30277">if</a>(<a class="el" href="as__rv32i__core_8c.html#a0e1ffa03ab9f631c163f9a473e9b3147">alu_ce</a> &amp;&amp;!(stall[`ALU]||stall[`MEMORYACCESS]||stall[`WRITEBACK])) <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> <a class="el" href="as__rv32i__core_8c.html#adb5fe3cf7e0e353970e7b4698243515a">f_alu_rs2_addr</a>&lt;</td></tr>
<tr class="memdesc:a164ce4d424be3fc457a1b78f75a57afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;store rs2_addr pipeline register for ALU stage  <br /></td></tr>
<tr class="separator:a164ce4d424be3fc457a1b78f75a57afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49f3c55e8003531dc7c8d31e7f5444dc"><td class="memItemLeft" align="right" valign="top">end&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a49f3c55e8003531dc7c8d31e7f5444dc">if</a> (<a class="el" href="as__rv32i__core_8c.html#ad1e3135f34555e94cbc9c9dcd10b909c">memoryaccess_ce</a> &amp;&amp;!(stall[`MEMORYACCESS]||stall[`WRITEBACK])) <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> <a class="el" href="as__rv32i__core_8c.html#a226948bdaca14770c35f82149cb9249c">f_memoryaccess_rs1_addr</a>&lt;</td></tr>
<tr class="memdesc:a49f3c55e8003531dc7c8d31e7f5444dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;store rs1_addr, rs2_addr, rs1, and rs2 pipeline registers for STAGE 4  <br /></td></tr>
<tr class="separator:a49f3c55e8003531dc7c8d31e7f5444dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a33f7f7b84d41aa5d9591e6dc3989772d"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a></td></tr>
<tr class="memdesc:a33f7f7b84d41aa5d9591e6dc3989772d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top-level module for the RV32I core.  <br /></td></tr>
<tr class="separator:a33f7f7b84d41aa5d9591e6dc3989772d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42126a58596174c8d938df99eaeee057"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a></td></tr>
<tr class="separator:a42126a58596174c8d938df99eaeee057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1601d00090bede58c328ff55bcf7aebf"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a1601d00090bede58c328ff55bcf7aebf">i_inst</a></td></tr>
<tr class="memdesc:a1601d00090bede58c328ff55bcf7aebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction Memory Interface (32 bit rom) ///.  <br /></td></tr>
<tr class="separator:a1601d00090bede58c328ff55bcf7aebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699a31f1f3ec013d9af6d708c9f86343"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire[31:0] output wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a699a31f1f3ec013d9af6d708c9f86343">o_iaddr</a></td></tr>
<tr class="memdesc:a699a31f1f3ec013d9af6d708c9f86343"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of instruction  <br /></td></tr>
<tr class="separator:a699a31f1f3ec013d9af6d708c9f86343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ea7e264b6ed0fe1495251cc7a6affa"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire[31:0] output wire[31:0] output wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a97ea7e264b6ed0fe1495251cc7a6affa">o_stb_inst</a> = <a class="el" href="as__rv32i__fetch_8c.html#a2c88bbc26d24d832bf6e44aa2e543e68">ce</a></td></tr>
<tr class="memdesc:a97ea7e264b6ed0fe1495251cc7a6affa"><td class="mdescLeft">&#160;</td><td class="mdescRight">request for read access to instruction memory  <br /></td></tr>
<tr class="separator:a97ea7e264b6ed0fe1495251cc7a6affa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73618636f1d060d25bf9fa2be488aff"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire[31:0] output wire[31:0] output wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ad73618636f1d060d25bf9fa2be488aff">i_ack_inst</a></td></tr>
<tr class="memdesc:ad73618636f1d060d25bf9fa2be488aff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ack (high if new instruction is ready)  <br /></td></tr>
<tr class="separator:ad73618636f1d060d25bf9fa2be488aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c68b5103411fe2027e837a87cec1c2"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire[31:0] output wire[31:0] output wire input wire input wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ad6c68b5103411fe2027e837a87cec1c2">i_din</a></td></tr>
<tr class="memdesc:ad6c68b5103411fe2027e837a87cec1c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Memory Interface (32 bit ram) ///.  <br /></td></tr>
<tr class="separator:ad6c68b5103411fe2027e837a87cec1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a335e3b0fc5de4a38c1b4c59f9330d204"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire[31:0] output wire[31:0] output wire input wire input wire[31:0] output wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a335e3b0fc5de4a38c1b4c59f9330d204">o_dout</a></td></tr>
<tr class="memdesc:a335e3b0fc5de4a38c1b4c59f9330d204"><td class="mdescLeft">&#160;</td><td class="mdescRight">data to be stored to memory  <br /></td></tr>
<tr class="separator:a335e3b0fc5de4a38c1b4c59f9330d204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede3026eeb66c50cfb5fd4139cdf6267"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire[31:0] output wire[31:0] output wire input wire input wire[31:0] output wire[31:0] output wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#aede3026eeb66c50cfb5fd4139cdf6267">o_daddr</a></td></tr>
<tr class="memdesc:aede3026eeb66c50cfb5fd4139cdf6267"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of data memory for store/load  <br /></td></tr>
<tr class="separator:aede3026eeb66c50cfb5fd4139cdf6267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2901c75327328eb671d97d1903a716ce"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire[31:0] output wire[31:0] output wire input wire input wire[31:0] output wire[31:0] output wire[31:0] output wire[3:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a2901c75327328eb671d97d1903a716ce">o_wr_mask</a></td></tr>
<tr class="memdesc:a2901c75327328eb671d97d1903a716ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">write mask control  <br /></td></tr>
<tr class="separator:a2901c75327328eb671d97d1903a716ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b704db7df92aa651fc6f354e5b83004"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire[31:0] output wire[31:0] output wire input wire input wire[31:0] output wire[31:0] output wire[31:0] output wire[3:0] output wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a3b704db7df92aa651fc6f354e5b83004">o_wr_en</a> = <a class="el" href="as__rv32i__core_8c.html#aebd65e48265cc578a321bd44c890c444">memoryaccess_wr_mem</a> &amp;&amp; !<a class="el" href="as__rv32i__core_8c.html#a980b54770b4b96a6d98ab9a6d3464961">writeback_change_pc</a></td></tr>
<tr class="memdesc:a3b704db7df92aa651fc6f354e5b83004"><td class="mdescLeft">&#160;</td><td class="mdescRight">write enable  <br /></td></tr>
<tr class="separator:a3b704db7df92aa651fc6f354e5b83004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ecbcf3261967e9178a9873642ea80ec"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire[31:0] output wire[31:0] output wire input wire input wire[31:0] output wire[31:0] output wire[31:0] output wire[3:0] output wire output wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a6ecbcf3261967e9178a9873642ea80ec">o_stb_data</a></td></tr>
<tr class="memdesc:a6ecbcf3261967e9178a9873642ea80ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">request for read/write access to data memory  <br /></td></tr>
<tr class="separator:a6ecbcf3261967e9178a9873642ea80ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6af90859c73e1455f4c2fa4025a9d8"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire[31:0] output wire[31:0] output wire input wire input wire[31:0] output wire[31:0] output wire[31:0] output wire[3:0] output wire output wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a7f6af90859c73e1455f4c2fa4025a9d8">i_ack_data</a></td></tr>
<tr class="memdesc:a7f6af90859c73e1455f4c2fa4025a9d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ack by data memory (high when read data is ready or when write data is already written)  <br /></td></tr>
<tr class="separator:a7f6af90859c73e1455f4c2fa4025a9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae71867a3c99b894024572cb8b907b836"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire[31:0] output wire[31:0] output wire input wire input wire[31:0] output wire[31:0] output wire[31:0] output wire[3:0] output wire output wire input wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ae71867a3c99b894024572cb8b907b836">i_external_interrupt</a></td></tr>
<tr class="memdesc:ae71867a3c99b894024572cb8b907b836"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts ///.  <br /></td></tr>
<tr class="separator:ae71867a3c99b894024572cb8b907b836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e47a683129464cb6eef56229d8e3d9"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire[31:0] output wire[31:0] output wire input wire input wire[31:0] output wire[31:0] output wire[31:0] output wire[3:0] output wire output wire input wire input wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a76e47a683129464cb6eef56229d8e3d9">i_software_interrupt</a></td></tr>
<tr class="memdesc:a76e47a683129464cb6eef56229d8e3d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt from software (inter-processor interrupt)  <br /></td></tr>
<tr class="separator:a76e47a683129464cb6eef56229d8e3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c2ad999d1c5def03a3e52bc749be74"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire[31:0] output wire[31:0] output wire input wire input wire[31:0] output wire[31:0] output wire[31:0] output wire[3:0] output wire output wire input wire input wire input wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a79c2ad999d1c5def03a3e52bc749be74">i_timer_interrupt</a></td></tr>
<tr class="memdesc:a79c2ad999d1c5def03a3e52bc749be74"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;interrupt from timer  <br /></td></tr>
<tr class="separator:a79c2ad999d1c5def03a3e52bc749be74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3c46315b236375d241d2b96ac3536c"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#add3c46315b236375d241d2b96ac3536c">rs1_orig</a></td></tr>
<tr class="memdesc:add3c46315b236375d241d2b96ac3536c"><td class="mdescLeft">&#160;</td><td class="mdescRight">wires for basereg ///  <br /></td></tr>
<tr class="separator:add3c46315b236375d241d2b96ac3536c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99bdda85928391a8054a4513b5f883f8"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a99bdda85928391a8054a4513b5f883f8">rs2_orig</a></td></tr>
<tr class="separator:a99bdda85928391a8054a4513b5f883f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a005999f06d150aab2c90ec4e2f3ed"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a44a005999f06d150aab2c90ec4e2f3ed">rs1</a></td></tr>
<tr class="separator:a44a005999f06d150aab2c90ec4e2f3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697fa65873e074854d612e00f442ddcd"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a697fa65873e074854d612e00f442ddcd">rs2</a></td></tr>
<tr class="separator:a697fa65873e074854d612e00f442ddcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696ec1f450865dd9c2a6c4f8883ec463"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a696ec1f450865dd9c2a6c4f8883ec463">ce_read</a> = <a class="el" href="as__rv32i__core_8c.html#ad4dba78a0f7763fd9a97b533fef7d39e">decoder_ce</a> &amp;&amp; !<a class="el" href="as__rv32i__core_8c.html#a9405acddc9e2f1e21c04caad151ce740">stall_decoder</a></td></tr>
<tr class="memdesc:a696ec1f450865dd9c2a6c4f8883ec463"><td class="mdescLeft">&#160;</td><td class="mdescRight">reads basereg only decoder is not stalled  <br /></td></tr>
<tr class="separator:a696ec1f450865dd9c2a6c4f8883ec463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc3b2175730538d2c9d90b17c5c4f56e"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#acc3b2175730538d2c9d90b17c5c4f56e">fetch_pc</a></td></tr>
<tr class="memdesc:acc3b2175730538d2c9d90b17c5c4f56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">wires for as_rv32i_fetch ///  <br /></td></tr>
<tr class="separator:acc3b2175730538d2c9d90b17c5c4f56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c5fa899b6f49e95c797f9e1340a813"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ae4c5fa899b6f49e95c797f9e1340a813">fetch_inst</a></td></tr>
<tr class="separator:ae4c5fa899b6f49e95c797f9e1340a813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab659ca9d192a299a78091f69cb5dce47"><td class="memItemLeft" align="right" valign="top">wire[`ALU_WIDTH-1:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a></td></tr>
<tr class="memdesc:ab659ca9d192a299a78091f69cb5dce47"><td class="mdescLeft">&#160;</td><td class="mdescRight">wires for as_rv32i_decoder ///  <br /></td></tr>
<tr class="separator:ab659ca9d192a299a78091f69cb5dce47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c80d13700d028a4f9bc756bce1eaec"><td class="memItemLeft" align="right" valign="top">wire[`OPCODE_WIDTH-1:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a></td></tr>
<tr class="separator:ac2c80d13700d028a4f9bc756bce1eaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd0b658fe1c57206dc44047d2fce3c95"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#abd0b658fe1c57206dc44047d2fce3c95">decoder_pc</a></td></tr>
<tr class="separator:abd0b658fe1c57206dc44047d2fce3c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e694d0754c9db41534f7a933069809"><td class="memItemLeft" align="right" valign="top">wire[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ac2e694d0754c9db41534f7a933069809">decoder_rs1_addr</a></td></tr>
<tr class="separator:ac2e694d0754c9db41534f7a933069809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383c63f7f2a0057b7aae0dfdde2aa6cb"><td class="memItemLeft" align="right" valign="top">wire[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a383c63f7f2a0057b7aae0dfdde2aa6cb">decoder_rs2_addr</a></td></tr>
<tr class="separator:a383c63f7f2a0057b7aae0dfdde2aa6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a368efa3e37d426d3390b0c465200c170"><td class="memItemLeft" align="right" valign="top">wire[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a368efa3e37d426d3390b0c465200c170">decoder_rs1_addr_q</a></td></tr>
<tr class="separator:a368efa3e37d426d3390b0c465200c170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae145fef7d7a0f81bea9a58cfb262eb10"><td class="memItemLeft" align="right" valign="top">wire[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ae145fef7d7a0f81bea9a58cfb262eb10">decoder_rs2_addr_q</a></td></tr>
<tr class="separator:ae145fef7d7a0f81bea9a58cfb262eb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761fe7100fc31af9e1c1112974ea49c4"><td class="memItemLeft" align="right" valign="top">wire[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a761fe7100fc31af9e1c1112974ea49c4">decoder_rd_addr</a></td></tr>
<tr class="separator:a761fe7100fc31af9e1c1112974ea49c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3664d7ec4a4f95200d5f478c8cb32c98"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a3664d7ec4a4f95200d5f478c8cb32c98">decoder_imm</a></td></tr>
<tr class="separator:a3664d7ec4a4f95200d5f478c8cb32c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9785bbfa2f83ac5610cb687ef25f31e8"><td class="memItemLeft" align="right" valign="top">wire[2:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a9785bbfa2f83ac5610cb687ef25f31e8">decoder_funct3</a></td></tr>
<tr class="separator:a9785bbfa2f83ac5610cb687ef25f31e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f15a7b4ed54142e65857d77437ff8c8"><td class="memItemLeft" align="right" valign="top">wire[`EXCEPTION_WIDTH-1:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a6f15a7b4ed54142e65857d77437ff8c8">decoder_exception</a></td></tr>
<tr class="separator:a6f15a7b4ed54142e65857d77437ff8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4dba78a0f7763fd9a97b533fef7d39e"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ad4dba78a0f7763fd9a97b533fef7d39e">decoder_ce</a></td></tr>
<tr class="separator:ad4dba78a0f7763fd9a97b533fef7d39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6e7b86aa5f020d0df8f109d52db9df"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a1f6e7b86aa5f020d0df8f109d52db9df">decoder_flush</a></td></tr>
<tr class="separator:a1f6e7b86aa5f020d0df8f109d52db9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807101633a216f66bca703172822ff6f"><td class="memItemLeft" align="right" valign="top">wire[`OPCODE_WIDTH-1:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a807101633a216f66bca703172822ff6f">alu_opcode</a></td></tr>
<tr class="memdesc:a807101633a216f66bca703172822ff6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">wires for as_rv32i_alu ///  <br /></td></tr>
<tr class="separator:a807101633a216f66bca703172822ff6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6593e2b595109231e022af4fda37de5"><td class="memItemLeft" align="right" valign="top">wire[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ab6593e2b595109231e022af4fda37de5">alu_rs1_addr</a></td></tr>
<tr class="separator:ab6593e2b595109231e022af4fda37de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0728f19bc98cb3b57f0c504526d647"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a7b0728f19bc98cb3b57f0c504526d647">alu_rs1</a></td></tr>
<tr class="separator:a7b0728f19bc98cb3b57f0c504526d647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a374427398550b447104548fa634a3d52"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a374427398550b447104548fa634a3d52">alu_rs2</a></td></tr>
<tr class="separator:a374427398550b447104548fa634a3d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab24b321ff6020dfdd4eaed4888d3e449"><td class="memItemLeft" align="right" valign="top">wire[11:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ab24b321ff6020dfdd4eaed4888d3e449">alu_imm</a></td></tr>
<tr class="separator:ab24b321ff6020dfdd4eaed4888d3e449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbaeba6bedc020c4c9f48b4732367673"><td class="memItemLeft" align="right" valign="top">wire[2:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#adbaeba6bedc020c4c9f48b4732367673">alu_funct3</a></td></tr>
<tr class="separator:adbaeba6bedc020c4c9f48b4732367673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7361905771f866ac52ce388a0f8c6c55"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a7361905771f866ac52ce388a0f8c6c55">alu_y</a></td></tr>
<tr class="separator:a7361905771f866ac52ce388a0f8c6c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6190ac11f9e8b61b3b42d49b08b3f129"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a6190ac11f9e8b61b3b42d49b08b3f129">alu_pc</a></td></tr>
<tr class="separator:a6190ac11f9e8b61b3b42d49b08b3f129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2aacef92f82b980507f1eac5a51bd9"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a3c2aacef92f82b980507f1eac5a51bd9">alu_next_pc</a></td></tr>
<tr class="separator:a3c2aacef92f82b980507f1eac5a51bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7502f04a79027285ce4e41a8e3d32aaa"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a7502f04a79027285ce4e41a8e3d32aaa">alu_change_pc</a></td></tr>
<tr class="separator:a7502f04a79027285ce4e41a8e3d32aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad74bfa657cb63113b18ba1df46d43ebe"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ad74bfa657cb63113b18ba1df46d43ebe">alu_wr_rd</a></td></tr>
<tr class="separator:ad74bfa657cb63113b18ba1df46d43ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7abce9f32d92b718ec22eb90a92f0f"><td class="memItemLeft" align="right" valign="top">wire[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#acb7abce9f32d92b718ec22eb90a92f0f">alu_rd_addr</a></td></tr>
<tr class="separator:acb7abce9f32d92b718ec22eb90a92f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ff506e4c02ea809aaeb5ce0f3ae0ff"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ac5ff506e4c02ea809aaeb5ce0f3ae0ff">alu_rd</a></td></tr>
<tr class="separator:ac5ff506e4c02ea809aaeb5ce0f3ae0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd9a3c5a3cbedc4acdb28ca3a36ec2d"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a5dd9a3c5a3cbedc4acdb28ca3a36ec2d">alu_rd_valid</a></td></tr>
<tr class="separator:a5dd9a3c5a3cbedc4acdb28ca3a36ec2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a049bbabe1e1955cd62eff81eed77ea66"><td class="memItemLeft" align="right" valign="top">wire[`EXCEPTION_WIDTH-1:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a049bbabe1e1955cd62eff81eed77ea66">alu_exception</a></td></tr>
<tr class="separator:a049bbabe1e1955cd62eff81eed77ea66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e1ffa03ab9f631c163f9a473e9b3147"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a0e1ffa03ab9f631c163f9a473e9b3147">alu_ce</a></td></tr>
<tr class="separator:a0e1ffa03ab9f631c163f9a473e9b3147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c56f859ec8fb2a88c094edec3488bf"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ad1c56f859ec8fb2a88c094edec3488bf">alu_flush</a></td></tr>
<tr class="separator:ad1c56f859ec8fb2a88c094edec3488bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afefeb1b8251b8d56b038718d516e7ce0"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#afefeb1b8251b8d56b038718d516e7ce0">alu_force_stall</a></td></tr>
<tr class="separator:afefeb1b8251b8d56b038718d516e7ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acedcf9d8cc7469116f52ef5849eb020b"><td class="memItemLeft" align="right" valign="top">wire[`OPCODE_WIDTH-1:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#acedcf9d8cc7469116f52ef5849eb020b">memoryaccess_opcode</a></td></tr>
<tr class="memdesc:acedcf9d8cc7469116f52ef5849eb020b"><td class="mdescLeft">&#160;</td><td class="mdescRight">wires for as_rv32i_memoryaccess ///  <br /></td></tr>
<tr class="separator:acedcf9d8cc7469116f52ef5849eb020b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f91da821b1422e68f2ed85e42b5383"><td class="memItemLeft" align="right" valign="top">wire[2:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a10f91da821b1422e68f2ed85e42b5383">memoryaccess_funct3</a></td></tr>
<tr class="separator:a10f91da821b1422e68f2ed85e42b5383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3280b452f2f3a146d2cc70f72c1bccc"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#aa3280b452f2f3a146d2cc70f72c1bccc">memoryaccess_pc</a></td></tr>
<tr class="separator:aa3280b452f2f3a146d2cc70f72c1bccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d9a9faf2597a23a6bd5dccceb7b676a"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a8d9a9faf2597a23a6bd5dccceb7b676a">memoryaccess_wr_rd</a></td></tr>
<tr class="separator:a8d9a9faf2597a23a6bd5dccceb7b676a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbd816c274c5575a67f46dcbe532097"><td class="memItemLeft" align="right" valign="top">wire[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#adfbd816c274c5575a67f46dcbe532097">memoryaccess_rd_addr</a></td></tr>
<tr class="separator:adfbd816c274c5575a67f46dcbe532097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f6ab0fdb561a4774cc46401a7563e7"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ab2f6ab0fdb561a4774cc46401a7563e7">memoryaccess_rd</a></td></tr>
<tr class="separator:ab2f6ab0fdb561a4774cc46401a7563e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a5187d0c925820fc732c350ace918c"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#aa6a5187d0c925820fc732c350ace918c">memoryaccess_data_load</a></td></tr>
<tr class="separator:aa6a5187d0c925820fc732c350ace918c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd65e48265cc578a321bd44c890c444"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#aebd65e48265cc578a321bd44c890c444">memoryaccess_wr_mem</a></td></tr>
<tr class="separator:aebd65e48265cc578a321bd44c890c444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e3135f34555e94cbc9c9dcd10b909c"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ad1e3135f34555e94cbc9c9dcd10b909c">memoryaccess_ce</a></td></tr>
<tr class="separator:ad1e3135f34555e94cbc9c9dcd10b909c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c2d26f76b53210702f41c0d3b9574f6"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a8c2d26f76b53210702f41c0d3b9574f6">memoryaccess_flush</a></td></tr>
<tr class="separator:a8c2d26f76b53210702f41c0d3b9574f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552a679af5581d447cae73274a6f784a"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a552a679af5581d447cae73274a6f784a">o_stall_from_alu</a></td></tr>
<tr class="separator:a552a679af5581d447cae73274a6f784a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c03209760f1a29985791cbf75b27eb1"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a2c03209760f1a29985791cbf75b27eb1">writeback_wr_rd</a></td></tr>
<tr class="memdesc:a2c03209760f1a29985791cbf75b27eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">wires for as_rv32i_writeback ///  <br /></td></tr>
<tr class="separator:a2c03209760f1a29985791cbf75b27eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cceb5bb170c349d243a8c25fdc7b58d"><td class="memItemLeft" align="right" valign="top">wire[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a2cceb5bb170c349d243a8c25fdc7b58d">writeback_rd_addr</a></td></tr>
<tr class="separator:a2cceb5bb170c349d243a8c25fdc7b58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af83f5001c15e3a62803673a47d531a"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a4af83f5001c15e3a62803673a47d531a">writeback_rd</a></td></tr>
<tr class="separator:a4af83f5001c15e3a62803673a47d531a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a594855a22ec83910857e054a1655a25e"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a594855a22ec83910857e054a1655a25e">writeback_next_pc</a></td></tr>
<tr class="separator:a594855a22ec83910857e054a1655a25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a980b54770b4b96a6d98ab9a6d3464961"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a980b54770b4b96a6d98ab9a6d3464961">writeback_change_pc</a></td></tr>
<tr class="separator:a980b54770b4b96a6d98ab9a6d3464961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75055d9058913f47360aebe22c2f559a"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a75055d9058913f47360aebe22c2f559a">writeback_ce</a></td></tr>
<tr class="separator:a75055d9058913f47360aebe22c2f559a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776f2970c667246a236a998fd2427e14"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a776f2970c667246a236a998fd2427e14">writeback_flush</a></td></tr>
<tr class="separator:a776f2970c667246a236a998fd2427e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a7c4b82bae1cce57a5409769d836641"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a5a7c4b82bae1cce57a5409769d836641">csr_out</a></td></tr>
<tr class="memdesc:a5a7c4b82bae1cce57a5409769d836641"><td class="mdescLeft">&#160;</td><td class="mdescRight">wires for as_rv32i_csr ///  <br /></td></tr>
<tr class="separator:a5a7c4b82bae1cce57a5409769d836641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06677ef268e9cfb138670dacd68813df"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a06677ef268e9cfb138670dacd68813df">csr_return_address</a> = 0</td></tr>
<tr class="memdesc:a06677ef268e9cfb138670dacd68813df"><td class="mdescLeft">&#160;</td><td class="mdescRight">mepc CSR  <br /></td></tr>
<tr class="separator:a06677ef268e9cfb138670dacd68813df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee879e2ade97181b2491c12ac14ae465"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#aee879e2ade97181b2491c12ac14ae465">csr_trap_address</a> = 0</td></tr>
<tr class="memdesc:aee879e2ade97181b2491c12ac14ae465"><td class="mdescLeft">&#160;</td><td class="mdescRight">mtvec CSR  <br /></td></tr>
<tr class="separator:aee879e2ade97181b2491c12ac14ae465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd8db62e5a78e25e9c8d3c36f8f2ca3"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a2dd8db62e5a78e25e9c8d3c36f8f2ca3">csr_go_to_trap</a> = 0</td></tr>
<tr class="memdesc:a2dd8db62e5a78e25e9c8d3c36f8f2ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">high before going to trap (if exception/interrupt detected)  <br /></td></tr>
<tr class="separator:a2dd8db62e5a78e25e9c8d3c36f8f2ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af49f2454f53dc6207765b97b2b3093c1"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#af49f2454f53dc6207765b97b2b3093c1">csr_return_from_trap</a> = 0</td></tr>
<tr class="memdesc:af49f2454f53dc6207765b97b2b3093c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">high before returning from trap (via mret)  <br /></td></tr>
<tr class="separator:af49f2454f53dc6207765b97b2b3093c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9405acddc9e2f1e21c04caad151ce740"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a9405acddc9e2f1e21c04caad151ce740">stall_decoder</a></td></tr>
<tr class="separator:a9405acddc9e2f1e21c04caad151ce740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318f09ccd9874b5fcf5575f0b734025e"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a318f09ccd9874b5fcf5575f0b734025e">stall_alu</a></td></tr>
<tr class="separator:a318f09ccd9874b5fcf5575f0b734025e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb5df7029d41148e3f85772f9ee53ca"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a9cb5df7029d41148e3f85772f9ee53ca">stall_memoryaccess</a></td></tr>
<tr class="separator:a9cb5df7029d41148e3f85772f9ee53ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab334c2fae901cca0fb7e0ed13723e2c7"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ab334c2fae901cca0fb7e0ed13723e2c7">stall_writeback</a></td></tr>
<tr class="memdesc:ab334c2fae901cca0fb7e0ed13723e2c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">control stall of each pipeline stages  <br /></td></tr>
<tr class="separator:ab334c2fae901cca0fb7e0ed13723e2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a8548a4d67626e84523b1cea7169e2"><td class="memItemLeft" align="right" valign="top">end else&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a></td></tr>
<tr class="separator:aa5a8548a4d67626e84523b1cea7169e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60469559d9a3cf82d4604b4969d7100"><td class="memItemLeft" align="right" valign="top">end ifdef FORMAL reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ae60469559d9a3cf82d4604b4969d7100">f_past_valid</a> = 0</td></tr>
<tr class="memdesc:ae60469559d9a3cf82d4604b4969d7100"><td class="mdescLeft">&#160;</td><td class="mdescRight">f_past_valid logic ///  <br /></td></tr>
<tr class="separator:ae60469559d9a3cf82d4604b4969d7100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b3a3bbbf46974b1b6b90a1dbecd45c"><td class="memItemLeft" align="right" valign="top">end wire[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a13b3a3bbbf46974b1b6b90a1dbecd45c">f_alu</a> =<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`ADD]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`SUB]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`SLT]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`SLTU]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`XOR]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`OR]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`AND]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`SLL]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`SRL]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`SRA]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`EQ]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`NEQ]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`GE]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`GEU]+0</td></tr>
<tr class="memdesc:a13b3a3bbbf46974b1b6b90a1dbecd45c"><td class="mdescLeft">&#160;</td><td class="mdescRight">assumption on inputs(not more than one opcode and alu operation is high) ///  <br /></td></tr>
<tr class="separator:a13b3a3bbbf46974b1b6b90a1dbecd45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0053885f7f3bf6ff902fc27e4e4f597e"><td class="memItemLeft" align="right" valign="top">wire[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a0053885f7f3bf6ff902fc27e4e4f597e">f_opcode</a> =<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`RTYPE]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`ITYPE]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`LOAD]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`STORE]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`BRANCH]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`JAL]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`JALR]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`LUI]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`AUIPC]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`<a class="el" href="as__rv32i__soc___t_b_8c.html#a85aaa49b90f958c9f3171f41ee8cf58b">SYSTEM</a>]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`FENCE]+0</td></tr>
<tr class="separator:a0053885f7f3bf6ff902fc27e4e4f597e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5fe3cf7e0e353970e7b4698243515a"><td class="memItemLeft" align="right" valign="top">end reg[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#adb5fe3cf7e0e353970e7b4698243515a">f_alu_rs2_addr</a></td></tr>
<tr class="separator:adb5fe3cf7e0e353970e7b4698243515a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a226948bdaca14770c35f82149cb9249c"><td class="memItemLeft" align="right" valign="top">reg[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a226948bdaca14770c35f82149cb9249c">f_memoryaccess_rs1_addr</a></td></tr>
<tr class="separator:a226948bdaca14770c35f82149cb9249c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0c6a83607ef843c86b13fe97a29208"><td class="memItemLeft" align="right" valign="top">reg[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ade0c6a83607ef843c86b13fe97a29208">f_memoryaccess_rs2_addr</a></td></tr>
<tr class="separator:ade0c6a83607ef843c86b13fe97a29208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2c426e99f2c9a264a81ddcd089c43c"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#a6c2c426e99f2c9a264a81ddcd089c43c">f_memoryaccess_rs1</a></td></tr>
<tr class="separator:a6c2c426e99f2c9a264a81ddcd089c43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5eae3cf0e901aae277da5bf28eb7b84"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__core_8c.html#ad5eae3cf0e901aae277da5bf28eb7b84">f_memoryaccess_rs2</a></td></tr>
<tr class="separator:ad5eae3cf0e901aae277da5bf28eb7b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="a164ce4d424be3fc457a1b78f75a57afb" name="a164ce4d424be3fc457a1b78f75a57afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a164ce4d424be3fc457a1b78f75a57afb">&#9670;&#160;</a></span>always() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">always </td>
          <td>(</td>
          <td class="paramtype">posedge&#160;</td>
          <td class="paramname"><em>i_clk</em></td><td>)</td>
          <td> &amp;&amp;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;store rs2_addr pipeline register for ALU stage </p>

</div>
</div>
<a id="a3ee657832664f9919f81f33fa47ca45f" name="a3ee657832664f9919f81f33fa47ca45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee657832664f9919f81f33fa47ca45f">&#9670;&#160;</a></span>always() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">always </td>
          <td>(</td>
          <td class="paramtype">posedge&#160;</td>
          <td class="paramname"><em>i_clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1972522790c5449890515d475ed1e701" name="a1972522790c5449890515d475ed1e701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1972522790c5449890515d475ed1e701">&#9670;&#160;</a></span>assume() <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="as__rv32i__alu_8c.html#a8b898c62e2bd4471eacdecb5b1fe47a4">always</a> *<a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> assume </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a13b3a3bbbf46974b1b6b90a1dbecd45c">f_alu</a>&lt;=&#160;</td>
          <td class="paramname"><em>1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea158e3f6003a8d5a37d5ea364932251" name="aea158e3f6003a8d5a37d5ea364932251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea158e3f6003a8d5a37d5ea364932251">&#9670;&#160;</a></span>assume() <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">assume </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a0053885f7f3bf6ff902fc27e4e4f597e">f_opcode</a>&lt;=&#160;</td>
          <td class="paramname"><em>1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0294c189f51a8fa51bf0a3a5cb8b8265" name="a0294c189f51a8fa51bf0a3a5cb8b8265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0294c189f51a8fa51bf0a3a5cb8b8265">&#9670;&#160;</a></span>assume() <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">assume </td>
          <td>(</td>
          <td class="paramtype">i_mtime_wr&#160;</td>
          <td class="paramname"> = <code>=0</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bff1ab7bad0dfecb368706132df32e8" name="a2bff1ab7bad0dfecb368706132df32e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bff1ab7bad0dfecb368706132df32e8">&#9670;&#160;</a></span>assume() <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">assume </td>
          <td>(</td>
          <td class="paramtype">i_mtimecmp_wr&#160;</td>
          <td class="paramname"> = <code>=0</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89437285d69a8953e500e1accd316786" name="a89437285d69a8953e500e1accd316786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89437285d69a8953e500e1accd316786">&#9670;&#160;</a></span>assume() <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">initial <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> assume </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>&#160;</td>
          <td class="paramname"> = <code>=0</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>assume initial conditions /// </p>

</div>
</div>
<a id="af1b5cd208d77b8b14909b1801fa9c865" name="af1b5cd208d77b8b14909b1801fa9c865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1b5cd208d77b8b14909b1801fa9c865">&#9670;&#160;</a></span>i_ack_inst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch i_ack_inst </td>
          <td>(</td>
          <td class="paramtype">i_ack_inst&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; request for instruction </p>

</div>
</div>
<a id="affc803317214e92c01e58e4d20df2388" name="affc803317214e92c01e58e4d20df2388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affc803317214e92c01e58e4d20df2388">&#9670;&#160;</a></span>i_alu_change_pc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch i_alu_change_pc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a7502f04a79027285ce4e41a8e3d32aaa">alu_change_pc</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;next PC due to trap </p>

</div>
</div>
<a id="a83b2a623dec3da9520e72d690318ab3c" name="a83b2a623dec3da9520e72d690318ab3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b2a623dec3da9520e72d690318ab3c">&#9670;&#160;</a></span>i_alu_next_pc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch i_alu_next_pc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a3c2aacef92f82b980507f1eac5a51bd9">alu_next_pc</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;high when PC needs to change for taken branches and jumps </p>

</div>
</div>
<a id="a60645222073de0b9e7b0fa197a90a80b" name="a60645222073de0b9e7b0fa197a90a80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60645222073de0b9e7b0fa197a90a80b">&#9670;&#160;</a></span>i_ce()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">i_ce </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#ad1e3135f34555e94cbc9c9dcd10b909c">memoryaccess_ce</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;high for one clock cycle at the end of every instruction </p>
<p>Pipeline Control /// </p>

</div>
</div>
<a id="a5c774ae205cae8692a6bafac0b6bc80c" name="a5c774ae205cae8692a6bafac0b6bc80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c774ae205cae8692a6bafac0b6bc80c">&#9670;&#160;</a></span>i_clk()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch i_clk </td>
          <td>(</td>
          <td class="paramtype">i_clk&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af387fd4f7099adb27e5f651988acf206" name="af387fd4f7099adb27e5f651988acf206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af387fd4f7099adb27e5f651988acf206">&#9670;&#160;</a></span>i_flush()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch i_flush </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a1f6e7b86aa5f020d0df8f109d52db9df">decoder_flush</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;informs this stage to stall </p>

</div>
</div>
<a id="a056410dc16732dcac4edb9b18cb8c022" name="a056410dc16732dcac4edb9b18cb8c022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056410dc16732dcac4edb9b18cb8c022">&#9670;&#160;</a></span>i_inst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch i_inst </td>
          <td>(</td>
          <td class="paramtype">i_inst&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;PC value of o_inst </p>

</div>
</div>
<a id="ad1794475a967d2450b90fe0eab7e1b93" name="ad1794475a967d2450b90fe0eab7e1b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1794475a967d2450b90fe0eab7e1b93">&#9670;&#160;</a></span>i_minstret_inc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">i_minstret_inc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a75055d9058913f47360aebe22c2f559a">writeback_ce</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;high before returning from trap (via mret) </p>

</div>
</div>
<a id="ab7fab5d0e8477d0d59acc1d3a0ec62cf" name="ab7fab5d0e8477d0d59acc1d3a0ec62cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7fab5d0e8477d0d59acc1d3a0ec62cf">&#9670;&#160;</a></span>i_pc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">i_pc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a6190ac11f9e8b61b3b42d49b08b3f129">alu_pc</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;CSR value to be loaded to basereg </p>
<p>Trap-Handler /// </p>

</div>
</div>
<a id="aca788975b5f95f304ec79368e137fc28" name="aca788975b5f95f304ec79368e137fc28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca788975b5f95f304ec79368e137fc28">&#9670;&#160;</a></span>i_rs1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">i_rs1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a7b0728f19bc98cb3b57f0c504526d647">alu_rs1</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a188694295539efabe6fae666ce720af0" name="a188694295539efabe6fae666ce720af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a188694295539efabe6fae666ce720af0">&#9670;&#160;</a></span>i_rst_n()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch i_rst_n </td>
          <td>(</td>
          <td class="paramtype">i_rst_n&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9265559e768f6b060aead8a8d801d80f" name="a9265559e768f6b060aead8a8d801d80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9265559e768f6b060aead8a8d801d80f">&#9670;&#160;</a></span>i_stall() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch i_stall </td>
          <td>(</td>
          <td class="paramtype">(<a class="el" href="as__rv32i__core_8c.html#a9405acddc9e2f1e21c04caad151ce740">stall_decoder</a>||<a class="el" href="as__rv32i__core_8c.html#a318f09ccd9874b5fcf5575f0b734025e">stall_alu</a>||<a class="el" href="as__rv32i__core_8c.html#a9cb5df7029d41148e3f85772f9ee53ca">stall_memoryaccess</a>||<a class="el" href="as__rv32i__core_8c.html#ab334c2fae901cca0fb7e0ed13723e2c7">stall_writeback</a>)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; output clk enable for pipeline stalling of next stage </p>

</div>
</div>
<a id="ab4b31f0743e21136377bbcfda7d3fe68" name="ab4b31f0743e21136377bbcfda7d3fe68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4b31f0743e21136377bbcfda7d3fe68">&#9670;&#160;</a></span>i_stall() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">i_stall </td>
          <td>(</td>
          <td class="paramtype">(<a class="el" href="as__rv32i__core_8c.html#ab334c2fae901cca0fb7e0ed13723e2c7">stall_writeback</a>||<a class="el" href="as__rv32i__core_8c.html#a9cb5df7029d41148e3f85772f9ee53ca">stall_memoryaccess</a>)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; input clk enable for pipeline stalling of this stage </p>

</div>
</div>
<a id="a2beaf0a31511309f51c02fafe31cfcd7" name="a2beaf0a31511309f51c02fafe31cfcd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2beaf0a31511309f51c02fafe31cfcd7">&#9670;&#160;</a></span>i_writeback_change_pc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch i_writeback_change_pc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a980b54770b4b96a6d98ab9a6d3464961">writeback_change_pc</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PC Control ///. </p>

</div>
</div>
<a id="a927cd2c0218477917c91a0b249f1942a" name="a927cd2c0218477917c91a0b249f1942a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a927cd2c0218477917c91a0b249f1942a">&#9670;&#160;</a></span>i_writeback_next_pc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch i_writeback_next_pc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a594855a22ec83910857e054a1655a25e">writeback_next_pc</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;high when PC needs to change when going to trap or returning from trap </p>

</div>
</div>
<a id="a49f3c55e8003531dc7c8d31e7f5444dc" name="a49f3c55e8003531dc7c8d31e7f5444dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49f3c55e8003531dc7c8d31e7f5444dc">&#9670;&#160;</a></span>if() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">end if </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#ad1e3135f34555e94cbc9c9dcd10b909c">memoryaccess_ce</a> &amp;&amp;!&#160;</td>
          <td class="paramname"><em>stall</em>[`MEMORYACCESS]||stall[`WRITEBACK]</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;store rs1_addr, rs2_addr, rs1, and rs2 pipeline registers for STAGE 4 </p>

</div>
</div>
<a id="a60d5f6dba7a5ba687300647fb4c30277" name="a60d5f6dba7a5ba687300647fb4c30277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60d5f6dba7a5ba687300647fb4c30277">&#9670;&#160;</a></span>if() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__soc___t_b_8c.html#a63fe4e9f25dcdd6b73b4ebf3d4539578">ZICSR_EXTENSION</a>&#160;</td>
          <td class="paramname"> = <code>=&#160;1</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>removable extensions /// </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00355">355</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="af4584d4c492cc9a5aaec699599e56557" name="af4584d4c492cc9a5aaec699599e56557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4584d4c492cc9a5aaec699599e56557">&#9670;&#160;</a></span>m0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="as__rv32i__basereg_8c.html#afaefc21cb8f993bf5f451bed1c034603">as_rv32i_basereg</a> m0 </td>
          <td>(</td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_clk</em>i_clk, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_ce_read</em>ce_read, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rs1_addr</em>decoder_rs1_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rs2_addr</em>decoder_rs2_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rd_addr</em>writeback_rd_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rd</em>writeback_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_wr</em>writeback_wr_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rs1</em>rs1_orig, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rs2</em>rs2_orig&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i_clk</td><td>regfile controller for the 32 integer base registers  </td></tr>
    <tr><td class="paramname">i_ce_read</td><td>clock enable for reading from basereg [STAGE 2]  </td></tr>
    <tr><td class="paramname">i_rs1_addr</td><td>source register 1 address  </td></tr>
    <tr><td class="paramname">i_rs2_addr</td><td>source register 2 address  </td></tr>
    <tr><td class="paramname">i_rd_addr</td><td>destination register address  </td></tr>
    <tr><td class="paramname">i_rd</td><td>data to be written to destination register  </td></tr>
    <tr><td class="paramname">i_wr</td><td>write enable  </td></tr>
    <tr><td class="paramname">o_rs1</td><td>source register 1 value  </td></tr>
    <tr><td class="paramname">o_rs2</td><td>source register 2 value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a699b9aab7c54551f2a6000c1b8a30dbf" name="a699b9aab7c54551f2a6000c1b8a30dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699b9aab7c54551f2a6000c1b8a30dbf">&#9670;&#160;</a></span>m2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="as__rv32i__decoder_8c.html#a6701d21fea19910ef6b2c39763b6e0d1">as_rv32i_decoder</a> m2 </td>
          <td>(</td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_clk</em>i_clk, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rst_n</em>i_rst_n, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_inst</em>fetch_inst, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_pc</em>fetch_pc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_pc</em>decoder_pc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rs1_addr</em>decoder_rs1_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rs1_addr_q</em>decoder_rs1_addr_q, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rs2_addr</em>decoder_rs2_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rs2_addr_q</em>decoder_rs2_addr_q, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rd_addr</em>decoder_rd_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_imm</em>decoder_imm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_funct3</em>decoder_funct3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_alu</em>decoder_alu, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_opcode</em>decoder_opcode, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_exception</em>decoder_exception, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_ce</em>decoder_ce, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_ce</em>alu_ce, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_stall</em>(stall_alu||stall_memoryaccess||stall_writeback), </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_stall</em>stall_decoder, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_flush</em>alu_flush, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_flush</em>decoder_flush&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i_clk</td><td>logic for the decoding of the 32 bit instruction [DECODE STAGE , STAGE 2]  </td></tr>
    <tr><td class="paramname">i_inst</td><td>32 bit instruction  </td></tr>
    <tr><td class="paramname">i_pc</td><td>PC value from fetch stage  </td></tr>
    <tr><td class="paramname">o_pc</td><td>PC value  </td></tr>
    <tr><td class="paramname">o_rs1_addr</td><td>address for register source 1  </td></tr>
    <tr><td class="paramname">o_rs1_addr_q</td><td>registered address for register source 1  </td></tr>
    <tr><td class="paramname">o_rs2_addr</td><td>address for register source 2  </td></tr>
    <tr><td class="paramname">o_rs2_addr_q</td><td>registered address for register source 2  </td></tr>
    <tr><td class="paramname">o_rd_addr</td><td>address for destination register  </td></tr>
    <tr><td class="paramname">o_imm</td><td>extended value for immediate  </td></tr>
    <tr><td class="paramname">o_funct3</td><td>function type  </td></tr>
    <tr><td class="paramname">o_alu</td><td>alu operation type  </td></tr>
    <tr><td class="paramname">o_opcode</td><td>opcode type  </td></tr>
    <tr><td class="paramname">o_exception</td><td>exceptions: illegal inst, ecall, ebreak, mret  </td></tr>
    <tr><td class="paramname">i_ce</td><td>Pipeline Control /// input clk enable for pipeline stalling of this stage  </td></tr>
    <tr><td class="paramname">o_ce</td><td>output clk enable for pipeline stalling of next stage  </td></tr>
    <tr><td class="paramname">i_stall</td><td>informs this stage to stall  </td></tr>
    <tr><td class="paramname">o_stall</td><td>informs pipeline to stall  </td></tr>
    <tr><td class="paramname">i_flush</td><td>flush this stage  </td></tr>
    <tr><td class="paramname">o_flush</td><td>flushes previous stages </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa4246cfa7f2ec1d1b9815d0fa840b215" name="aa4246cfa7f2ec1d1b9815d0fa840b215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4246cfa7f2ec1d1b9815d0fa840b215">&#9670;&#160;</a></span>m3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="as__rv32i__alu_8c.html#a055765fcd50668fb505fb9e73585634c">as_rv32i_alu</a> m3 </td>
          <td>(</td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_clk</em>i_clk, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rst_n</em>i_rst_n, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_alu</em>decoder_alu, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rs1_addr</em>decoder_rs1_addr_q, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rs1_addr</em>alu_rs1_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rs1</em>rs1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rs1</em>alu_rs1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rs2</em>rs2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rs2</em>alu_rs2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_imm</em>decoder_imm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_imm</em>alu_imm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_funct3</em>decoder_funct3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_funct3</em>alu_funct3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_opcode</em>decoder_opcode, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_opcode</em>alu_opcode, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_exception</em>decoder_exception, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_exception</em>alu_exception, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_y</em>alu_y, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_pc</em>decoder_pc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_pc</em>alu_pc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_next_pc</em>alu_next_pc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_change_pc</em>alu_change_pc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_wr_rd</em>alu_wr_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rd_addr</em>decoder_rd_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rd_addr</em>alu_rd_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rd</em>alu_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rd_valid</em>alu_rd_valid, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_stall_from_alu</em>o_stall_from_alu, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_ce</em>alu_ce, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_ce</em>memoryaccess_ce, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_stall</em>(stall_memoryaccess||stall_writeback), </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_force_stall</em>alu_force_stall, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_stall</em>stall_alu, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_flush</em>memoryaccess_flush, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_flush</em>alu_flush&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i_clk</td><td>ALU combinational logic [EXECUTE STAGE , STAGE 3]  </td></tr>
    <tr><td class="paramname">i_alu</td><td>alu operation type  </td></tr>
    <tr><td class="paramname">i_rs1_addr</td><td>address for register source 1  </td></tr>
    <tr><td class="paramname">o_rs1_addr</td><td>address for register source 1  </td></tr>
    <tr><td class="paramname">i_rs1</td><td>Source register 1 value  </td></tr>
    <tr><td class="paramname">o_rs1</td><td>Source register 1 value  </td></tr>
    <tr><td class="paramname">i_rs2</td><td>Source Register 2 value  </td></tr>
    <tr><td class="paramname">o_rs2</td><td>Source Register 2 value  </td></tr>
    <tr><td class="paramname">i_imm</td><td>Immediate value from previous stage  </td></tr>
    <tr><td class="paramname">o_imm</td><td>Immediate value  </td></tr>
    <tr><td class="paramname">i_funct3</td><td>function type from decoder stage  </td></tr>
    <tr><td class="paramname">o_funct3</td><td>function type  </td></tr>
    <tr><td class="paramname">i_opcode</td><td>opcode type from previous stage  </td></tr>
    <tr><td class="paramname">o_opcode</td><td>opcode type  </td></tr>
    <tr><td class="paramname">i_exception</td><td>exception from decoder stage  </td></tr>
    <tr><td class="paramname">o_exception</td><td>exception: illegal inst,ecall,ebreak,mret  </td></tr>
    <tr><td class="paramname">o_y</td><td>result of arithmetic operation  </td></tr>
    <tr><td class="paramname">i_pc</td><td>PC Control ///pc from decoder stage  </td></tr>
    <tr><td class="paramname">o_pc</td><td>current pc  </td></tr>
    <tr><td class="paramname">o_next_pc</td><td>next pc  </td></tr>
    <tr><td class="paramname">o_change_pc</td><td>change pc if high  </td></tr>
    <tr><td class="paramname">o_wr_rd</td><td>Basereg Control ///write rd to basereg if enabled  </td></tr>
    <tr><td class="paramname">i_rd_addr</td><td>address for destination register (from previous stage)  </td></tr>
    <tr><td class="paramname">o_rd_addr</td><td>address for destination register  </td></tr>
    <tr><td class="paramname">o_rd</td><td>value to be written back to destination register  </td></tr>
    <tr><td class="paramname">o_rd_valid</td><td>high if o_rd is valid (not load nor csr instruction)  </td></tr>
    <tr><td class="paramname">o_stall_from_alu</td><td>Pipeline Control ///prepare to stall next stage(memory-access stage) for load/store instruction  </td></tr>
    <tr><td class="paramname">i_ce</td><td>input clk enable for pipeline stalling of this stage  </td></tr>
    <tr><td class="paramname">o_ce</td><td>output clk enable for pipeline stalling of next stage  </td></tr>
    <tr><td class="paramname">i_stall</td><td>informs this stage to stall  </td></tr>
    <tr><td class="paramname">i_force_stall</td><td>force this stage to stall  </td></tr>
    <tr><td class="paramname">o_stall</td><td>informs pipeline to stall  </td></tr>
    <tr><td class="paramname">i_flush</td><td>flush this stage  </td></tr>
    <tr><td class="paramname">o_flush</td><td>flushes previous stages </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab3610ad950c51cd1635178864ffaac30" name="ab3610ad950c51cd1635178864ffaac30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3610ad950c51cd1635178864ffaac30">&#9670;&#160;</a></span>m4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="as__rv32i__memoryaccess_8c.html#a69f79b67ff8c0ab6c3c2331af5f5d345">as_rv32i_memoryaccess</a> m4 </td>
          <td>(</td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_clk</em>i_clk, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rst_n</em>i_rst_n, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rs2</em>alu_rs2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_din</em>i_din, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_y</em>alu_y, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_y</em>o_daddr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_funct3</em>alu_funct3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_funct3</em>memoryaccess_funct3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_opcode</em>alu_opcode, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_opcode</em>memoryaccess_opcode, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_pc</em>alu_pc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_pc</em>memoryaccess_pc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_wr_rd</em>alu_wr_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_wr_rd</em>memoryaccess_wr_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rd_addr</em>alu_rd_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rd_addr</em>memoryaccess_rd_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rd</em>alu_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rd</em>memoryaccess_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_stb_data</em>o_stb_data, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_ack_data</em>i_ack_data, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_data_store</em>o_dout, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_data_load</em>memoryaccess_data_load, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_wr_mask</em>o_wr_mask, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_wr_mem</em>memoryaccess_wr_mem, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_stall_from_alu</em>o_stall_from_alu, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_ce</em>memoryaccess_ce, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_ce</em>writeback_ce, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_stall</em>stall_writeback, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_stall</em>stall_memoryaccess, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_flush</em>writeback_flush, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_flush</em>memoryaccess_flush&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i_clk</td><td>logic controller for data memory access (load/store) [MEMORY STAGE , STAGE 4]  </td></tr>
    <tr><td class="paramname">i_rs2</td><td>data to be stored to memory is always rs2  </td></tr>
    <tr><td class="paramname">i_din</td><td>data retrieve from memory  </td></tr>
    <tr><td class="paramname">i_y</td><td>y value from ALU (address of data to memory be stored or loaded)  </td></tr>
    <tr><td class="paramname">o_y</td><td>y value used as data memory address  </td></tr>
    <tr><td class="paramname">i_funct3</td><td>funct3 from previous stage  </td></tr>
    <tr><td class="paramname">o_funct3</td><td>funct3 (byte,halfword,word)  </td></tr>
    <tr><td class="paramname">i_opcode</td><td>opcode type from previous stage  </td></tr>
    <tr><td class="paramname">o_opcode</td><td>opcode type  </td></tr>
    <tr><td class="paramname">i_pc</td><td>PC from previous stage  </td></tr>
    <tr><td class="paramname">o_pc</td><td>PC value  </td></tr>
    <tr><td class="paramname">i_wr_rd</td><td>Basereg Control ///write rd to base reg is enabled (from memoryaccess stage)  </td></tr>
    <tr><td class="paramname">o_wr_rd</td><td>write rd to the base reg if enabled  </td></tr>
    <tr><td class="paramname">i_rd_addr</td><td>address for destination register (from previous stage)  </td></tr>
    <tr><td class="paramname">o_rd_addr</td><td>address for destination register  </td></tr>
    <tr><td class="paramname">i_rd</td><td>value to be written back to destination reg  </td></tr>
    <tr><td class="paramname">o_rd</td><td>value to be written back to destination register  </td></tr>
    <tr><td class="paramname">o_stb_data</td><td>Data Memory Control ///request for read/write access to data memory  </td></tr>
    <tr><td class="paramname">i_ack_data</td><td>ack by data memory (high when read data is ready or when write data is already written  </td></tr>
    <tr><td class="paramname">o_data_store</td><td>data to be stored to memory (mask-aligned)  </td></tr>
    <tr><td class="paramname">o_data_load</td><td>data to be loaded to base reg (z-or-s extended)  </td></tr>
    <tr><td class="paramname">o_wr_mask</td><td>write mask {byte3,byte2,byte1,byte0}  </td></tr>
    <tr><td class="paramname">o_wr_mem</td><td>write to data memory if enabled  </td></tr>
    <tr><td class="paramname">i_stall_from_alu</td><td>Pipeline Control ///stalls this stage when incoming instruction is a load/store  </td></tr>
    <tr><td class="paramname">i_ce</td><td>input clk enable for pipeline stalling of this stage  </td></tr>
    <tr><td class="paramname">o_ce</td><td>output clk enable for pipeline stalling of next stage  </td></tr>
    <tr><td class="paramname">i_stall</td><td>informs this stage to stall  </td></tr>
    <tr><td class="paramname">o_stall</td><td>informs pipeline to stall  </td></tr>
    <tr><td class="paramname">i_flush</td><td>flush this stage  </td></tr>
    <tr><td class="paramname">o_flush</td><td>flushes previous stages </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a526f59db134dafd3c697b19adeb9f66d" name="a526f59db134dafd3c697b19adeb9f66d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a526f59db134dafd3c697b19adeb9f66d">&#9670;&#160;</a></span>m5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="as__rv32i__writeback_8c.html#aecbc47b277c7b92c977cd44810fdd887">as_rv32i_writeback</a> m5 </td>
          <td>(</td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_funct3</em>memoryaccess_funct3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_data_load</em>memoryaccess_data_load, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_csr_out</em>csr_out, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_opcode_load</em>memoryaccess_opcode[`LOAD], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_opcode_system</em>memoryaccess_opcode[`SYSTEM], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_wr_rd</em>memoryaccess_wr_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_wr_rd</em>writeback_wr_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rd_addr</em>memoryaccess_rd_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rd_addr</em>writeback_rd_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rd</em>memoryaccess_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rd</em>writeback_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_pc</em>memoryaccess_pc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_next_pc</em>writeback_next_pc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_change_pc</em>writeback_change_pc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_go_to_trap</em>csr_go_to_trap, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_return_from_trap</em>csr_return_from_trap, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_return_address</em>csr_return_address, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_trap_address</em>csr_trap_address, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_ce</em>writeback_ce, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_stall</em>stall_writeback, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_flush</em>writeback_flush&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i_funct3</td><td>logic controller for the next PC and rd value [WRITEBACK STAGE , STAGE 5]function type  </td></tr>
    <tr><td class="paramname">i_data_load</td><td>data to be loaded to base reg (from previous stage)  </td></tr>
    <tr><td class="paramname">i_csr_out</td><td>CSR value to be loaded to basereg  </td></tr>
    <tr><td class="paramname">i_wr_rd</td><td>Basereg Control ///write rd to base reg is enabled (from memoryaccess stage)  </td></tr>
    <tr><td class="paramname">o_wr_rd</td><td>write rd to the base reg if enabled  </td></tr>
    <tr><td class="paramname">i_rd_addr</td><td>address for destination register (from previous stage)  </td></tr>
    <tr><td class="paramname">o_rd_addr</td><td>address for destination register  </td></tr>
    <tr><td class="paramname">i_rd</td><td>value to be written back to destination reg  </td></tr>
    <tr><td class="paramname">o_rd</td><td>value to be written back to destination register  </td></tr>
    <tr><td class="paramname">i_pc</td><td>PC Control ///pc value  </td></tr>
    <tr><td class="paramname">o_next_pc</td><td>new PC value  </td></tr>
    <tr><td class="paramname">o_change_pc</td><td>high if PC needs to jump  </td></tr>
    <tr><td class="paramname">i_go_to_trap</td><td>Trap-Handler ///high before going to trap (if exception/interrupt detected)  </td></tr>
    <tr><td class="paramname">i_return_from_trap</td><td>high before returning from trap (via mret)  </td></tr>
    <tr><td class="paramname">i_return_address</td><td>mepc CSR  </td></tr>
    <tr><td class="paramname">i_trap_address</td><td>mtvec CSR  </td></tr>
    <tr><td class="paramname">i_ce</td><td>Pipeline Control /// input clk enable for pipeline stalling of this stage  </td></tr>
    <tr><td class="paramname">o_stall</td><td>informs pipeline to stall  </td></tr>
    <tr><td class="paramname">o_flush</td><td>flushes previous stages </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a53503fcf21c1f75bf9d9dd315e593dc9" name="a53503fcf21c1f75bf9d9dd315e593dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53503fcf21c1f75bf9d9dd315e593dc9">&#9670;&#160;</a></span>o_ce()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch o_ce </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#ad4dba78a0f7763fd9a97b533fef7d39e">decoder_ce</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;next PC due to branch or jump </p>
<p>Pipeline Control /// </p>

</div>
</div>
<a id="a270e93e1db00880d10d158debd29dfcf" name="a270e93e1db00880d10d158debd29dfcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270e93e1db00880d10d158debd29dfcf">&#9670;&#160;</a></span>o_csr_out()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">o_csr_out </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a5a7c4b82bae1cce57a5409769d836641">csr_out</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;Source register 1 value (new value to be stored to CSR) </p>

</div>
</div>
<a id="a85b4f8da3198252b860c48b25e1f6d1c" name="a85b4f8da3198252b860c48b25e1f6d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b4f8da3198252b860c48b25e1f6d1c">&#9670;&#160;</a></span>o_go_to_trap_q()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">o_go_to_trap_q </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a2dd8db62e5a78e25e9c8d3c36f8f2ca3">csr_go_to_trap</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;mtvec CSR </p>

</div>
</div>
<a id="a05ed10b7905f988e22f303203c9e1811" name="a05ed10b7905f988e22f303203c9e1811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ed10b7905f988e22f303203c9e1811">&#9670;&#160;</a></span>o_iaddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch o_iaddr </td>
          <td>(</td>
          <td class="paramtype">o_iaddr&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8937dfaedf36abcd8bb929ce79d05ae" name="ac8937dfaedf36abcd8bb929ce79d05ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8937dfaedf36abcd8bb929ce79d05ae">&#9670;&#160;</a></span>o_inst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch o_inst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#ae4c5fa899b6f49e95c797f9e1340a813">fetch_inst</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; retrieved instruction from Memory </p>

</div>
</div>
<a id="a4aeacd282f048475a5fac8cbb39871b3" name="a4aeacd282f048475a5fac8cbb39871b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aeacd282f048475a5fac8cbb39871b3">&#9670;&#160;</a></span>o_pc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch o_pc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#acc3b2175730538d2c9d90b17c5c4f56e">fetch_pc</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;Instruction address </p>

</div>
</div>
<a id="aa28e5c24e3f054252cc997d47d551c76" name="aa28e5c24e3f054252cc997d47d551c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa28e5c24e3f054252cc997d47d551c76">&#9670;&#160;</a></span>o_return_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">o_return_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a06677ef268e9cfb138670dacd68813df">csr_return_address</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;high if writeback will issue change_pc (which will override this stage) </p>

</div>
</div>
<a id="a27e490dc59aacb588b614e7e20676b70" name="a27e490dc59aacb588b614e7e20676b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e490dc59aacb588b614e7e20676b70">&#9670;&#160;</a></span>o_return_from_trap_q()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">o_return_from_trap_q </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#af49f2454f53dc6207765b97b2b3093c1">csr_return_from_trap</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;high before going to trap (if exception/interrupt detected) </p>

</div>
</div>
<a id="ab3361c1e1824f33432ea074f17fd5a7e" name="ab3361c1e1824f33432ea074f17fd5a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3361c1e1824f33432ea074f17fd5a7e">&#9670;&#160;</a></span>o_stb_inst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">as_rv32i_fetch o_stb_inst </td>
          <td>(</td>
          <td class="paramtype">o_stb_inst&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; instruction </p>

</div>
</div>
<a id="a39fccd3592991808abb90ab3ed2f6c6b" name="a39fccd3592991808abb90ab3ed2f6c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39fccd3592991808abb90ab3ed2f6c6b">&#9670;&#160;</a></span>o_trap_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">o_trap_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#aee879e2ade97181b2491c12ac14ae465">csr_trap_address</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;mepc CSR </p>

</div>
</div>
<a id="aae2449942b6881852a7fcd31cea9450f" name="aae2449942b6881852a7fcd31cea9450f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae2449942b6881852a7fcd31cea9450f">&#9670;&#160;</a></span>operand_forwarding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="as__rv32i__forwarding_8c.html#a79016146c51a0eda6f21d0003690ef07">rv32i_forwarding</a> operand_forwarding </td>
          <td>(</td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rs1_orig</em>rs1_orig, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_rs2_orig</em>rs2_orig, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_decoder_rs1_addr_q</em>decoder_rs1_addr_q, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_decoder_rs2_addr_q</em>decoder_rs2_addr_q, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_alu_force_stall</em>alu_force_stall, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rs1</em>rs1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>o_rs2</em>rs2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_alu_rd_addr</em>alu_rd_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_alu_wr_rd</em>alu_wr_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_alu_rd_valid</em>alu_rd_valid, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_alu_rd</em>alu_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_memoryaccess_ce</em>memoryaccess_ce, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_memoryaccess_rd_addr</em>memoryaccess_rd_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_memoryaccess_wr_rd</em>memoryaccess_wr_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_writeback_rd</em>writeback_rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">.&#160;</td>
          <td class="paramname"><em>i_writeback_ce</em>writeback_ce&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>module instantiations /// </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i_rs1_orig</td><td>logic for operand forwardingcurrent rs1 value saved in basereg  </td></tr>
    <tr><td class="paramname">i_rs2_orig</td><td>current rs2 value saved in basereg  </td></tr>
    <tr><td class="paramname">i_decoder_rs1_addr_q</td><td>address of operand rs1 used in ALU stage  </td></tr>
    <tr><td class="paramname">i_decoder_rs2_addr_q</td><td>address of operand rs2 used in ALU stage  </td></tr>
    <tr><td class="paramname">o_alu_force_stall</td><td>high to force ALU stage to stall  </td></tr>
    <tr><td class="paramname">o_rs1</td><td>rs1 value with Operand Forwarding  </td></tr>
    <tr><td class="paramname">o_rs2</td><td>rs2 value with Operand Forwarding  </td></tr>
    <tr><td class="paramname">i_alu_rd_addr</td><td>Stage 4 [MEMORYACCESS] ///destination register address  </td></tr>
    <tr><td class="paramname">i_alu_wr_rd</td><td>high if rd_addr will be written  </td></tr>
    <tr><td class="paramname">i_alu_rd_valid</td><td>high if rd is already valid at this stage (not LOAD nor CSR instruction)  </td></tr>
    <tr><td class="paramname">i_alu_rd</td><td>rd value in stage 4  </td></tr>
    <tr><td class="paramname">i_memoryaccess_ce</td><td>high if stage 4 is enabled  </td></tr>
    <tr><td class="paramname">i_memoryaccess_rd_addr</td><td>Stage 5 [WRITEBACK] ///destination register address  </td></tr>
    <tr><td class="paramname">i_memoryaccess_wr_rd</td><td>high if rd_addr will be written  </td></tr>
    <tr><td class="paramname">i_writeback_rd</td><td>rd value in stage 5  </td></tr>
    <tr><td class="paramname">i_writeback_ce</td><td>high if stage 4 is enabled </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0ef3dcd716dbd5d26dcc5c151f96b686" name="a0ef3dcd716dbd5d26dcc5c151f96b686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ef3dcd716dbd5d26dcc5c151f96b686">&#9670;&#160;</a></span>writeback_change_pc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">writeback_change_pc </td>
          <td>(</td>
          <td class="paramtype">writeback_change_pc&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;Program Counter (three stages had already been filled [fetch -&gt; decode -&gt; execute ]) </p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a0e1ffa03ab9f631c163f9a473e9b3147" name="a0e1ffa03ab9f631c163f9a473e9b3147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e1ffa03ab9f631c163f9a473e9b3147">&#9670;&#160;</a></span>alu_ce</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_ce</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00114">114</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a7502f04a79027285ce4e41a8e3d32aaa" name="a7502f04a79027285ce4e41a8e3d32aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7502f04a79027285ce4e41a8e3d32aaa">&#9670;&#160;</a></span>alu_change_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_change_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00108">108</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a049bbabe1e1955cd62eff81eed77ea66" name="a049bbabe1e1955cd62eff81eed77ea66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a049bbabe1e1955cd62eff81eed77ea66">&#9670;&#160;</a></span>alu_exception</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [`EXCEPTION_WIDTH-1:0] alu_exception</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00113">113</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ad1c56f859ec8fb2a88c094edec3488bf" name="ad1c56f859ec8fb2a88c094edec3488bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c56f859ec8fb2a88c094edec3488bf">&#9670;&#160;</a></span>alu_flush</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_flush</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00115">115</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="afefeb1b8251b8d56b038718d516e7ce0" name="afefeb1b8251b8d56b038718d516e7ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afefeb1b8251b8d56b038718d516e7ce0">&#9670;&#160;</a></span>alu_force_stall</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_force_stall</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00116">116</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="adbaeba6bedc020c4c9f48b4732367673" name="adbaeba6bedc020c4c9f48b4732367673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbaeba6bedc020c4c9f48b4732367673">&#9670;&#160;</a></span>alu_funct3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [2:0] alu_funct3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00104">104</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ab24b321ff6020dfdd4eaed4888d3e449" name="ab24b321ff6020dfdd4eaed4888d3e449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab24b321ff6020dfdd4eaed4888d3e449">&#9670;&#160;</a></span>alu_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [11:0] alu_imm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00103">103</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a3c2aacef92f82b980507f1eac5a51bd9" name="a3c2aacef92f82b980507f1eac5a51bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c2aacef92f82b980507f1eac5a51bd9">&#9670;&#160;</a></span>alu_next_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] alu_next_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00107">107</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a807101633a216f66bca703172822ff6f" name="a807101633a216f66bca703172822ff6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a807101633a216f66bca703172822ff6f">&#9670;&#160;</a></span>alu_opcode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [`OPCODE_WIDTH-1:0] alu_opcode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>wires for as_rv32i_alu /// </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00099">99</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a6190ac11f9e8b61b3b42d49b08b3f129" name="a6190ac11f9e8b61b3b42d49b08b3f129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6190ac11f9e8b61b3b42d49b08b3f129">&#9670;&#160;</a></span>alu_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] alu_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00106">106</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ac5ff506e4c02ea809aaeb5ce0f3ae0ff" name="ac5ff506e4c02ea809aaeb5ce0f3ae0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ff506e4c02ea809aaeb5ce0f3ae0ff">&#9670;&#160;</a></span>alu_rd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] alu_rd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00111">111</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="acb7abce9f32d92b718ec22eb90a92f0f" name="acb7abce9f32d92b718ec22eb90a92f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb7abce9f32d92b718ec22eb90a92f0f">&#9670;&#160;</a></span>alu_rd_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [4:0] alu_rd_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00110">110</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a5dd9a3c5a3cbedc4acdb28ca3a36ec2d" name="a5dd9a3c5a3cbedc4acdb28ca3a36ec2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dd9a3c5a3cbedc4acdb28ca3a36ec2d">&#9670;&#160;</a></span>alu_rd_valid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_rd_valid</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00112">112</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a7b0728f19bc98cb3b57f0c504526d647" name="a7b0728f19bc98cb3b57f0c504526d647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b0728f19bc98cb3b57f0c504526d647">&#9670;&#160;</a></span>alu_rs1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] alu_rs1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00101">101</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ab6593e2b595109231e022af4fda37de5" name="ab6593e2b595109231e022af4fda37de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6593e2b595109231e022af4fda37de5">&#9670;&#160;</a></span>alu_rs1_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [4:0] alu_rs1_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00100">100</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a374427398550b447104548fa634a3d52" name="a374427398550b447104548fa634a3d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a374427398550b447104548fa634a3d52">&#9670;&#160;</a></span>alu_rs2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] alu_rs2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00102">102</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ad74bfa657cb63113b18ba1df46d43ebe" name="ad74bfa657cb63113b18ba1df46d43ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad74bfa657cb63113b18ba1df46d43ebe">&#9670;&#160;</a></span>alu_wr_rd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_wr_rd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00109">109</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a7361905771f866ac52ce388a0f8c6c55" name="a7361905771f866ac52ce388a0f8c6c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7361905771f866ac52ce388a0f8c6c55">&#9670;&#160;</a></span>alu_y</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] alu_y</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00105">105</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="aa5a8548a4d67626e84523b1cea7169e2" name="aa5a8548a4d67626e84523b1cea7169e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a8548a4d67626e84523b1cea7169e2">&#9670;&#160;</a></span>begin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">end else begin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00396">396</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a696ec1f450865dd9c2a6c4f8883ec463" name="a696ec1f450865dd9c2a6c4f8883ec463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a696ec1f450865dd9c2a6c4f8883ec463">&#9670;&#160;</a></span>ce_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">assign ce_read = <a class="el" href="as__rv32i__core_8c.html#ad4dba78a0f7763fd9a97b533fef7d39e">decoder_ce</a> &amp;&amp; !<a class="el" href="as__rv32i__core_8c.html#a9405acddc9e2f1e21c04caad151ce740">stall_decoder</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reads basereg only decoder is not stalled </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00079">79</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a2dd8db62e5a78e25e9c8d3c36f8f2ca3" name="a2dd8db62e5a78e25e9c8d3c36f8f2ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd8db62e5a78e25e9c8d3c36f8f2ca3">&#9670;&#160;</a></span>csr_go_to_trap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">assign csr_go_to_trap = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>high before going to trap (if exception/interrupt detected) </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00144">144</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a5a7c4b82bae1cce57a5409769d836641" name="a5a7c4b82bae1cce57a5409769d836641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a7c4b82bae1cce57a5409769d836641">&#9670;&#160;</a></span>csr_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] csr_out</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>wires for as_rv32i_csr /// </p>
<p>CSR value to be stored to basereg </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00141">141</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a06677ef268e9cfb138670dacd68813df" name="a06677ef268e9cfb138670dacd68813df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06677ef268e9cfb138670dacd68813df">&#9670;&#160;</a></span>csr_return_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">assign csr_return_address = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mepc CSR </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00142">142</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="af49f2454f53dc6207765b97b2b3093c1" name="af49f2454f53dc6207765b97b2b3093c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af49f2454f53dc6207765b97b2b3093c1">&#9670;&#160;</a></span>csr_return_from_trap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">assign csr_return_from_trap = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>high before returning from trap (via mret) </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00145">145</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="aee879e2ade97181b2491c12ac14ae465" name="aee879e2ade97181b2491c12ac14ae465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee879e2ade97181b2491c12ac14ae465">&#9670;&#160;</a></span>csr_trap_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">assign csr_trap_address = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mtvec CSR </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00143">143</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ab659ca9d192a299a78091f69cb5dce47" name="ab659ca9d192a299a78091f69cb5dce47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab659ca9d192a299a78091f69cb5dce47">&#9670;&#160;</a></span>decoder_alu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [`ALU_WIDTH-1:0] decoder_alu</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>wires for as_rv32i_decoder /// </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00086">86</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ad4dba78a0f7763fd9a97b533fef7d39e" name="ad4dba78a0f7763fd9a97b533fef7d39e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4dba78a0f7763fd9a97b533fef7d39e">&#9670;&#160;</a></span>decoder_ce</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire decoder_ce</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00095">95</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a6f15a7b4ed54142e65857d77437ff8c8" name="a6f15a7b4ed54142e65857d77437ff8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f15a7b4ed54142e65857d77437ff8c8">&#9670;&#160;</a></span>decoder_exception</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [`EXCEPTION_WIDTH-1:0] decoder_exception</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00094">94</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a1f6e7b86aa5f020d0df8f109d52db9df" name="a1f6e7b86aa5f020d0df8f109d52db9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f6e7b86aa5f020d0df8f109d52db9df">&#9670;&#160;</a></span>decoder_flush</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire decoder_flush</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00096">96</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a9785bbfa2f83ac5610cb687ef25f31e8" name="a9785bbfa2f83ac5610cb687ef25f31e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9785bbfa2f83ac5610cb687ef25f31e8">&#9670;&#160;</a></span>decoder_funct3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [2:0] decoder_funct3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00093">93</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a3664d7ec4a4f95200d5f478c8cb32c98" name="a3664d7ec4a4f95200d5f478c8cb32c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3664d7ec4a4f95200d5f478c8cb32c98">&#9670;&#160;</a></span>decoder_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] decoder_imm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00092">92</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ac2c80d13700d028a4f9bc756bce1eaec" name="ac2c80d13700d028a4f9bc756bce1eaec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2c80d13700d028a4f9bc756bce1eaec">&#9670;&#160;</a></span>decoder_opcode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [`OPCODE_WIDTH-1:0] decoder_opcode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00087">87</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="abd0b658fe1c57206dc44047d2fce3c95" name="abd0b658fe1c57206dc44047d2fce3c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd0b658fe1c57206dc44047d2fce3c95">&#9670;&#160;</a></span>decoder_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] decoder_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00088">88</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a761fe7100fc31af9e1c1112974ea49c4" name="a761fe7100fc31af9e1c1112974ea49c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a761fe7100fc31af9e1c1112974ea49c4">&#9670;&#160;</a></span>decoder_rd_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [4:0] decoder_rd_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00091">91</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ac2e694d0754c9db41534f7a933069809" name="ac2e694d0754c9db41534f7a933069809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e694d0754c9db41534f7a933069809">&#9670;&#160;</a></span>decoder_rs1_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [4:0] decoder_rs1_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00089">89</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a368efa3e37d426d3390b0c465200c170" name="a368efa3e37d426d3390b0c465200c170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a368efa3e37d426d3390b0c465200c170">&#9670;&#160;</a></span>decoder_rs1_addr_q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [4:0] decoder_rs1_addr_q</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00090">90</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a383c63f7f2a0057b7aae0dfdde2aa6cb" name="a383c63f7f2a0057b7aae0dfdde2aa6cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383c63f7f2a0057b7aae0dfdde2aa6cb">&#9670;&#160;</a></span>decoder_rs2_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [4:0] decoder_rs2_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00089">89</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ae145fef7d7a0f81bea9a58cfb262eb10" name="ae145fef7d7a0f81bea9a58cfb262eb10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae145fef7d7a0f81bea9a58cfb262eb10">&#9670;&#160;</a></span>decoder_rs2_addr_q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [4:0] decoder_rs2_addr_q</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00090">90</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a13b3a3bbbf46974b1b6b90a1dbecd45c" name="a13b3a3bbbf46974b1b6b90a1dbecd45c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b3a3bbbf46974b1b6b90a1dbecd45c">&#9670;&#160;</a></span>f_alu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">end wire [4:0] f_alu =<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`ADD]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`SUB]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`SLT]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`SLTU]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`XOR]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`OR]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`AND]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`SLL]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`SRL]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`SRA]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`EQ]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`NEQ]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`GE]+<a class="el" href="as__rv32i__core_8c.html#ab659ca9d192a299a78091f69cb5dce47">decoder_alu</a>[`GEU]+0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>assumption on inputs(not more than one opcode and alu operation is high) /// </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00422">422</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="adb5fe3cf7e0e353970e7b4698243515a" name="adb5fe3cf7e0e353970e7b4698243515a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5fe3cf7e0e353970e7b4698243515a">&#9670;&#160;</a></span>f_alu_rs2_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">end reg [4:0] f_alu_rs2_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00432">432</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a6c2c426e99f2c9a264a81ddcd089c43c" name="a6c2c426e99f2c9a264a81ddcd089c43c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2c426e99f2c9a264a81ddcd089c43c">&#9670;&#160;</a></span>f_memoryaccess_rs1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] f_memoryaccess_rs1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00435">435</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a226948bdaca14770c35f82149cb9249c" name="a226948bdaca14770c35f82149cb9249c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a226948bdaca14770c35f82149cb9249c">&#9670;&#160;</a></span>f_memoryaccess_rs1_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [4:0] f_memoryaccess_rs1_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00433">433</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ad5eae3cf0e901aae277da5bf28eb7b84" name="ad5eae3cf0e901aae277da5bf28eb7b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5eae3cf0e901aae277da5bf28eb7b84">&#9670;&#160;</a></span>f_memoryaccess_rs2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] f_memoryaccess_rs2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00436">436</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ade0c6a83607ef843c86b13fe97a29208" name="ade0c6a83607ef843c86b13fe97a29208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade0c6a83607ef843c86b13fe97a29208">&#9670;&#160;</a></span>f_memoryaccess_rs2_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [4:0] f_memoryaccess_rs2_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00434">434</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a0053885f7f3bf6ff902fc27e4e4f597e" name="a0053885f7f3bf6ff902fc27e4e4f597e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0053885f7f3bf6ff902fc27e4e4f597e">&#9670;&#160;</a></span>f_opcode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [4:0] f_opcode =<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`RTYPE]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`ITYPE]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`LOAD]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`STORE]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`BRANCH]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`JAL]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`JALR]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`LUI]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`AUIPC]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`<a class="el" href="as__rv32i__soc___t_b_8c.html#a85aaa49b90f958c9f3171f41ee8cf58b">SYSTEM</a>]+<a class="el" href="as__rv32i__core_8c.html#ac2c80d13700d028a4f9bc756bce1eaec">decoder_opcode</a>[`FENCE]+0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00423">423</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ae60469559d9a3cf82d4604b4969d7100" name="ae60469559d9a3cf82d4604b4969d7100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae60469559d9a3cf82d4604b4969d7100">&#9670;&#160;</a></span>f_past_valid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">end ifdef FORMAL reg f_past_valid = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>f_past_valid logic /// </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00413">413</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ae4c5fa899b6f49e95c797f9e1340a813" name="ae4c5fa899b6f49e95c797f9e1340a813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c5fa899b6f49e95c797f9e1340a813">&#9670;&#160;</a></span>fetch_inst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] fetch_inst</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00083">83</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="acc3b2175730538d2c9d90b17c5c4f56e" name="acc3b2175730538d2c9d90b17c5c4f56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc3b2175730538d2c9d90b17c5c4f56e">&#9670;&#160;</a></span>fetch_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] fetch_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>wires for as_rv32i_fetch /// </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00082">82</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a7f6af90859c73e1455f4c2fa4025a9d8" name="a7f6af90859c73e1455f4c2fa4025a9d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6af90859c73e1455f4c2fa4025a9d8">&#9670;&#160;</a></span>i_ack_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire [31:0] output wire [31:0] output wire input wire input wire [31:0] output wire [31:0] output wire [31:0] output wire [3:0] output wire output wire input wire i_ack_data</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ack by data memory (high when read data is ready or when write data is already written) </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00067">67</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ad73618636f1d060d25bf9fa2be488aff" name="ad73618636f1d060d25bf9fa2be488aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73618636f1d060d25bf9fa2be488aff">&#9670;&#160;</a></span>i_ack_inst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire [31:0] output wire [31:0] output wire input wire i_ack_inst</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ack (high if new instruction is ready) </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00058">58</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a33f7f7b84d41aa5d9591e6dc3989772d" name="a33f7f7b84d41aa5d9591e6dc3989772d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33f7f7b84d41aa5d9591e6dc3989772d">&#9670;&#160;</a></span>i_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire i_clk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Top-level module for the RV32I core. </p>
<p>\module as_rv32i_core</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PC_RESET</td><td>PC reset value (default = 32'h00_00_00_00) </td></tr>
    <tr><td class="paramname">TRAP_ADDRESS</td><td>Trap address value (default = 0) </td></tr>
    <tr><td class="paramname">ZICSR_EXTENSION</td><td>ZICSR extension flag (default = 1) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00052">52</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ad6c68b5103411fe2027e837a87cec1c2" name="ad6c68b5103411fe2027e837a87cec1c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c68b5103411fe2027e837a87cec1c2">&#9670;&#160;</a></span>i_din</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire [31:0] output wire [31:0] output wire input wire input wire [31:0] i_din</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data Memory Interface (32 bit ram) ///. </p>
<p>data retrieve from memory </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00061">61</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ae71867a3c99b894024572cb8b907b836" name="ae71867a3c99b894024572cb8b907b836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae71867a3c99b894024572cb8b907b836">&#9670;&#160;</a></span>i_external_interrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire [31:0] output wire [31:0] output wire input wire input wire [31:0] output wire [31:0] output wire [31:0] output wire [3:0] output wire output wire input wire input wire i_external_interrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupts ///. </p>
<p>interrupt from external source </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00070">70</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a1601d00090bede58c328ff55bcf7aebf" name="a1601d00090bede58c328ff55bcf7aebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1601d00090bede58c328ff55bcf7aebf">&#9670;&#160;</a></span>i_inst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire [31:0] i_inst</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instruction Memory Interface (32 bit rom) ///. </p>
<p>32-bit instruction </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00055">55</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a42126a58596174c8d938df99eaeee057" name="a42126a58596174c8d938df99eaeee057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42126a58596174c8d938df99eaeee057">&#9670;&#160;</a></span>i_rst_n</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire i_rst_n</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00052">52</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a76e47a683129464cb6eef56229d8e3d9" name="a76e47a683129464cb6eef56229d8e3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76e47a683129464cb6eef56229d8e3d9">&#9670;&#160;</a></span>i_software_interrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire [31:0] output wire [31:0] output wire input wire input wire [31:0] output wire [31:0] output wire [31:0] output wire [3:0] output wire output wire input wire input wire input wire i_software_interrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt from software (inter-processor interrupt) </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00071">71</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a79c2ad999d1c5def03a3e52bc749be74" name="a79c2ad999d1c5def03a3e52bc749be74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c2ad999d1c5def03a3e52bc749be74">&#9670;&#160;</a></span>i_timer_interrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire [31:0] output wire [31:0] output wire input wire input wire [31:0] output wire [31:0] output wire [31:0] output wire [3:0] output wire output wire input wire input wire input wire input wire i_timer_interrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt;interrupt from timer </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00072">72</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ad1e3135f34555e94cbc9c9dcd10b909c" name="ad1e3135f34555e94cbc9c9dcd10b909c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e3135f34555e94cbc9c9dcd10b909c">&#9670;&#160;</a></span>memoryaccess_ce</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire memoryaccess_ce</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00127">127</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="aa6a5187d0c925820fc732c350ace918c" name="aa6a5187d0c925820fc732c350ace918c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a5187d0c925820fc732c350ace918c">&#9670;&#160;</a></span>memoryaccess_data_load</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] memoryaccess_data_load</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00125">125</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a8c2d26f76b53210702f41c0d3b9574f6" name="a8c2d26f76b53210702f41c0d3b9574f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c2d26f76b53210702f41c0d3b9574f6">&#9670;&#160;</a></span>memoryaccess_flush</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire memoryaccess_flush</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00128">128</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a10f91da821b1422e68f2ed85e42b5383" name="a10f91da821b1422e68f2ed85e42b5383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f91da821b1422e68f2ed85e42b5383">&#9670;&#160;</a></span>memoryaccess_funct3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [2:0] memoryaccess_funct3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00120">120</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="acedcf9d8cc7469116f52ef5849eb020b" name="acedcf9d8cc7469116f52ef5849eb020b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acedcf9d8cc7469116f52ef5849eb020b">&#9670;&#160;</a></span>memoryaccess_opcode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [`OPCODE_WIDTH-1:0] memoryaccess_opcode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>wires for as_rv32i_memoryaccess /// </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00119">119</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="aa3280b452f2f3a146d2cc70f72c1bccc" name="aa3280b452f2f3a146d2cc70f72c1bccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3280b452f2f3a146d2cc70f72c1bccc">&#9670;&#160;</a></span>memoryaccess_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] memoryaccess_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00121">121</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ab2f6ab0fdb561a4774cc46401a7563e7" name="ab2f6ab0fdb561a4774cc46401a7563e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f6ab0fdb561a4774cc46401a7563e7">&#9670;&#160;</a></span>memoryaccess_rd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] memoryaccess_rd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00124">124</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="adfbd816c274c5575a67f46dcbe532097" name="adfbd816c274c5575a67f46dcbe532097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfbd816c274c5575a67f46dcbe532097">&#9670;&#160;</a></span>memoryaccess_rd_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [4:0] memoryaccess_rd_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00123">123</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="aebd65e48265cc578a321bd44c890c444" name="aebd65e48265cc578a321bd44c890c444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebd65e48265cc578a321bd44c890c444">&#9670;&#160;</a></span>memoryaccess_wr_mem</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire memoryaccess_wr_mem</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00126">126</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a8d9a9faf2597a23a6bd5dccceb7b676a" name="a8d9a9faf2597a23a6bd5dccceb7b676a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d9a9faf2597a23a6bd5dccceb7b676a">&#9670;&#160;</a></span>memoryaccess_wr_rd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire memoryaccess_wr_rd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00122">122</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="aede3026eeb66c50cfb5fd4139cdf6267" name="aede3026eeb66c50cfb5fd4139cdf6267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede3026eeb66c50cfb5fd4139cdf6267">&#9670;&#160;</a></span>o_daddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire [31:0] output wire [31:0] output wire input wire input wire [31:0] output wire [31:0] output wire [31:0] o_daddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of data memory for store/load </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00063">63</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a335e3b0fc5de4a38c1b4c59f9330d204" name="a335e3b0fc5de4a38c1b4c59f9330d204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a335e3b0fc5de4a38c1b4c59f9330d204">&#9670;&#160;</a></span>o_dout</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire [31:0] output wire [31:0] output wire input wire input wire [31:0] output wire [31:0] o_dout</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>data to be stored to memory </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00062">62</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a699a31f1f3ec013d9af6d708c9f86343" name="a699a31f1f3ec013d9af6d708c9f86343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699a31f1f3ec013d9af6d708c9f86343">&#9670;&#160;</a></span>o_iaddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire [31:0] output wire [31:0] o_iaddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of instruction </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00056">56</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a552a679af5581d447cae73274a6f784a" name="a552a679af5581d447cae73274a6f784a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a552a679af5581d447cae73274a6f784a">&#9670;&#160;</a></span>o_stall_from_alu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire o_stall_from_alu</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00129">129</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a6ecbcf3261967e9178a9873642ea80ec" name="a6ecbcf3261967e9178a9873642ea80ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ecbcf3261967e9178a9873642ea80ec">&#9670;&#160;</a></span>o_stb_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire [31:0] output wire [31:0] output wire input wire input wire [31:0] output wire [31:0] output wire [31:0] output wire [3:0] output wire output wire o_stb_data</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>request for read/write access to data memory </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00066">66</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a97ea7e264b6ed0fe1495251cc7a6affa" name="a97ea7e264b6ed0fe1495251cc7a6affa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ea7e264b6ed0fe1495251cc7a6affa">&#9670;&#160;</a></span>o_stb_inst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">assign o_stb_inst = <a class="el" href="as__rv32i__fetch_8c.html#a2c88bbc26d24d832bf6e44aa2e543e68">ce</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>request for read access to instruction memory </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00057">57</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a3b704db7df92aa651fc6f354e5b83004" name="a3b704db7df92aa651fc6f354e5b83004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b704db7df92aa651fc6f354e5b83004">&#9670;&#160;</a></span>o_wr_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">assign o_wr_en = <a class="el" href="as__rv32i__core_8c.html#aebd65e48265cc578a321bd44c890c444">memoryaccess_wr_mem</a> &amp;&amp; !<a class="el" href="as__rv32i__core_8c.html#a980b54770b4b96a6d98ab9a6d3464961">writeback_change_pc</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>write enable </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00065">65</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a2901c75327328eb671d97d1903a716ce" name="a2901c75327328eb671d97d1903a716ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2901c75327328eb671d97d1903a716ce">&#9670;&#160;</a></span>o_wr_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_core input wire input wire [31:0] output wire [31:0] output wire input wire input wire [31:0] output wire [31:0] output wire [31:0] output wire [3:0] o_wr_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>write mask control </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00064">64</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a44a005999f06d150aab2c90ec4e2f3ed" name="a44a005999f06d150aab2c90ec4e2f3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a005999f06d150aab2c90ec4e2f3ed">&#9670;&#160;</a></span>rs1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] rs1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00078">78</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="add3c46315b236375d241d2b96ac3536c" name="add3c46315b236375d241d2b96ac3536c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3c46315b236375d241d2b96ac3536c">&#9670;&#160;</a></span>rs1_orig</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] rs1_orig</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>wires for basereg /// </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00077">77</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a697fa65873e074854d612e00f442ddcd" name="a697fa65873e074854d612e00f442ddcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697fa65873e074854d612e00f442ddcd">&#9670;&#160;</a></span>rs2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] rs2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00078">78</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a99bdda85928391a8054a4513b5f883f8" name="a99bdda85928391a8054a4513b5f883f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99bdda85928391a8054a4513b5f883f8">&#9670;&#160;</a></span>rs2_orig</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] rs2_orig</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00077">77</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a318f09ccd9874b5fcf5575f0b734025e" name="a318f09ccd9874b5fcf5575f0b734025e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a318f09ccd9874b5fcf5575f0b734025e">&#9670;&#160;</a></span>stall_alu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire stall_alu</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00148">148</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a9405acddc9e2f1e21c04caad151ce740" name="a9405acddc9e2f1e21c04caad151ce740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9405acddc9e2f1e21c04caad151ce740">&#9670;&#160;</a></span>stall_decoder</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire stall_decoder</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00147">147</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a9cb5df7029d41148e3f85772f9ee53ca" name="a9cb5df7029d41148e3f85772f9ee53ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cb5df7029d41148e3f85772f9ee53ca">&#9670;&#160;</a></span>stall_memoryaccess</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire stall_memoryaccess</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00149">149</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="ab334c2fae901cca0fb7e0ed13723e2c7" name="ab334c2fae901cca0fb7e0ed13723e2c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab334c2fae901cca0fb7e0ed13723e2c7">&#9670;&#160;</a></span>stall_writeback</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire stall_writeback</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>control stall of each pipeline stages </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00150">150</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a75055d9058913f47360aebe22c2f559a" name="a75055d9058913f47360aebe22c2f559a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75055d9058913f47360aebe22c2f559a">&#9670;&#160;</a></span>writeback_ce</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire writeback_ce</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00137">137</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a980b54770b4b96a6d98ab9a6d3464961" name="a980b54770b4b96a6d98ab9a6d3464961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a980b54770b4b96a6d98ab9a6d3464961">&#9670;&#160;</a></span>writeback_change_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire writeback_change_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00136">136</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a776f2970c667246a236a998fd2427e14" name="a776f2970c667246a236a998fd2427e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a776f2970c667246a236a998fd2427e14">&#9670;&#160;</a></span>writeback_flush</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire writeback_flush</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00138">138</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a594855a22ec83910857e054a1655a25e" name="a594855a22ec83910857e054a1655a25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a594855a22ec83910857e054a1655a25e">&#9670;&#160;</a></span>writeback_next_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] writeback_next_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00135">135</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a4af83f5001c15e3a62803673a47d531a" name="a4af83f5001c15e3a62803673a47d531a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4af83f5001c15e3a62803673a47d531a">&#9670;&#160;</a></span>writeback_rd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] writeback_rd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00134">134</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a2cceb5bb170c349d243a8c25fdc7b58d" name="a2cceb5bb170c349d243a8c25fdc7b58d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cceb5bb170c349d243a8c25fdc7b58d">&#9670;&#160;</a></span>writeback_rd_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [4:0] writeback_rd_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00133">133</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
<a id="a2c03209760f1a29985791cbf75b27eb1" name="a2c03209760f1a29985791cbf75b27eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c03209760f1a29985791cbf75b27eb1">&#9670;&#160;</a></span>writeback_wr_rd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire writeback_wr_rd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>wires for as_rv32i_writeback /// </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__core_8c_source.html#l00132">132</a> of file <a class="el" href="as__rv32i__core_8c_source.html">as_rv32i_core.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_35191fc563656ec8e3f935b60461952d.html">RISC-V-main</a></li><li class="navelem"><a class="el" href="dir_275d7bbcd657260ed72fb35e0e3948dd.html">Docs</a></li><li class="navelem"><a class="el" href="dir_569154f18a69f4f69df5baf3de4c8d50.html">RTL</a></li><li class="navelem"><a class="el" href="as__rv32i__core_8c.html">as_rv32i_core.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
