/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  reg [14:0] celloutsig_0_1z;
  wire celloutsig_0_27z;
  reg [10:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [11:0] celloutsig_1_0z;
  reg [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_4z;
  wire [21:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [19:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(in_data[19] & celloutsig_0_3z);
  assign celloutsig_0_3z = ~(celloutsig_0_2z[4] | in_data[89]);
  assign celloutsig_0_44z = ~(celloutsig_0_31z | celloutsig_0_5z);
  assign celloutsig_1_6z = ~celloutsig_1_0z[4];
  assign celloutsig_0_31z = ~((celloutsig_0_16z[2] | celloutsig_0_28z[3]) & celloutsig_0_15z);
  assign celloutsig_0_45z = ~((celloutsig_0_27z | celloutsig_0_34z[2]) & celloutsig_0_28z[8]);
  assign celloutsig_0_10z = ~((celloutsig_0_8z[9] | celloutsig_0_8z[8]) & celloutsig_0_4z);
  assign celloutsig_0_0z = in_data[82] | ~(in_data[5]);
  assign celloutsig_1_12z = celloutsig_1_0z[10] | ~(celloutsig_1_8z[4]);
  assign celloutsig_1_19z = celloutsig_1_11z | ~(celloutsig_1_12z);
  assign celloutsig_0_27z = celloutsig_0_19z[7] | ~(celloutsig_0_7z);
  assign celloutsig_1_4z = { celloutsig_1_0z[10:4], celloutsig_1_2z, celloutsig_1_1z } & { celloutsig_1_0z[10:0], celloutsig_1_1z };
  assign celloutsig_1_9z = in_data[114:111] & { celloutsig_1_8z[7:5], celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_8z[3:2], celloutsig_1_12z, celloutsig_1_2z } & { celloutsig_1_0z[11:6], celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[57:49], celloutsig_0_2z } & { in_data[84:79], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_19z = { in_data[74:68], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_6z } & { in_data[81:74], celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_34z = { celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_5z } / { 1'h1, celloutsig_0_2z[2:0] };
  assign celloutsig_1_5z = { in_data[139:120], celloutsig_1_1z, 1'h0 } / { 2'h2, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_8z = celloutsig_1_0z / { 1'h1, celloutsig_1_4z[10:4], 1'h0, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_12z = { celloutsig_0_8z[14:6], celloutsig_0_9z } / { 1'h1, in_data[28:23], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_3z } > { celloutsig_0_2z[4:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = celloutsig_1_0z[4:2] > in_data[98:96];
  assign celloutsig_0_6z = { celloutsig_0_2z[2:1], celloutsig_0_5z } > { in_data[6:5], celloutsig_0_4z };
  assign celloutsig_0_15z = { in_data[17:16], celloutsig_0_7z } <= { celloutsig_0_8z[0], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_13z = in_data[49:22] && { celloutsig_0_8z[11:4], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_11z = { in_data[173:167], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z[19:1], celloutsig_1_0z } || { celloutsig_1_8z[8:5], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_16z = { celloutsig_0_1z[13:5], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_1_2z = in_data[101:98] | in_data[159:156];
  assign celloutsig_1_14z = celloutsig_1_6z & celloutsig_1_5z[17];
  assign celloutsig_1_18z = ^ { celloutsig_1_7z[17:9], celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_2z = in_data[19:14] ^ celloutsig_0_1z[9:4];
  assign celloutsig_0_7z = ~((celloutsig_0_6z & celloutsig_0_4z) | celloutsig_0_2z[2]);
  assign celloutsig_0_9z = ~((celloutsig_0_1z[8] & celloutsig_0_0z) | celloutsig_0_6z);
  assign celloutsig_0_18z = ~((celloutsig_0_10z & celloutsig_0_13z) | celloutsig_0_9z);
  always_latch
    if (clkin_data[96]) celloutsig_1_0z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[125:114];
  always_latch
    if (clkin_data[128]) celloutsig_1_10z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_10z = in_data[134:130];
  always_latch
    if (clkin_data[64]) celloutsig_0_1z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[29:16], celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_28z = 11'h000;
    else if (celloutsig_1_18z) celloutsig_0_28z = celloutsig_0_1z[12:2];
  assign celloutsig_1_7z[19:1] = celloutsig_1_5z[18:0] & { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z[3:1] };
  assign celloutsig_1_7z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
