/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module Q3aFSM(clk, reset, s, w, z);
  input clk;
  wire clk;
  input reset;
  wire reset;
  input s;
  wire s;
  input w;
  wire w;
  output z;
  wire z;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [1:0] _08_;
  wire [1:0] _09_;
  wire [3:0] _10_;
  wire [3:0] _11_;
  wire [1:0] _12_;
  wire [1:0] _13_;
  wire [1:0] _14_;
  wire _15_;
  wire _16_;
  wire [3:0] _17_;
  wire [3:0] _18_;
  wire [1:0] _19_;
  wire [1:0] _20_;
  wire [1:0] _21_;
  wire [1:0] _22_;
  wire [1:0] _23_;
  wire _24_;
  reg [1:0] count;
  reg [1:0] j;
  wire next_state;
  reg state;
  always @(posedge clk)
    if (reset) j[0] <= 1'h0;
    else if (_00_) j[0] <= _13_[0];
  always @(posedge clk)
    if (reset) j[1] <= 1'h0;
    else if (_00_) j[1] <= _13_[1];
  always @(posedge clk)
    if (reset) state <= 1'h0;
    else state <= next_state;
  always @(posedge clk)
    if (reset) count[0] <= 1'h0;
    else count[0] <= _18_[0];
  always @(posedge clk)
    if (reset) count[1] <= 1'h0;
    else count[1] <= _18_[1];
  assign _21_[0] = ~j[0];
  assign _19_[0] = ~count[0];
  assign _01_ = ~j[1];
  assign _02_ = ~_12_[0];
  assign _23_[1] = ~count[1];
  assign _08_[1] = s & _09_[1];
  assign _11_[2] = w & _12_[1];
  assign _11_[0] = _10_[0] & _12_[0];
  assign _11_[1] = _10_[1] & _12_[0];
  assign _18_[0] = _17_[0] & state;
  assign _18_[1] = _17_[1] & state;
  assign _20_[1] = count[1] ^ count[0];
  assign _22_[1] = j[1] ^ j[0];
  assign _00_ = _02_ | w;
  assign _12_[0] = _15_ | _16_;
  assign _04_ = j[0] | _01_;
  assign _05_ = count[0] | _23_[1];
  assign _06_ = _19_[0] | count[1];
  assign next_state = state | _08_[1];
  assign _14_[0] = _11_[0] | _11_[2];
  assign _24_ = _12_[0] | _12_[1];
  assign _03_ = count[0] | count[1];
  assign _07_ = ~_04_;
  assign _15_ = ~_05_;
  assign _16_ = ~_06_;
  assign _12_[1] = ~_03_;
  assign z = _07_ & _12_[1];
  assign _10_[0] = w ? _21_[0] : 1'hx;
  assign _10_[1] = w ? _22_[1] : 1'hx;
  assign _17_[0] = count[1] ? 1'h0 : _19_[0];
  assign _17_[1] = count[1] ? 1'h0 : _20_[1];
  assign _13_[0] = _24_ ? _14_[0] : 1'h0;
  assign _13_[1] = _24_ ? _11_[1] : 1'h0;
  assign _09_[1] = ~state;
  assign _08_[0] = state;
  assign _09_[0] = state;
  assign _10_[3:2] = { 1'h0, w };
  assign _11_[3] = 1'h0;
  assign _14_[1] = _11_[1];
  assign _17_[3:2] = 2'h0;
  assign _18_[3:2] = 2'h0;
  assign _19_[1] = count[1];
  assign _20_[0] = _19_[0];
  assign _21_[1] = j[1];
  assign _22_[0] = _21_[0];
  assign _23_[0] = count[0];
endmodule
