Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Sep  2 12:54:22 2020
| Host         : pc running 64-bit Ubuntu 19.10
| Command      : report_methodology -file factor_methodology_drc_routed.rpt -pb factor_methodology_drc_routed.pb -rpx factor_methodology_drc_routed.rpx
| Design       : factor
| Device       : xc7a100tfgg676-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 374
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                       | 16         |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal         | 1          |
| SYNTH-16  | Warning  | Address collision                                  | 1          |
| TIMING-2  | Warning  | Invalid primary clock source pin                   | 2          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-6  | Warning  | No common primary clock between related clocks     | 5          |
| TIMING-7  | Warning  | No common node between related clocks              | 5          |
| TIMING-14 | Warning  | LUT on the clock tree                              | 1          |
| TIMING-16 | Warning  | Large setup violation                              | 157        |
| TIMING-17 | Warning  | Non-clocked sequential cell                        | 113        |
| TIMING-18 | Warning  | Missing input or output delay                      | 63         |
| TIMING-20 | Warning  | Non-clocked latch                                  | 8          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_C/CLR, rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_C/CLR, rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_C/CLR, rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_C/CLR, rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_C/CLR, rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_C/CLR, rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_C/CLR, rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell tx_temp_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_C/CLR, rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mac_inst/ram_adc/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM mac_inst/ram_adc/ram_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock ts_clk125 is created on an inappropriate pin pll_inst/inst/clkout2_buf/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#2 Warning
Invalid primary clock source pin  
A primary clock ts_clk160 is created on an inappropriate pin pll_inst/inst/clkout1_buf/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock ts_clk125 is defined downstream of clock clk_out2_pll and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock ts_clk160 is defined downstream of clock clk_out1_pll and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks ts_PHY_RXC and ts_clk125 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks ts_PHY_RXC] -to [get_clocks ts_clk125]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks ts_clk125 and ts_clk160 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks ts_clk125] -to [get_clocks ts_clk160]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks ts_clk160 and ts_clk125 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks ts_clk160] -to [get_clocks ts_clk125]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks ts_ser1_rx and clk_out3_pll are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks ts_ser1_rx] -to [get_clocks clk_out3_pll]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks ts_ser2_rx and ts_clk125 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks ts_ser2_rx] -to [get_clocks ts_clk125]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks ts_PHY_RXC and ts_clk125 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks ts_PHY_RXC] -to [get_clocks ts_clk125]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks ts_clk125 and ts_clk160 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks ts_clk125] -to [get_clocks ts_clk160]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks ts_clk160 and ts_clk125 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks ts_clk160] -to [get_clocks ts_clk125]
Related violations: <none>

TIMING-7#4 Warning
No common node between related clocks  
The clocks ts_ser1_rx and clk_out3_pll are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks ts_ser1_rx] -to [get_clocks clk_out3_pll]
Related violations: <none>

TIMING-7#5 Warning
No common node between related clocks  
The clocks ts_ser2_rx and ts_clk125 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks ts_ser2_rx] -to [get_clocks ts_clk125]
Related violations: <none>

TIMING-14#1 Warning
LUT on the clock tree  
The LUT fifo_apo_inst_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.589 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][0]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.590 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][5]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.595 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][13]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.613 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][1]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.615 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][8]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.616 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][11]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.617 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][4]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.617 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][9]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.618 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][12]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.622 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][6]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.624 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][14]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.627 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][3]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.716 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[21]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.716 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[22]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.716 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[23]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.716 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[24]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.732 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][2]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.737 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][10]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.738 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][15]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.768 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[1]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.768 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[26]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.768 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[28]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.768 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[29]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.768 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[2]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.768 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[4]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[13]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[14]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[2]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[8]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.795 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[12]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.795 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[20]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.795 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[28]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.795 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[4]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.814 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[0]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.823 ns between cordic_en_reg/C (clocked by ts_clk125) and data_adc_reg[79][7]/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.823 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[25]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.823 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[26]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.823 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[27]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.823 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[28]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[17]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[18]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[19]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[20]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.827 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[11]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.827 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[19]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.827 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[24]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.827 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[3]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.828 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[10]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.828 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[7]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.830 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[15]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.830 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[23]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.830 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[31]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.836 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[29]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.836 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[30]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.836 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[31]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.836 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[11]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.837 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[10]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.837 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[16]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.837 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[19]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.837 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[22]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.839 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[27]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.841 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[0]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.841 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[16]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[13]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[14]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[15]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[16]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.854 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[14]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.854 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[17]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.854 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[27]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.854 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[3]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.863 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_reg/D (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.881 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[12]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.881 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[25]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.881 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[30]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.881 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[7]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.885 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[21]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.885 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[22]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.885 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[25]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.891 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[26]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.891 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[29]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.891 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[30]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.891 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[6]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[17]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[18]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[1]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[5]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between data_adc_ok_reg/C (clocked by ts_clk160) and get_time_t_reg[9]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[18]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[20]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[21]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[6]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[8]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[9]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.914 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[0]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.926 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[31]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.926 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[5]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.946 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[10]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.946 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[11]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.946 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[12]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.946 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[9]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.967 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[5]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.967 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[6]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.967 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[7]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.967 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[8]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.971 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[13]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.971 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[15]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.971 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[23]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.971 ns between r_rst2_reg/C (clocked by ts_clk125) and fd_tim_reg[24]/R (clocked by ts_clk160). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.974 ns between data_adc_ok_reg/C (clocked by ts_clk160) and copy_st_reg[0]/D (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.996 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[1]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.996 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[2]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.996 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[3]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.996 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[4]/CE (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -2.018 ns between data_adc_ok_reg/C (clocked by ts_clk160) and adc_state_reg[1]/D (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -2.023 ns between data_adc_ok_reg/C (clocked by ts_clk160) and adc_state_reg[0]/D (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -2.117 ns between data_adc_ok_reg/C (clocked by ts_clk160) and adc_state_reg[2]/D (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -2.354 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[13]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -2.354 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[14]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -2.354 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[15]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -2.354 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[16]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -2.383 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[17]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -2.383 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[18]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -2.383 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[19]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -2.383 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[20]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -2.397 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[21]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -2.397 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[22]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -2.397 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[23]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -2.397 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[24]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -2.400 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[0]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -2.436 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[25]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -2.436 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[26]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -2.436 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[27]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -2.436 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[28]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -2.449 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[29]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -2.449 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[30]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -2.449 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[31]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -2.465 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[1]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -2.465 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[2]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -2.465 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[3]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -2.465 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[4]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -2.478 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[5]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -2.478 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[6]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -2.478 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[7]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -2.478 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[8]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -2.502 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[10]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -2.502 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[11]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -2.502 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[12]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -2.502 ns between data_adc_ok_reg/C (clocked by ts_clk160) and packet_cnt_reg[9]/R (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -3.102 ns between data_adc_reg[47][11]/C (clocked by ts_clk160) and adc_data_reg[3]/D (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -3.226 ns between data_adc_reg[58][1]/C (clocked by ts_clk160) and adc_data_reg[1]/D (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -3.235 ns between data_adc_reg[46][6]/C (clocked by ts_clk160) and adc_data_reg[6]/D (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -3.244 ns between data_adc_reg[55][5]/C (clocked by ts_clk160) and adc_data_reg[5]/D (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -3.248 ns between data_adc_reg[48][10]/C (clocked by ts_clk160) and adc_data_reg[2]/D (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -3.338 ns between data_adc_reg[10][0]/C (clocked by ts_clk160) and adc_data_reg[0]/D (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -3.369 ns between data_adc_reg[75][4]/C (clocked by ts_clk160) and adc_data_reg[4]/D (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -3.386 ns between data_adc_reg[42][15]/C (clocked by ts_clk160) and adc_data_reg[7]/D (clocked by ts_clk125). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/FSM_onehot_alg_dds_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/FSM_onehot_alg_dds_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/FSM_onehot_alg_dds_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/FSM_onehot_alg_dds_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/FSM_onehot_alg_dds_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/FSM_onehot_alg_dds_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/FSM_onehot_alg_dds_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/FSM_onehot_alg_dds_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/FSM_onehot_alg_dds_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/FSM_onehot_alg_dds_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/FSM_onehot_alg_dds_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/FSM_onehot_alg_dds_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/bit_no_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/bit_no_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/bit_no_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/bit_no_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/bit_no_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/bit_no_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/clkw_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/delay_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/delay_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/delay_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/delay_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/reset_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/sdata_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin ad9850_inst/update_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/parity_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/txCounter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/txCounter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/txCounter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/txCounter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/txOUT_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin test_cnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin test_signal_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin time_t_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on PHY_RXDV relative to clock(s) ts_PHY_RXC
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on PHY_RXD[0] relative to clock(s) ts_PHY_RXC
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on PHY_RXD[1] relative to clock(s) ts_PHY_RXC
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on PHY_RXD[2] relative to clock(s) ts_PHY_RXC
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on PHY_RXD[3] relative to clock(s) ts_PHY_RXC
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on PHY_RXD[4] relative to clock(s) ts_PHY_RXC
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on PHY_RXD[5] relative to clock(s) ts_PHY_RXC
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on PHY_RXD[6] relative to clock(s) ts_PHY_RXC
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on PHY_RXD[7] relative to clock(s) ts_PHY_RXC
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[0] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[10] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[11] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[12] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[13] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[14] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[15] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[1] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[2] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[3] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[4] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[5] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[6] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[7] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[8] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on adc_data_1_i[9] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[0] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[10] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[11] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[12] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[13] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[14] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[15] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[1] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[2] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[3] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[4] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[5] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[6] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[7] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[8] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on adc_data_2_i[9] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on envelope relative to clock(s) ts_clk125
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on PHY_RESET_N relative to clock(s) ts_clk125
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on PHY_TXD[0] relative to clock(s) ts_clk125
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on PHY_TXD[1] relative to clock(s) ts_clk125
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on PHY_TXD[2] relative to clock(s) ts_clk125
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on PHY_TXD[3] relative to clock(s) ts_clk125
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on PHY_TXD[4] relative to clock(s) ts_clk125
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on PHY_TXD[5] relative to clock(s) ts_clk125
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on PHY_TXD[6] relative to clock(s) ts_clk125
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on PHY_TXD[7] relative to clock(s) ts_clk125
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on PHY_TXEN relative to clock(s) ts_clk125
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on cs_o[0] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on cs_o[1] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on cs_o[2] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on cs_o[3] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on cs_o[4] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on cs_o[5] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on cs_o[6] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on cs_o[7] relative to clock(s) ts_clk160
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on rk_o relative to clock(s) ts_clk125
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on rst_adc_o relative to clock(s) ts_clk125
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on ru_o relative to clock(s) ts_clk125
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC cannot be properly analyzed as its control pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC cannot be properly analyzed as its control pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC cannot be properly analyzed as its control pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC cannot be properly analyzed as its control pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC cannot be properly analyzed as its control pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC cannot be properly analyzed as its control pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC cannot be properly analyzed as its control pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC cannot be properly analyzed as its control pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>


