ExcitedCPU
==========
<h2>Dedicate to President Jiang</h2>


<b>Author:</b> Shi Weinan, Gao Yue, Wang Xuan


<b>Detail:</b>


  A five-stage pipeline CPU based on THCO MIPS written by VHDL.


  Support External Interrupt, PS2 keyboard input, VGA output.
