\hypertarget{structUsbhsHstdma}{}\section{Usbhs\+Hstdma Struct Reference}
\label{structUsbhsHstdma}\index{UsbhsHstdma@{UsbhsHstdma}}


\mbox{\hyperlink{structUsbhsHstdma}{Usbhs\+Hstdma}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+usbhs.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structUsbhsHstdma_acc4fdf70eb640722863866340812b104}\label{structUsbhsHstdma_acc4fdf70eb640722863866340812b104}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsbhsHstdma_acc4fdf70eb640722863866340812b104}{U\+S\+B\+H\+S\+\_\+\+H\+S\+T\+D\+M\+A\+N\+X\+T\+D\+SC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsbhsHstdma}{Usbhs\+Hstdma}} Offset\+: 0x0) Host D\+MA Channel Next Descriptor Address Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsbhsHstdma_aaac76fbde5905b40b7f0c559947629cf}\label{structUsbhsHstdma_aaac76fbde5905b40b7f0c559947629cf}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsbhsHstdma_aaac76fbde5905b40b7f0c559947629cf}{U\+S\+B\+H\+S\+\_\+\+H\+S\+T\+D\+M\+A\+A\+D\+D\+R\+E\+SS}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsbhsHstdma}{Usbhs\+Hstdma}} Offset\+: 0x4) Host D\+MA Channel Address Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsbhsHstdma_aec84652a60af783722179719178a1631}\label{structUsbhsHstdma_aec84652a60af783722179719178a1631}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsbhsHstdma_aec84652a60af783722179719178a1631}{U\+S\+B\+H\+S\+\_\+\+H\+S\+T\+D\+M\+A\+C\+O\+N\+T\+R\+OL}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsbhsHstdma}{Usbhs\+Hstdma}} Offset\+: 0x8) Host D\+MA Channel Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsbhsHstdma_a396406c35076a3ceb7a883c8ef1b17c9}\label{structUsbhsHstdma_a396406c35076a3ceb7a883c8ef1b17c9}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsbhsHstdma_a396406c35076a3ceb7a883c8ef1b17c9}{U\+S\+B\+H\+S\+\_\+\+H\+S\+T\+D\+M\+A\+S\+T\+A\+T\+US}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsbhsHstdma}{Usbhs\+Hstdma}} Offset\+: 0xC) Host D\+MA Channel Status Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structUsbhsHstdma}{Usbhs\+Hstdma}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+usbhs.\+h\end{DoxyCompactItemize}
