#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000296bebbabf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v00000296bec2a0e0_0 .net "PC", 31 0, v00000296bec23620_0;  1 drivers
v00000296bec2af40_0 .var "clk", 0 0;
v00000296bec2b620_0 .net "clkout", 0 0, L_00000296bebb24c0;  1 drivers
v00000296bec29e60_0 .net "cycles_consumed", 31 0, v00000296bec27aa0_0;  1 drivers
v00000296bec29f00_0 .net "regs0", 31 0, L_00000296bebb2a00;  1 drivers
v00000296bec2a180_0 .net "regs1", 31 0, L_00000296bebb27d0;  1 drivers
v00000296bec2b4e0_0 .net "regs2", 31 0, L_00000296bebb2370;  1 drivers
v00000296bec298c0_0 .net "regs3", 31 0, L_00000296bebb2530;  1 drivers
v00000296bec2acc0_0 .net "regs4", 31 0, L_00000296bebb1ea0;  1 drivers
v00000296bec2b120_0 .net "regs5", 31 0, L_00000296bebb21b0;  1 drivers
v00000296bec2a220_0 .var "rst", 0 0;
S_00000296beb33320 .scope module, "cpu" "processor" 2 35, 3 4 0, S_00000296bebbabf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000296bebbcf20 .param/l "RType" 0 4 2, C4<000000>;
P_00000296bebbcf58 .param/l "add" 0 4 5, C4<100000>;
P_00000296bebbcf90 .param/l "addi" 0 4 8, C4<001000>;
P_00000296bebbcfc8 .param/l "addu" 0 4 5, C4<100001>;
P_00000296bebbd000 .param/l "and_" 0 4 5, C4<100100>;
P_00000296bebbd038 .param/l "andi" 0 4 8, C4<001100>;
P_00000296bebbd070 .param/l "beq" 0 4 10, C4<000100>;
P_00000296bebbd0a8 .param/l "bne" 0 4 10, C4<000101>;
P_00000296bebbd0e0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_00000296bebbd118 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000296bebbd150 .param/l "j" 0 4 12, C4<000010>;
P_00000296bebbd188 .param/l "jal" 0 4 12, C4<000011>;
P_00000296bebbd1c0 .param/l "jr" 0 4 6, C4<001000>;
P_00000296bebbd1f8 .param/l "lw" 0 4 8, C4<100011>;
P_00000296bebbd230 .param/l "nor_" 0 4 5, C4<100111>;
P_00000296bebbd268 .param/l "or_" 0 4 5, C4<100101>;
P_00000296bebbd2a0 .param/l "ori" 0 4 8, C4<001101>;
P_00000296bebbd2d8 .param/l "sgt" 0 4 6, C4<101011>;
P_00000296bebbd310 .param/l "sll" 0 4 6, C4<000000>;
P_00000296bebbd348 .param/l "slt" 0 4 5, C4<101010>;
P_00000296bebbd380 .param/l "slti" 0 4 8, C4<101010>;
P_00000296bebbd3b8 .param/l "srl" 0 4 6, C4<000010>;
P_00000296bebbd3f0 .param/l "sub" 0 4 5, C4<100010>;
P_00000296bebbd428 .param/l "subu" 0 4 5, C4<100011>;
P_00000296bebbd460 .param/l "sw" 0 4 8, C4<101011>;
P_00000296bebbd498 .param/l "xor_" 0 4 5, C4<100110>;
P_00000296bebbd4d0 .param/l "xori" 0 4 8, C4<001110>;
L_00000296bebb1ff0 .functor NOT 1, v00000296bec2a220_0, C4<0>, C4<0>, C4<0>;
L_00000296bebb1e30 .functor NOT 1, v00000296bec2a220_0, C4<0>, C4<0>, C4<0>;
L_00000296bebb2060 .functor NOT 1, v00000296bec2a220_0, C4<0>, C4<0>, C4<0>;
L_00000296bebb20d0 .functor NOT 1, v00000296bec2a220_0, C4<0>, C4<0>, C4<0>;
L_00000296bebb1ce0 .functor NOT 1, v00000296bec2a220_0, C4<0>, C4<0>, C4<0>;
L_00000296bebb2ae0 .functor NOT 1, v00000296bec2a220_0, C4<0>, C4<0>, C4<0>;
L_00000296bebb1c00 .functor NOT 1, v00000296bec2a220_0, C4<0>, C4<0>, C4<0>;
L_00000296bebb2300 .functor NOT 1, v00000296bec2a220_0, C4<0>, C4<0>, C4<0>;
L_00000296bebb24c0 .functor OR 1, v00000296bec2af40_0, v00000296bebaaf30_0, C4<0>, C4<0>;
L_00000296bebb2450 .functor OR 1, L_00000296bec2aa40, L_00000296bec2aae0, C4<0>, C4<0>;
L_00000296bebb1c70 .functor AND 1, L_00000296bec85330, L_00000296bec84ed0, C4<1>, C4<1>;
L_00000296bebb2760 .functor NOT 1, v00000296bec2a220_0, C4<0>, C4<0>, C4<0>;
L_00000296bebb2610 .functor OR 1, L_00000296bec83c10, L_00000296bec85150, C4<0>, C4<0>;
L_00000296bebb1f80 .functor OR 1, L_00000296bebb2610, L_00000296bec84390, C4<0>, C4<0>;
L_00000296bebb25a0 .functor OR 1, L_00000296bec850b0, L_00000296bec844d0, C4<0>, C4<0>;
L_00000296bebb1f10 .functor AND 1, L_00000296bec83fd0, L_00000296bebb25a0, C4<1>, C4<1>;
L_00000296bebb28b0 .functor OR 1, L_00000296bec84a70, L_00000296bec84cf0, C4<0>, C4<0>;
L_00000296bebb2920 .functor AND 1, L_00000296bec849d0, L_00000296bebb28b0, C4<1>, C4<1>;
v00000296bec247a0_0 .net "ALUOp", 3 0, v00000296beba9f90_0;  1 drivers
v00000296bec24160_0 .net "ALUResult", 31 0, v00000296bebcd810_0;  1 drivers
v00000296bec23ee0_0 .net "ALUSrc", 0 0, v00000296beba9d10_0;  1 drivers
v00000296bec23940_0 .net "ALUin2", 31 0, L_00000296bec847f0;  1 drivers
v00000296bec239e0_0 .net "MemReadEn", 0 0, v00000296beba9db0_0;  1 drivers
v00000296bec24200_0 .net "MemWriteEn", 0 0, v00000296beba9e50_0;  1 drivers
v00000296bec24480_0 .net "MemtoReg", 0 0, v00000296bebaa030_0;  1 drivers
v00000296bec238a0_0 .net "PC", 31 0, v00000296bec23620_0;  alias, 1 drivers
v00000296bec24ac0_0 .net "PCPlus1", 31 0, L_00000296bec2a9a0;  1 drivers
v00000296bec24980_0 .net "PCsrc", 1 0, v00000296bebcd090_0;  1 drivers
v00000296bec242a0_0 .net "RegDst", 0 0, v00000296bebaa5d0_0;  1 drivers
v00000296bec236c0_0 .net "RegWriteEn", 0 0, v00000296bebab4d0_0;  1 drivers
v00000296bec233a0_0 .net "WriteRegister", 4 0, L_00000296bec85650;  1 drivers
v00000296bec24e80_0 .net *"_ivl_0", 0 0, L_00000296bebb1ff0;  1 drivers
L_00000296bec2b8d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000296bec240c0_0 .net/2u *"_ivl_10", 4 0, L_00000296bec2b8d0;  1 drivers
L_00000296bec2bcc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec23bc0_0 .net *"_ivl_101", 15 0, L_00000296bec2bcc0;  1 drivers
v00000296bec23f80_0 .net *"_ivl_102", 31 0, L_00000296bec85470;  1 drivers
L_00000296bec2bd08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec248e0_0 .net *"_ivl_105", 25 0, L_00000296bec2bd08;  1 drivers
L_00000296bec2bd50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec24340_0 .net/2u *"_ivl_106", 31 0, L_00000296bec2bd50;  1 drivers
v00000296bec24840_0 .net *"_ivl_108", 0 0, L_00000296bec85330;  1 drivers
L_00000296bec2bd98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000296bec243e0_0 .net/2u *"_ivl_110", 5 0, L_00000296bec2bd98;  1 drivers
v00000296bec23a80_0 .net *"_ivl_112", 0 0, L_00000296bec84ed0;  1 drivers
v00000296bec23d00_0 .net *"_ivl_115", 0 0, L_00000296bebb1c70;  1 drivers
v00000296bec24a20_0 .net *"_ivl_116", 47 0, L_00000296bec84070;  1 drivers
L_00000296bec2bde0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec23da0_0 .net *"_ivl_119", 15 0, L_00000296bec2bde0;  1 drivers
L_00000296bec2b918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000296bec24b60_0 .net/2u *"_ivl_12", 5 0, L_00000296bec2b918;  1 drivers
v00000296bec23800_0 .net *"_ivl_120", 47 0, L_00000296bec855b0;  1 drivers
L_00000296bec2be28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec23e40_0 .net *"_ivl_123", 15 0, L_00000296bec2be28;  1 drivers
v00000296bec24d40_0 .net *"_ivl_125", 0 0, L_00000296bec838f0;  1 drivers
v00000296bec23120_0 .net *"_ivl_126", 31 0, L_00000296bec84890;  1 drivers
v00000296bec23b20_0 .net *"_ivl_128", 47 0, L_00000296bec84750;  1 drivers
v00000296bec24020_0 .net *"_ivl_130", 47 0, L_00000296bec84d90;  1 drivers
v00000296bec24520_0 .net *"_ivl_132", 47 0, L_00000296bec83e90;  1 drivers
v00000296bec245c0_0 .net *"_ivl_134", 47 0, L_00000296bec84e30;  1 drivers
L_00000296bec2be70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000296bec24700_0 .net/2u *"_ivl_138", 1 0, L_00000296bec2be70;  1 drivers
v00000296bec24de0_0 .net *"_ivl_14", 0 0, L_00000296bec2a360;  1 drivers
v00000296bec24f20_0 .net *"_ivl_140", 0 0, L_00000296bec853d0;  1 drivers
L_00000296bec2beb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000296bec23080_0 .net/2u *"_ivl_142", 1 0, L_00000296bec2beb8;  1 drivers
v00000296bec231c0_0 .net *"_ivl_144", 0 0, L_00000296bec85010;  1 drivers
L_00000296bec2bf00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000296bec23260_0 .net/2u *"_ivl_146", 1 0, L_00000296bec2bf00;  1 drivers
v00000296bec234e0_0 .net *"_ivl_148", 0 0, L_00000296bec83990;  1 drivers
L_00000296bec2bf48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000296bec23440_0 .net/2u *"_ivl_150", 31 0, L_00000296bec2bf48;  1 drivers
L_00000296bec2bf90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000296bec23580_0 .net/2u *"_ivl_152", 31 0, L_00000296bec2bf90;  1 drivers
v00000296bec254f0_0 .net *"_ivl_154", 31 0, L_00000296bec83f30;  1 drivers
v00000296bec25d10_0 .net *"_ivl_156", 31 0, L_00000296bec83d50;  1 drivers
L_00000296bec2b960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000296bec26ad0_0 .net/2u *"_ivl_16", 4 0, L_00000296bec2b960;  1 drivers
v00000296bec25db0_0 .net *"_ivl_160", 0 0, L_00000296bebb2760;  1 drivers
L_00000296bec2c020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec25e50_0 .net/2u *"_ivl_162", 31 0, L_00000296bec2c020;  1 drivers
L_00000296bec2c0f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000296bec26350_0 .net/2u *"_ivl_166", 5 0, L_00000296bec2c0f8;  1 drivers
v00000296bec25c70_0 .net *"_ivl_168", 0 0, L_00000296bec83c10;  1 drivers
L_00000296bec2c140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000296bec26c10_0 .net/2u *"_ivl_170", 5 0, L_00000296bec2c140;  1 drivers
v00000296bec25090_0 .net *"_ivl_172", 0 0, L_00000296bec85150;  1 drivers
v00000296bec25ef0_0 .net *"_ivl_175", 0 0, L_00000296bebb2610;  1 drivers
L_00000296bec2c188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000296bec265d0_0 .net/2u *"_ivl_176", 5 0, L_00000296bec2c188;  1 drivers
v00000296bec26670_0 .net *"_ivl_178", 0 0, L_00000296bec84390;  1 drivers
v00000296bec25f90_0 .net *"_ivl_181", 0 0, L_00000296bebb1f80;  1 drivers
L_00000296bec2c1d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec25950_0 .net/2u *"_ivl_182", 15 0, L_00000296bec2c1d0;  1 drivers
v00000296bec258b0_0 .net *"_ivl_184", 31 0, L_00000296bec84430;  1 drivers
v00000296bec25810_0 .net *"_ivl_187", 0 0, L_00000296bec83cb0;  1 drivers
v00000296bec25770_0 .net *"_ivl_188", 15 0, L_00000296bec84f70;  1 drivers
v00000296bec263f0_0 .net *"_ivl_19", 4 0, L_00000296bec2b1c0;  1 drivers
v00000296bec262b0_0 .net *"_ivl_190", 31 0, L_00000296bec85790;  1 drivers
v00000296bec259f0_0 .net *"_ivl_194", 31 0, L_00000296bec842f0;  1 drivers
L_00000296bec2c218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec25a90_0 .net *"_ivl_197", 25 0, L_00000296bec2c218;  1 drivers
L_00000296bec2c260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec256d0_0 .net/2u *"_ivl_198", 31 0, L_00000296bec2c260;  1 drivers
L_00000296bec2b888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000296bec26710_0 .net/2u *"_ivl_2", 5 0, L_00000296bec2b888;  1 drivers
v00000296bec25590_0 .net *"_ivl_20", 4 0, L_00000296bec2ad60;  1 drivers
v00000296bec25b30_0 .net *"_ivl_200", 0 0, L_00000296bec83fd0;  1 drivers
L_00000296bec2c2a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000296bec25130_0 .net/2u *"_ivl_202", 5 0, L_00000296bec2c2a8;  1 drivers
v00000296bec267b0_0 .net *"_ivl_204", 0 0, L_00000296bec850b0;  1 drivers
L_00000296bec2c2f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000296bec25bd0_0 .net/2u *"_ivl_206", 5 0, L_00000296bec2c2f0;  1 drivers
v00000296bec26cb0_0 .net *"_ivl_208", 0 0, L_00000296bec844d0;  1 drivers
v00000296bec251d0_0 .net *"_ivl_211", 0 0, L_00000296bebb25a0;  1 drivers
v00000296bec26b70_0 .net *"_ivl_213", 0 0, L_00000296bebb1f10;  1 drivers
L_00000296bec2c338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000296bec25450_0 .net/2u *"_ivl_214", 5 0, L_00000296bec2c338;  1 drivers
v00000296bec26030_0 .net *"_ivl_216", 0 0, L_00000296bec84570;  1 drivers
L_00000296bec2c380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000296bec25630_0 .net/2u *"_ivl_218", 31 0, L_00000296bec2c380;  1 drivers
v00000296bec25270_0 .net *"_ivl_220", 31 0, L_00000296bec84610;  1 drivers
v00000296bec26490_0 .net *"_ivl_224", 31 0, L_00000296bec84930;  1 drivers
L_00000296bec2c3c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec260d0_0 .net *"_ivl_227", 25 0, L_00000296bec2c3c8;  1 drivers
L_00000296bec2c410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec26170_0 .net/2u *"_ivl_228", 31 0, L_00000296bec2c410;  1 drivers
v00000296bec25310_0 .net *"_ivl_230", 0 0, L_00000296bec849d0;  1 drivers
L_00000296bec2c458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000296bec26210_0 .net/2u *"_ivl_232", 5 0, L_00000296bec2c458;  1 drivers
v00000296bec26a30_0 .net *"_ivl_234", 0 0, L_00000296bec84a70;  1 drivers
L_00000296bec2c4a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000296bec26d50_0 .net/2u *"_ivl_236", 5 0, L_00000296bec2c4a0;  1 drivers
v00000296bec26530_0 .net *"_ivl_238", 0 0, L_00000296bec84cf0;  1 drivers
v00000296bec26850_0 .net *"_ivl_24", 0 0, L_00000296bebb2060;  1 drivers
v00000296bec268f0_0 .net *"_ivl_241", 0 0, L_00000296bebb28b0;  1 drivers
v00000296bec26990_0 .net *"_ivl_243", 0 0, L_00000296bebb2920;  1 drivers
L_00000296bec2c4e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000296bec26df0_0 .net/2u *"_ivl_244", 5 0, L_00000296bec2c4e8;  1 drivers
v00000296bec26e90_0 .net *"_ivl_246", 0 0, L_00000296bec84b10;  1 drivers
v00000296bec26f30_0 .net *"_ivl_248", 31 0, L_00000296bec84c50;  1 drivers
L_00000296bec2b9a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000296bec253b0_0 .net/2u *"_ivl_26", 4 0, L_00000296bec2b9a8;  1 drivers
v00000296bec270a0_0 .net *"_ivl_29", 4 0, L_00000296bec2a7c0;  1 drivers
v00000296bec271e0_0 .net *"_ivl_32", 0 0, L_00000296bebb20d0;  1 drivers
L_00000296bec2b9f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000296bec278c0_0 .net/2u *"_ivl_34", 4 0, L_00000296bec2b9f0;  1 drivers
v00000296bec27dc0_0 .net *"_ivl_37", 4 0, L_00000296bec2a4a0;  1 drivers
v00000296bec285e0_0 .net *"_ivl_40", 0 0, L_00000296bebb1ce0;  1 drivers
L_00000296bec2ba38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec27d20_0 .net/2u *"_ivl_42", 15 0, L_00000296bec2ba38;  1 drivers
v00000296bec27e60_0 .net *"_ivl_45", 15 0, L_00000296bec2a540;  1 drivers
v00000296bec28ae0_0 .net *"_ivl_48", 0 0, L_00000296bebb2ae0;  1 drivers
v00000296bec27820_0 .net *"_ivl_5", 5 0, L_00000296bec2a2c0;  1 drivers
L_00000296bec2ba80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec28e00_0 .net/2u *"_ivl_50", 36 0, L_00000296bec2ba80;  1 drivers
L_00000296bec2bac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec28720_0 .net/2u *"_ivl_52", 31 0, L_00000296bec2bac8;  1 drivers
v00000296bec27280_0 .net *"_ivl_55", 4 0, L_00000296bec29a00;  1 drivers
v00000296bec289a0_0 .net *"_ivl_56", 36 0, L_00000296bec2a5e0;  1 drivers
v00000296bec27320_0 .net *"_ivl_58", 36 0, L_00000296bec2b300;  1 drivers
v00000296bec275a0_0 .net *"_ivl_62", 0 0, L_00000296bebb1c00;  1 drivers
L_00000296bec2bb10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000296bec27f00_0 .net/2u *"_ivl_64", 5 0, L_00000296bec2bb10;  1 drivers
v00000296bec28b80_0 .net *"_ivl_67", 5 0, L_00000296bec2ac20;  1 drivers
v00000296bec27fa0_0 .net *"_ivl_70", 0 0, L_00000296bebb2300;  1 drivers
L_00000296bec2bb58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec28040_0 .net/2u *"_ivl_72", 57 0, L_00000296bec2bb58;  1 drivers
L_00000296bec2bba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bec28400_0 .net/2u *"_ivl_74", 31 0, L_00000296bec2bba0;  1 drivers
v00000296bec280e0_0 .net *"_ivl_77", 25 0, L_00000296bec2a900;  1 drivers
v00000296bec27960_0 .net *"_ivl_78", 57 0, L_00000296bec2a720;  1 drivers
v00000296bec28ea0_0 .net *"_ivl_8", 0 0, L_00000296bebb1e30;  1 drivers
v00000296bec28680_0 .net *"_ivl_80", 57 0, L_00000296bec29aa0;  1 drivers
L_00000296bec2bbe8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000296bec287c0_0 .net/2u *"_ivl_84", 31 0, L_00000296bec2bbe8;  1 drivers
L_00000296bec2bc30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000296bec273c0_0 .net/2u *"_ivl_88", 5 0, L_00000296bec2bc30;  1 drivers
v00000296bec28860_0 .net *"_ivl_90", 0 0, L_00000296bec2aa40;  1 drivers
L_00000296bec2bc78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000296bec28a40_0 .net/2u *"_ivl_92", 5 0, L_00000296bec2bc78;  1 drivers
v00000296bec27c80_0 .net *"_ivl_94", 0 0, L_00000296bec2aae0;  1 drivers
v00000296bec27780_0 .net *"_ivl_97", 0 0, L_00000296bebb2450;  1 drivers
v00000296bec27a00_0 .net *"_ivl_98", 47 0, L_00000296bec2ab80;  1 drivers
v00000296bec284a0_0 .net "adderResult", 31 0, L_00000296bec83b70;  1 drivers
v00000296bec28900_0 .net "address", 31 0, L_00000296bec2a860;  1 drivers
v00000296bec27640_0 .net "clk", 0 0, L_00000296bebb24c0;  alias, 1 drivers
v00000296bec27aa0_0 .var "cycles_consumed", 31 0;
o00000296bebd1888 .functor BUFZ 1, C4<z>; HiZ drive
v00000296bec276e0_0 .net "excep_flag", 0 0, o00000296bebd1888;  0 drivers
v00000296bec27b40_0 .net "extImm", 31 0, L_00000296bec85290;  1 drivers
v00000296bec27be0_0 .net "funct", 5 0, L_00000296bec2b3a0;  1 drivers
v00000296bec28180_0 .net "hlt", 0 0, v00000296bebaaf30_0;  1 drivers
v00000296bec28540_0 .net "imm", 15 0, L_00000296bec2b260;  1 drivers
v00000296bec28220_0 .net "immediate", 31 0, L_00000296bec846b0;  1 drivers
v00000296bec28c20_0 .net "input_clk", 0 0, v00000296bec2af40_0;  1 drivers
v00000296bec27140_0 .net "instruction", 31 0, L_00000296bec841b0;  1 drivers
v00000296bec28cc0_0 .net "memoryReadData", 31 0, v00000296bec23c60_0;  1 drivers
v00000296bec282c0_0 .net "nextPC", 31 0, L_00000296bec851f0;  1 drivers
v00000296bec28360_0 .net "opcode", 5 0, L_00000296bec2b580;  1 drivers
v00000296bec28d60_0 .net "rd", 4 0, L_00000296bec2ae00;  1 drivers
v00000296bec28f40_0 .net "readData1", 31 0, L_00000296bebb23e0;  1 drivers
v00000296bec27460_0 .net "readData1_w", 31 0, L_00000296bec86300;  1 drivers
v00000296bec27500_0 .net "readData2", 31 0, L_00000296bebb2140;  1 drivers
v00000296bec29fa0_0 .net "regs0", 31 0, L_00000296bebb2a00;  alias, 1 drivers
v00000296bec29960_0 .net "regs1", 31 0, L_00000296bebb27d0;  alias, 1 drivers
v00000296bec29be0_0 .net "regs2", 31 0, L_00000296bebb2370;  alias, 1 drivers
v00000296bec29c80_0 .net "regs3", 31 0, L_00000296bebb2530;  alias, 1 drivers
v00000296bec2b760_0 .net "regs4", 31 0, L_00000296bebb1ea0;  alias, 1 drivers
v00000296bec2aea0_0 .net "regs5", 31 0, L_00000296bebb21b0;  alias, 1 drivers
v00000296bec2b440_0 .net "rs", 4 0, L_00000296bec2a400;  1 drivers
v00000296bec29d20_0 .net "rst", 0 0, v00000296bec2a220_0;  1 drivers
v00000296bec2b080_0 .net "rt", 4 0, L_00000296bec2b6c0;  1 drivers
v00000296bec29b40_0 .net "shamt", 31 0, L_00000296bec2a680;  1 drivers
v00000296bec2a040_0 .net "wire_instruction", 31 0, L_00000296bebb26f0;  1 drivers
v00000296bec29dc0_0 .net "writeData", 31 0, L_00000296bec85d60;  1 drivers
v00000296bec2afe0_0 .net "zero", 0 0, L_00000296bec86d00;  1 drivers
L_00000296bec2a2c0 .part L_00000296bec841b0, 26, 6;
L_00000296bec2b580 .functor MUXZ 6, L_00000296bec2a2c0, L_00000296bec2b888, L_00000296bebb1ff0, C4<>;
L_00000296bec2a360 .cmp/eq 6, L_00000296bec2b580, L_00000296bec2b918;
L_00000296bec2b1c0 .part L_00000296bec841b0, 11, 5;
L_00000296bec2ad60 .functor MUXZ 5, L_00000296bec2b1c0, L_00000296bec2b960, L_00000296bec2a360, C4<>;
L_00000296bec2ae00 .functor MUXZ 5, L_00000296bec2ad60, L_00000296bec2b8d0, L_00000296bebb1e30, C4<>;
L_00000296bec2a7c0 .part L_00000296bec841b0, 21, 5;
L_00000296bec2a400 .functor MUXZ 5, L_00000296bec2a7c0, L_00000296bec2b9a8, L_00000296bebb2060, C4<>;
L_00000296bec2a4a0 .part L_00000296bec841b0, 16, 5;
L_00000296bec2b6c0 .functor MUXZ 5, L_00000296bec2a4a0, L_00000296bec2b9f0, L_00000296bebb20d0, C4<>;
L_00000296bec2a540 .part L_00000296bec841b0, 0, 16;
L_00000296bec2b260 .functor MUXZ 16, L_00000296bec2a540, L_00000296bec2ba38, L_00000296bebb1ce0, C4<>;
L_00000296bec29a00 .part L_00000296bec841b0, 6, 5;
L_00000296bec2a5e0 .concat [ 5 32 0 0], L_00000296bec29a00, L_00000296bec2bac8;
L_00000296bec2b300 .functor MUXZ 37, L_00000296bec2a5e0, L_00000296bec2ba80, L_00000296bebb2ae0, C4<>;
L_00000296bec2a680 .part L_00000296bec2b300, 0, 32;
L_00000296bec2ac20 .part L_00000296bec841b0, 0, 6;
L_00000296bec2b3a0 .functor MUXZ 6, L_00000296bec2ac20, L_00000296bec2bb10, L_00000296bebb1c00, C4<>;
L_00000296bec2a900 .part L_00000296bec841b0, 0, 26;
L_00000296bec2a720 .concat [ 26 32 0 0], L_00000296bec2a900, L_00000296bec2bba0;
L_00000296bec29aa0 .functor MUXZ 58, L_00000296bec2a720, L_00000296bec2bb58, L_00000296bebb2300, C4<>;
L_00000296bec2a860 .part L_00000296bec29aa0, 0, 32;
L_00000296bec2a9a0 .arith/sum 32, v00000296bec23620_0, L_00000296bec2bbe8;
L_00000296bec2aa40 .cmp/eq 6, L_00000296bec2b580, L_00000296bec2bc30;
L_00000296bec2aae0 .cmp/eq 6, L_00000296bec2b580, L_00000296bec2bc78;
L_00000296bec2ab80 .concat [ 32 16 0 0], L_00000296bec2a860, L_00000296bec2bcc0;
L_00000296bec85470 .concat [ 6 26 0 0], L_00000296bec2b580, L_00000296bec2bd08;
L_00000296bec85330 .cmp/eq 32, L_00000296bec85470, L_00000296bec2bd50;
L_00000296bec84ed0 .cmp/eq 6, L_00000296bec2b3a0, L_00000296bec2bd98;
L_00000296bec84070 .concat [ 32 16 0 0], L_00000296bebb23e0, L_00000296bec2bde0;
L_00000296bec855b0 .concat [ 32 16 0 0], v00000296bec23620_0, L_00000296bec2be28;
L_00000296bec838f0 .part L_00000296bec2b260, 15, 1;
LS_00000296bec84890_0_0 .concat [ 1 1 1 1], L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0;
LS_00000296bec84890_0_4 .concat [ 1 1 1 1], L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0;
LS_00000296bec84890_0_8 .concat [ 1 1 1 1], L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0;
LS_00000296bec84890_0_12 .concat [ 1 1 1 1], L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0;
LS_00000296bec84890_0_16 .concat [ 1 1 1 1], L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0;
LS_00000296bec84890_0_20 .concat [ 1 1 1 1], L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0;
LS_00000296bec84890_0_24 .concat [ 1 1 1 1], L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0;
LS_00000296bec84890_0_28 .concat [ 1 1 1 1], L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0, L_00000296bec838f0;
LS_00000296bec84890_1_0 .concat [ 4 4 4 4], LS_00000296bec84890_0_0, LS_00000296bec84890_0_4, LS_00000296bec84890_0_8, LS_00000296bec84890_0_12;
LS_00000296bec84890_1_4 .concat [ 4 4 4 4], LS_00000296bec84890_0_16, LS_00000296bec84890_0_20, LS_00000296bec84890_0_24, LS_00000296bec84890_0_28;
L_00000296bec84890 .concat [ 16 16 0 0], LS_00000296bec84890_1_0, LS_00000296bec84890_1_4;
L_00000296bec84750 .concat [ 16 32 0 0], L_00000296bec2b260, L_00000296bec84890;
L_00000296bec84d90 .arith/sum 48, L_00000296bec855b0, L_00000296bec84750;
L_00000296bec83e90 .functor MUXZ 48, L_00000296bec84d90, L_00000296bec84070, L_00000296bebb1c70, C4<>;
L_00000296bec84e30 .functor MUXZ 48, L_00000296bec83e90, L_00000296bec2ab80, L_00000296bebb2450, C4<>;
L_00000296bec83b70 .part L_00000296bec84e30, 0, 32;
L_00000296bec853d0 .cmp/eq 2, v00000296bebcd090_0, L_00000296bec2be70;
L_00000296bec85010 .cmp/eq 2, v00000296bebcd090_0, L_00000296bec2beb8;
L_00000296bec83990 .cmp/eq 2, v00000296bebcd090_0, L_00000296bec2bf00;
L_00000296bec83f30 .functor MUXZ 32, L_00000296bec2bf90, L_00000296bec2bf48, L_00000296bec83990, C4<>;
L_00000296bec83d50 .functor MUXZ 32, L_00000296bec83f30, L_00000296bec83b70, L_00000296bec85010, C4<>;
L_00000296bec851f0 .functor MUXZ 32, L_00000296bec83d50, L_00000296bec2a9a0, L_00000296bec853d0, C4<>;
L_00000296bec841b0 .functor MUXZ 32, L_00000296bebb26f0, L_00000296bec2c020, L_00000296bebb2760, C4<>;
L_00000296bec83c10 .cmp/eq 6, L_00000296bec2b580, L_00000296bec2c0f8;
L_00000296bec85150 .cmp/eq 6, L_00000296bec2b580, L_00000296bec2c140;
L_00000296bec84390 .cmp/eq 6, L_00000296bec2b580, L_00000296bec2c188;
L_00000296bec84430 .concat [ 16 16 0 0], L_00000296bec2b260, L_00000296bec2c1d0;
L_00000296bec83cb0 .part L_00000296bec2b260, 15, 1;
LS_00000296bec84f70_0_0 .concat [ 1 1 1 1], L_00000296bec83cb0, L_00000296bec83cb0, L_00000296bec83cb0, L_00000296bec83cb0;
LS_00000296bec84f70_0_4 .concat [ 1 1 1 1], L_00000296bec83cb0, L_00000296bec83cb0, L_00000296bec83cb0, L_00000296bec83cb0;
LS_00000296bec84f70_0_8 .concat [ 1 1 1 1], L_00000296bec83cb0, L_00000296bec83cb0, L_00000296bec83cb0, L_00000296bec83cb0;
LS_00000296bec84f70_0_12 .concat [ 1 1 1 1], L_00000296bec83cb0, L_00000296bec83cb0, L_00000296bec83cb0, L_00000296bec83cb0;
L_00000296bec84f70 .concat [ 4 4 4 4], LS_00000296bec84f70_0_0, LS_00000296bec84f70_0_4, LS_00000296bec84f70_0_8, LS_00000296bec84f70_0_12;
L_00000296bec85790 .concat [ 16 16 0 0], L_00000296bec2b260, L_00000296bec84f70;
L_00000296bec85290 .functor MUXZ 32, L_00000296bec85790, L_00000296bec84430, L_00000296bebb1f80, C4<>;
L_00000296bec842f0 .concat [ 6 26 0 0], L_00000296bec2b580, L_00000296bec2c218;
L_00000296bec83fd0 .cmp/eq 32, L_00000296bec842f0, L_00000296bec2c260;
L_00000296bec850b0 .cmp/eq 6, L_00000296bec2b3a0, L_00000296bec2c2a8;
L_00000296bec844d0 .cmp/eq 6, L_00000296bec2b3a0, L_00000296bec2c2f0;
L_00000296bec84570 .cmp/eq 6, L_00000296bec2b580, L_00000296bec2c338;
L_00000296bec84610 .functor MUXZ 32, L_00000296bec85290, L_00000296bec2c380, L_00000296bec84570, C4<>;
L_00000296bec846b0 .functor MUXZ 32, L_00000296bec84610, L_00000296bec2a680, L_00000296bebb1f10, C4<>;
L_00000296bec84930 .concat [ 6 26 0 0], L_00000296bec2b580, L_00000296bec2c3c8;
L_00000296bec849d0 .cmp/eq 32, L_00000296bec84930, L_00000296bec2c410;
L_00000296bec84a70 .cmp/eq 6, L_00000296bec2b3a0, L_00000296bec2c458;
L_00000296bec84cf0 .cmp/eq 6, L_00000296bec2b3a0, L_00000296bec2c4a0;
L_00000296bec84b10 .cmp/eq 6, L_00000296bec2b580, L_00000296bec2c4e8;
L_00000296bec84c50 .functor MUXZ 32, L_00000296bebb23e0, v00000296bec23620_0, L_00000296bec84b10, C4<>;
L_00000296bec86300 .functor MUXZ 32, L_00000296bec84c50, L_00000296bebb2140, L_00000296bebb2920, C4<>;
S_00000296beb334b0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_00000296beb33320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000296beb98d60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000296bebb2220 .functor NOT 1, v00000296beba9d10_0, C4<0>, C4<0>, C4<0>;
v00000296bebab390_0 .net *"_ivl_0", 0 0, L_00000296bebb2220;  1 drivers
v00000296bebaa670_0 .net "in1", 31 0, L_00000296bebb2140;  alias, 1 drivers
v00000296bebaadf0_0 .net "in2", 31 0, L_00000296bec846b0;  alias, 1 drivers
v00000296beba9ef0_0 .net "out", 31 0, L_00000296bec847f0;  alias, 1 drivers
v00000296beba9c70_0 .net "s", 0 0, v00000296beba9d10_0;  alias, 1 drivers
L_00000296bec847f0 .functor MUXZ 32, L_00000296bec846b0, L_00000296bebb2140, L_00000296bebb2220, C4<>;
S_00000296beb319d0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_00000296beb33320;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000296bebcc1c0 .param/l "RType" 0 4 2, C4<000000>;
P_00000296bebcc1f8 .param/l "add" 0 4 5, C4<100000>;
P_00000296bebcc230 .param/l "addi" 0 4 8, C4<001000>;
P_00000296bebcc268 .param/l "addu" 0 4 5, C4<100001>;
P_00000296bebcc2a0 .param/l "and_" 0 4 5, C4<100100>;
P_00000296bebcc2d8 .param/l "andi" 0 4 8, C4<001100>;
P_00000296bebcc310 .param/l "beq" 0 4 10, C4<000100>;
P_00000296bebcc348 .param/l "bne" 0 4 10, C4<000101>;
P_00000296bebcc380 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000296bebcc3b8 .param/l "j" 0 4 12, C4<000010>;
P_00000296bebcc3f0 .param/l "jal" 0 4 12, C4<000011>;
P_00000296bebcc428 .param/l "jr" 0 4 6, C4<001000>;
P_00000296bebcc460 .param/l "lw" 0 4 8, C4<100011>;
P_00000296bebcc498 .param/l "nor_" 0 4 5, C4<100111>;
P_00000296bebcc4d0 .param/l "or_" 0 4 5, C4<100101>;
P_00000296bebcc508 .param/l "ori" 0 4 8, C4<001101>;
P_00000296bebcc540 .param/l "sgt" 0 4 6, C4<101011>;
P_00000296bebcc578 .param/l "sll" 0 4 6, C4<000000>;
P_00000296bebcc5b0 .param/l "slt" 0 4 5, C4<101010>;
P_00000296bebcc5e8 .param/l "slti" 0 4 8, C4<101010>;
P_00000296bebcc620 .param/l "srl" 0 4 6, C4<000010>;
P_00000296bebcc658 .param/l "sub" 0 4 5, C4<100010>;
P_00000296bebcc690 .param/l "subu" 0 4 5, C4<100011>;
P_00000296bebcc6c8 .param/l "sw" 0 4 8, C4<101011>;
P_00000296bebcc700 .param/l "xor_" 0 4 5, C4<100110>;
P_00000296bebcc738 .param/l "xori" 0 4 8, C4<001110>;
v00000296beba9f90_0 .var "ALUOp", 3 0;
v00000296beba9d10_0 .var "ALUSrc", 0 0;
v00000296beba9db0_0 .var "MemReadEn", 0 0;
v00000296beba9e50_0 .var "MemWriteEn", 0 0;
v00000296bebaa030_0 .var "MemtoReg", 0 0;
v00000296bebaa5d0_0 .var "RegDst", 0 0;
v00000296bebab4d0_0 .var "RegWriteEn", 0 0;
v00000296bebaad50_0 .net "funct", 5 0, L_00000296bec2b3a0;  alias, 1 drivers
v00000296bebaaf30_0 .var "hlt", 0 0;
v00000296bebab2f0_0 .net "opcode", 5 0, L_00000296bec2b580;  alias, 1 drivers
v00000296bebaafd0_0 .net "rst", 0 0, v00000296bec2a220_0;  alias, 1 drivers
E_00000296beb99120 .event anyedge, v00000296bebaafd0_0, v00000296bebab2f0_0, v00000296bebaad50_0;
S_00000296beb31b60 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_00000296beb33320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_00000296bebb26f0 .functor BUFZ 32, L_00000296bec84110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296bebaa170 .array "InstMem", 0 1023, 31 0;
v00000296bebab110_0 .net *"_ivl_0", 31 0, L_00000296bec84110;  1 drivers
v00000296bebaa210_0 .net *"_ivl_3", 9 0, L_00000296bec856f0;  1 drivers
v00000296bebaa8f0_0 .net *"_ivl_4", 11 0, L_00000296bec85510;  1 drivers
L_00000296bec2bfd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000296bebab1b0_0 .net *"_ivl_7", 1 0, L_00000296bec2bfd8;  1 drivers
v00000296bebab250_0 .net "address", 31 0, v00000296bec23620_0;  alias, 1 drivers
v00000296bebab6b0_0 .var/i "i", 31 0;
v00000296bebab750_0 .net "q", 31 0, L_00000296bebb26f0;  alias, 1 drivers
L_00000296bec84110 .array/port v00000296bebaa170, L_00000296bec85510;
L_00000296bec856f0 .part v00000296bec23620_0, 0, 10;
L_00000296bec85510 .concat [ 10 2 0 0], L_00000296bec856f0, L_00000296bec2bfd8;
S_00000296beb1d7e0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_00000296beb33320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_00000296bebb23e0 .functor BUFZ 32, L_00000296bec84250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000296bebb2140 .functor BUFZ 32, L_00000296bec83a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296bebcd770_1 .array/port v00000296bebcd770, 1;
L_00000296bebb2a00 .functor BUFZ 32, v00000296bebcd770_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296bebcd770_2 .array/port v00000296bebcd770, 2;
L_00000296bebb27d0 .functor BUFZ 32, v00000296bebcd770_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296bebcd770_3 .array/port v00000296bebcd770, 3;
L_00000296bebb2370 .functor BUFZ 32, v00000296bebcd770_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296bebcd770_4 .array/port v00000296bebcd770, 4;
L_00000296bebb2530 .functor BUFZ 32, v00000296bebcd770_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296bebcd770_5 .array/port v00000296bebcd770, 5;
L_00000296bebb1ea0 .functor BUFZ 32, v00000296bebcd770_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296bebcd770_6 .array/port v00000296bebcd770, 6;
L_00000296bebb21b0 .functor BUFZ 32, v00000296bebcd770_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296beb83960_0 .net *"_ivl_0", 31 0, L_00000296bec84250;  1 drivers
v00000296bebccff0_0 .net *"_ivl_10", 6 0, L_00000296bec83df0;  1 drivers
L_00000296bec2c0b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000296bebcd3b0_0 .net *"_ivl_13", 1 0, L_00000296bec2c0b0;  1 drivers
v00000296bebcdc70_0 .net *"_ivl_2", 6 0, L_00000296bec83ad0;  1 drivers
L_00000296bec2c068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000296bebcd450_0 .net *"_ivl_5", 1 0, L_00000296bec2c068;  1 drivers
v00000296bebcd9f0_0 .net *"_ivl_8", 31 0, L_00000296bec83a30;  1 drivers
v00000296bebce2b0_0 .net "clk", 0 0, L_00000296bebb24c0;  alias, 1 drivers
v00000296bebcceb0_0 .var/i "i", 31 0;
v00000296bebce490_0 .net "readData1", 31 0, L_00000296bebb23e0;  alias, 1 drivers
v00000296bebce350_0 .net "readData2", 31 0, L_00000296bebb2140;  alias, 1 drivers
v00000296bebce670_0 .net "readRegister1", 4 0, L_00000296bec2a400;  alias, 1 drivers
v00000296bebcccd0_0 .net "readRegister2", 4 0, L_00000296bec2b6c0;  alias, 1 drivers
v00000296bebcd770 .array "registers", 31 0, 31 0;
v00000296bebcc9b0_0 .net "regs0", 31 0, L_00000296bebb2a00;  alias, 1 drivers
v00000296bebcddb0_0 .net "regs1", 31 0, L_00000296bebb27d0;  alias, 1 drivers
v00000296bebce530_0 .net "regs2", 31 0, L_00000296bebb2370;  alias, 1 drivers
v00000296bebce0d0_0 .net "regs3", 31 0, L_00000296bebb2530;  alias, 1 drivers
v00000296bebcda90_0 .net "regs4", 31 0, L_00000296bebb1ea0;  alias, 1 drivers
v00000296bebcd950_0 .net "regs5", 31 0, L_00000296bebb21b0;  alias, 1 drivers
v00000296bebccf50_0 .net "rst", 0 0, v00000296bec2a220_0;  alias, 1 drivers
v00000296bebccc30_0 .net "we", 0 0, v00000296bebab4d0_0;  alias, 1 drivers
v00000296bebccaf0_0 .net "writeData", 31 0, L_00000296bec85d60;  alias, 1 drivers
v00000296bebcdef0_0 .net "writeRegister", 4 0, L_00000296bec85650;  alias, 1 drivers
E_00000296beb98fa0/0 .event negedge, v00000296bebaafd0_0;
E_00000296beb98fa0/1 .event posedge, v00000296bebce2b0_0;
E_00000296beb98fa0 .event/or E_00000296beb98fa0/0, E_00000296beb98fa0/1;
L_00000296bec84250 .array/port v00000296bebcd770, L_00000296bec83ad0;
L_00000296bec83ad0 .concat [ 5 2 0 0], L_00000296bec2a400, L_00000296bec2c068;
L_00000296bec83a30 .array/port v00000296bebcd770, L_00000296bec83df0;
L_00000296bec83df0 .concat [ 5 2 0 0], L_00000296bec2b6c0, L_00000296bec2c0b0;
S_00000296beb1d970 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_00000296beb1d7e0;
 .timescale 0 0;
v00000296beb82420_0 .var/i "i", 31 0;
S_00000296beb69d50 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_00000296beb33320;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000296beb99320 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000296bebb1d50 .functor NOT 1, v00000296bebaa5d0_0, C4<0>, C4<0>, C4<0>;
v00000296bebcc7d0_0 .net *"_ivl_0", 0 0, L_00000296bebb1d50;  1 drivers
v00000296bebcd8b0_0 .net "in1", 4 0, L_00000296bec2b6c0;  alias, 1 drivers
v00000296bebccb90_0 .net "in2", 4 0, L_00000296bec2ae00;  alias, 1 drivers
v00000296bebcd1d0_0 .net "out", 4 0, L_00000296bec85650;  alias, 1 drivers
v00000296bebcd4f0_0 .net "s", 0 0, v00000296bebaa5d0_0;  alias, 1 drivers
L_00000296bec85650 .functor MUXZ 5, L_00000296bec2ae00, L_00000296bec2b6c0, L_00000296bebb1d50, C4<>;
S_00000296beb69ee0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_00000296beb33320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000296beb993a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000296beb6a8e0 .functor NOT 1, v00000296bebaa030_0, C4<0>, C4<0>, C4<0>;
v00000296bebcc870_0 .net *"_ivl_0", 0 0, L_00000296beb6a8e0;  1 drivers
v00000296bebcca50_0 .net "in1", 31 0, v00000296bebcd810_0;  alias, 1 drivers
v00000296bebcc910_0 .net "in2", 31 0, v00000296bec23c60_0;  alias, 1 drivers
v00000296bebcd590_0 .net "out", 31 0, L_00000296bec85d60;  alias, 1 drivers
v00000296bebccd70_0 .net "s", 0 0, v00000296bebaa030_0;  alias, 1 drivers
L_00000296bec85d60 .functor MUXZ 32, v00000296bec23c60_0, v00000296bebcd810_0, L_00000296beb6a8e0, C4<>;
S_00000296beb16af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_00000296beb33320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000296beb16c80 .param/l "ADD" 0 9 12, C4<0000>;
P_00000296beb16cb8 .param/l "AND" 0 9 12, C4<0010>;
P_00000296beb16cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000296beb16d28 .param/l "OR" 0 9 12, C4<0011>;
P_00000296beb16d60 .param/l "SGT" 0 9 12, C4<0111>;
P_00000296beb16d98 .param/l "SLL" 0 9 12, C4<1000>;
P_00000296beb16dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000296beb16e08 .param/l "SRL" 0 9 12, C4<1001>;
P_00000296beb16e40 .param/l "SUB" 0 9 12, C4<0001>;
P_00000296beb16e78 .param/l "XOR" 0 9 12, C4<0100>;
P_00000296beb16eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000296beb16ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000296bec2c530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296bebcce10_0 .net/2u *"_ivl_0", 31 0, L_00000296bec2c530;  1 drivers
v00000296bebce3f0_0 .net "opSel", 3 0, v00000296beba9f90_0;  alias, 1 drivers
v00000296bebce5d0_0 .net "operand1", 31 0, L_00000296bec86300;  alias, 1 drivers
v00000296bebcdb30_0 .net "operand2", 31 0, L_00000296bec847f0;  alias, 1 drivers
v00000296bebcd810_0 .var "result", 31 0;
v00000296bebcdbd0_0 .net "zero", 0 0, L_00000296bec86d00;  alias, 1 drivers
E_00000296beb99e20 .event anyedge, v00000296beba9f90_0, v00000296bebce5d0_0, v00000296beba9ef0_0;
L_00000296bec86d00 .cmp/eq 32, v00000296bebcd810_0, L_00000296bec2c530;
S_00000296beb4ad50 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_00000296beb33320;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000296bebce790 .param/l "RType" 0 4 2, C4<000000>;
P_00000296bebce7c8 .param/l "add" 0 4 5, C4<100000>;
P_00000296bebce800 .param/l "addi" 0 4 8, C4<001000>;
P_00000296bebce838 .param/l "addu" 0 4 5, C4<100001>;
P_00000296bebce870 .param/l "and_" 0 4 5, C4<100100>;
P_00000296bebce8a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000296bebce8e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000296bebce918 .param/l "bne" 0 4 10, C4<000101>;
P_00000296bebce950 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000296bebce988 .param/l "j" 0 4 12, C4<000010>;
P_00000296bebce9c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000296bebce9f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000296bebcea30 .param/l "lw" 0 4 8, C4<100011>;
P_00000296bebcea68 .param/l "nor_" 0 4 5, C4<100111>;
P_00000296bebceaa0 .param/l "or_" 0 4 5, C4<100101>;
P_00000296bebcead8 .param/l "ori" 0 4 8, C4<001101>;
P_00000296bebceb10 .param/l "sgt" 0 4 6, C4<101011>;
P_00000296bebceb48 .param/l "sll" 0 4 6, C4<000000>;
P_00000296bebceb80 .param/l "slt" 0 4 5, C4<101010>;
P_00000296bebcebb8 .param/l "slti" 0 4 8, C4<101010>;
P_00000296bebcebf0 .param/l "srl" 0 4 6, C4<000010>;
P_00000296bebcec28 .param/l "sub" 0 4 5, C4<100010>;
P_00000296bebcec60 .param/l "subu" 0 4 5, C4<100011>;
P_00000296bebcec98 .param/l "sw" 0 4 8, C4<101011>;
P_00000296bebcecd0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000296bebced08 .param/l "xori" 0 4 8, C4<001110>;
v00000296bebcd090_0 .var "PCsrc", 1 0;
v00000296bebcd130_0 .net "excep_flag", 0 0, o00000296bebd1888;  alias, 0 drivers
v00000296bebcd630_0 .net "funct", 5 0, L_00000296bec2b3a0;  alias, 1 drivers
v00000296bebcdd10_0 .net "opcode", 5 0, L_00000296bec2b580;  alias, 1 drivers
v00000296bebcde50_0 .net "operand1", 31 0, L_00000296bebb23e0;  alias, 1 drivers
v00000296bebcd270_0 .net "operand2", 31 0, L_00000296bec847f0;  alias, 1 drivers
v00000296bebcd6d0_0 .net "rst", 0 0, v00000296bec2a220_0;  alias, 1 drivers
E_00000296beb9aa20/0 .event anyedge, v00000296bebaafd0_0, v00000296bebcd130_0, v00000296bebab2f0_0, v00000296bebce490_0;
E_00000296beb9aa20/1 .event anyedge, v00000296beba9ef0_0, v00000296bebaad50_0;
E_00000296beb9aa20 .event/or E_00000296beb9aa20/0, E_00000296beb9aa20/1;
S_00000296bebced50 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_00000296beb33320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000296bebce170 .array "DataMem", 0 1023, 31 0;
v00000296bebcd310_0 .net "address", 31 0, v00000296bebcd810_0;  alias, 1 drivers
v00000296bebcdf90_0 .net "clock", 0 0, L_00000296bebb24c0;  alias, 1 drivers
v00000296bebce030_0 .net "data", 31 0, L_00000296bebb2140;  alias, 1 drivers
v00000296bebce210_0 .var/i "i", 31 0;
v00000296bec23c60_0 .var "q", 31 0;
v00000296bec24660_0 .net "rden", 0 0, v00000296beba9db0_0;  alias, 1 drivers
v00000296bec24c00_0 .net "wren", 0 0, v00000296beba9e50_0;  alias, 1 drivers
E_00000296beb9af60 .event negedge, v00000296bebce2b0_0;
S_00000296beb4aee0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_00000296beb33320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000296beb9b4a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000296bec24ca0_0 .net "PCin", 31 0, L_00000296bec851f0;  alias, 1 drivers
v00000296bec23620_0 .var "PCout", 31 0;
v00000296bec23300_0 .net "clk", 0 0, L_00000296bebb24c0;  alias, 1 drivers
v00000296bec23760_0 .net "rst", 0 0, v00000296bec2a220_0;  alias, 1 drivers
    .scope S_00000296beb4ad50;
T_0 ;
    %wait E_00000296beb9aa20;
    %load/vec4 v00000296bebcd6d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000296bebcd090_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000296bebcd130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000296bebcd090_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000296bebcdd10_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000296bebcde50_0;
    %load/vec4 v00000296bebcd270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000296bebcdd10_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000296bebcde50_0;
    %load/vec4 v00000296bebcd270_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000296bebcdd10_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000296bebcdd10_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000296bebcdd10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000296bebcd630_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000296bebcd090_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000296bebcd090_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000296beb4aee0;
T_1 ;
    %wait E_00000296beb98fa0;
    %load/vec4 v00000296bec23760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000296bec23620_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000296bec24ca0_0;
    %assign/vec4 v00000296bec23620_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000296beb31b60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000296bebab6b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000296bebab6b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000296bebab6b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %load/vec4 v00000296bebab6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000296bebab6b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181652, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebaa170, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000296beb319d0;
T_3 ;
    %wait E_00000296beb99120;
    %load/vec4 v00000296bebaafd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000296bebaaf30_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296beba9d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296bebab4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296beba9e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296bebaa030_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296beba9db0_0, 0;
    %assign/vec4 v00000296bebaa5d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000296bebaaf30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000296beba9f90_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000296beba9d10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000296bebab4d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000296beba9e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000296bebaa030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000296beba9db0_0, 0, 1;
    %store/vec4 v00000296bebaa5d0_0, 0, 1;
    %load/vec4 v00000296bebab2f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296bebaaf30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296bebaa5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296bebab4d0_0, 0;
    %load/vec4 v00000296bebaad50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296beba9d10_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296beba9d10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296bebab4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296bebaa5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296beba9d10_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296bebab4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296bebaa5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296beba9d10_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296bebab4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296beba9d10_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296bebab4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296beba9d10_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296bebab4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296beba9d10_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296bebab4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296beba9d10_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296beba9db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296bebab4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296beba9d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296bebaa030_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296beba9e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296beba9d10_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000296beba9f90_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000296beb1d7e0;
T_4 ;
    %wait E_00000296beb98fa0;
    %fork t_1, S_00000296beb1d970;
    %jmp t_0;
    .scope S_00000296beb1d970;
t_1 ;
    %load/vec4 v00000296bebccf50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000296beb82420_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000296beb82420_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000296beb82420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebcd770, 0, 4;
    %load/vec4 v00000296beb82420_0;
    %addi 1, 0, 32;
    %store/vec4 v00000296beb82420_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000296bebccc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000296bebccaf0_0;
    %load/vec4 v00000296bebcdef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebcd770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebcd770, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000296beb1d7e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000296beb1d7e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000296bebcceb0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000296bebcceb0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000296bebcceb0_0;
    %ix/getv/s 4, v00000296bebcceb0_0;
    %load/vec4a v00000296bebcd770, 4;
    %ix/getv/s 4, v00000296bebcceb0_0;
    %load/vec4a v00000296bebcd770, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000296bebcceb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000296bebcceb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000296beb16af0;
T_6 ;
    %wait E_00000296beb99e20;
    %load/vec4 v00000296bebce3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000296bebcd810_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000296bebce5d0_0;
    %load/vec4 v00000296bebcdb30_0;
    %add;
    %assign/vec4 v00000296bebcd810_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000296bebce5d0_0;
    %load/vec4 v00000296bebcdb30_0;
    %sub;
    %assign/vec4 v00000296bebcd810_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000296bebce5d0_0;
    %load/vec4 v00000296bebcdb30_0;
    %and;
    %assign/vec4 v00000296bebcd810_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000296bebce5d0_0;
    %load/vec4 v00000296bebcdb30_0;
    %or;
    %assign/vec4 v00000296bebcd810_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000296bebce5d0_0;
    %load/vec4 v00000296bebcdb30_0;
    %xor;
    %assign/vec4 v00000296bebcd810_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000296bebce5d0_0;
    %load/vec4 v00000296bebcdb30_0;
    %or;
    %inv;
    %assign/vec4 v00000296bebcd810_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000296bebce5d0_0;
    %load/vec4 v00000296bebcdb30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000296bebcd810_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000296bebcdb30_0;
    %load/vec4 v00000296bebce5d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000296bebcd810_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000296bebce5d0_0;
    %ix/getv 4, v00000296bebcdb30_0;
    %shiftl 4;
    %assign/vec4 v00000296bebcd810_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000296bebce5d0_0;
    %ix/getv 4, v00000296bebcdb30_0;
    %shiftr 4;
    %assign/vec4 v00000296bebcd810_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000296bebced50;
T_7 ;
    %wait E_00000296beb9af60;
    %load/vec4 v00000296bec24660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000296bebcd310_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000296bebce170, 4;
    %assign/vec4 v00000296bec23c60_0, 0;
T_7.0 ;
    %load/vec4 v00000296bec24c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000296bebce030_0;
    %ix/getv 3, v00000296bebcd310_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000296bebced50;
T_8 ;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 45, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 43, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 44, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 45, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 65, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296bebce170, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000296bebced50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000296bebce210_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000296bebce210_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000296bebce210_0;
    %load/vec4a v00000296bebce170, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v00000296bebce210_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000296bebce210_0;
    %addi 1, 0, 32;
    %store/vec4 v00000296bebce210_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000296beb33320;
T_10 ;
    %wait E_00000296beb98fa0;
    %load/vec4 v00000296bec29d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000296bec27aa0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000296bec27aa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000296bec27aa0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000296bebbabf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000296bec2af40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000296bec2a220_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000296bebbabf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000296bec2af40_0;
    %inv;
    %assign/vec4 v00000296bec2af40_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000296bebbabf0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000296bec2a220_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000296bec2a220_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v00000296bec29e60_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
