Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 7a998fe0abfe46918ad5cbba8b012036 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mandelbrot_pinout_behav xil_defaultlib.mandelbrot_pinout xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.hdmi_interface_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.25...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_vga_hdmi_1024x600_clk_wiz
Compiling module xil_defaultlib.clk_vga_hdmi_1024x600
Compiling architecture behavioural of entity xil_defaultlib.vga_stripes [\vga_stripes(c_vga_config=("0000...]
Compiling architecture behavioural of entity xil_defaultlib.vga_controler [\vga_controler(c_vga_config=("00...]
Compiling architecture rtl of entity xil_defaultlib.vga [\vga(c_vga_config=("000001000000...]
Compiling architecture behavioural of entity xil_defaultlib.tmds_encoder [tmds_encoder_default]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_width=10,init_oq...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_width=10,init_oq...]
Compiling architecture rtl of entity xil_defaultlib.serializer_10_to_1 [serializer_10_to_1_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33",sle...]
Compiling architecture rtl of entity xil_defaultlib.vga_to_hdmi [vga_to_hdmi_default]
Compiling architecture behavioural of entity xil_defaultlib.hdmi [\hdmi(c_vga_config=("00000100000...]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mandel_blk_mem
Compiling architecture rtl of entity xil_defaultlib.mandelbrot_pinout
Built simulation snapshot mandelbrot_pinout_behav
