# This is a Makefile, used to automate common development tasks

# Set variables for directories and compiler
SRC_DIR = src
BUILD_DIR = build
CC = gcc

# Define sources and objects
SOURCES = $(wildcard $(SRC_DIR)/*.c)
OBJECTS = $(patsubst $(SRC_DIR)/%.c, $(BUILD_DIR)/%.o, $(SOURCES))

# Set compiler flags
CFLAGS = -Wall -Wno-unused-command-line-argument -Iinclude -g

# Rule for building objects
$(BUILD_DIR)/%.o: $(SRC_DIR)/%.c
	$(CC) -c $< -o $@ $(CFLAGS)

# Rule for building executable
myprogram: $(OBJECTS)
	$(CC) -o $@ $^ $(CFLAGS)

# Rule for cleaning up
clean:
	rm -f $(BUILD_DIR)/*.o myprogram

# Rule for running tests
test:
	./myprogram -t -f test_file.txt

# Create a phony target for 'all' to build both program and run tests
.PHONY: all
all: myprogram test