---
title:  "Features"
#
my:
  changedate: 2019-09-02
---
{% capture caption_Fig_F_1 %}
    Fig F-1: A KB11-C processor without FPP and one Massbus interface, 
    build around 1976 in 
    <a href="https://en.wikipedia.org/wiki/7400_series">SN74Sxx</a> 
    <a href="https://en.wikipedia.org/wiki/Schottky_transistor">Schottky</a> 
    <a href="https://en.wikipedia.org/wiki/Transistor%E2%80%93transistor_logic">
      TTL technology</a>. The w11a core has a similar feature set.
    See also 
    <a href="http://www.neurotica.com/w/images/7/79/DEC-PDP1170-KB11C-3.jpg">
      hi-res jpg</a>, and 
    <a href="http://www.neurotica.com/w/images/d/dc/DEC-PDP1170-KB11C-6.jpg">
      view on backplane</a> in 
    <a href="https://en.wikipedia.org/wiki/Wire_wrap">wire wrap technology</a>.
    Picture courtesy of Dave McGuire, see also 
    <a href="http://www.neurotica.com/wiki/DEC_PDP-11/70">
      Dave's PDP-11/70 site</a>.
{% endcapture %}
{% include figbox-right.html id="Fig_F-1" width="1600" height="1200" 
     figurl="/downloads/w11/pictures/DaveMcGuire-DEC-PDP1170-KB11C-3.jpg"
     caption=caption_Fig_F_1
%}

{% capture caption_Fig_F_2 %}
    Fig F-2: PDP-11/70 Console with 2 RK05 drives with a UNIX 7th edition system
    (see disk labels in 
    <a href="/downloads/w11/pictures/JohnHolden-11_70_rk05s.jpg">
      high resolution jpg</a>).
    The current w11a systems 
    emulate a similar configuration. Picture courtesy of John Holden. 
    See also
    <a href="http://www.psych.usyd.edu.au/pdp-11/">John's PDP-11 Site</a>.
{% endcapture %}
{% include figbox-right.html id="Fig_F-2" width="270" height="424"
     figurl="/downloads/w11/pictures/JohnHolden-11_70_rk05.jpg"
     figurlhr="/downloads/w11/pictures/JohnHolden-11_70_rk05s.jpg"
     caption=caption_Fig_F_2
%}

{% capture caption_Fig_F_3 %}
    Fig F-3: w11a running on a Digilent
    <a href="/home/w11/inst/boards.html#digi_nexys2">Nexys2</a> board. 
    The board is powered over USB. FPGA configuration as
    well as the rlink connection can be done via the 
    <a href="http://www.cypress.com/products/ez-usb-fx2lp">Cypress FX2</a> USB 
    controller available on the Nexys2. Alternatively, the rlink connection 
    can be done via the RS232 port and a FTDI 
    <a href="http://www.ftdichip.com/Products/EvaluationKits/USB-Serial.htm">
    US232R-100</a> cable. {{site.my.wfjm-ccby}}
{% endcapture %}
{% include figbox-right.html id="Fig_F-3" width="1791" height="1671"
     figurl="/downloads/w11/pictures/wfjm-2010-08-08-w11a_n2.jpg"
     caption=caption_Fig_F_3
%}

<h2 id="h_w11_core">The w11a CPU core</h2>
<p>
The w11a CPU core has a functionality very close to a PDP-11/70 CPU (Model
KB11-B or KB11-C) and supports with very few exceptions everything the
<a href="https://en.wikipedia.org/wiki/PDP-11_architecture">
PDP-11 architecture</a> has to offer:
</p>
<ul>
  <li>standard and extended (MUL, DIV, XOR, ASH) instruction set</li>
  <li>special instructions (SPL, MTPD, etc)</li>
  <li>dual register set</li>
  <li>three processor modes: kernel, supervisor, user</li>
  <li>memory management with 18 and 22 bit addressing and 
        separate instruction and data address space</li>
  <li>UNIBUS mapping support (18->22 bit address translation)</li>
</ul>

<p>
All fits today easily in a fraction of a modest size low-cost FPGA.
The original 11/70 CPU was implemented in TTL, see
<a href="#Fig_F-1">Figure F-1</a> for comparison.
</p>

<h2 id="h_io_system">The I/O System</h2>
<p>
The project goal was to create a retro-computing platform able to run the 
historical UNIX systems and other original software. The I/O system is,
therefore, set up to have the same register model and semantics as the 
original DEC UNIBUS peripherals. To interface this to contemporary 
I/O hardware all I/O transactions are <b>emulated</b> by a 
<b>backend server</b> in the following way:
</p>
<ul class="bigli">
  <li>all device registers are effectively dual-ported, visible from the w11a
        core via a bus structure named <b>ibus</b> with an addressing model 
        similar to the DEC UNIBUS, and from the backend server via a 
        'remote register interface', called <b>rri</b>. </li>
  <li>the rri communication between FPGA and backend server can be done
        directly via bus structure named <b>rbus</b> or over any 
        bi-directional byte stream connection via the <b>rlink</b> 
        protocol.</li>
  <li>an attention mechanism allows the efficient detection of significant
        device register state changes by the server, which will usually read
        the device state, emulate the desired I/O transaction and update the
        device state. DMA transfers are emulated by direct memory access
        over rbus.</li>
  <li>in the current 'proof-of-principle' implementation the backend server is
        a process running on a normal Linux system. The communication is done 
        over a rlink via RS232 or USB FIFO channels.
        See <a href="#Fig_F-3">Figure F-3</a> for such
        a setup.</li>
</ul>
<p>
Currently available is a basic set of UNIBUS peripherals which is, apart from
    the IIST, quite similar to a full configuration of the early '80ties:
</p>
<ul>
  <li><b>KW11P:</b> programmable clock</li>
  <li><b>KW11L:</b> line frequency clock</li>
  <li><b>DL11:</b> console interface</li>
  <li><b>DZ11:</b> 8 lines serial port multiplexer</li>
  <li><b>LP11:</b> line printer</li>
  <li><b>PC11:</b> paper tape reader/puncher</li>
  <li><b>DEUNA:</b> Ethernet interface</li>
  <li><b>RK11:</b> disk controller with <b>8 RK05 drives</b> 
            (2.4 MByte capacity each)</li>
  <li><b>RL11:</b> disk controller with <b>4 RL02 or RL01 drives</b> 
            (10 or 5 MByte capacity each)</li>
  <li><b>RH70:</b> massbus adaptor with <b>4 RP or RM drives</b> (with 66 to
  504 MByte capacity each)</li>
  <li><b>TM11:</b> tape controller with <b>4 TU10 drives</b></li>
  <li><b>IIST:</b> interprocessor interrupt and sanity timer (operationally
        not used so far, but was fun to do...)</li>
</ul>

<h2 id="h_systems">Complete Systems</h2>
<p>
The project holds all the sources to synthesize a complete system. The systems
are comprised of
</p>
<ul>
  <li><b>w11a</b> processor core</li>
  <li><b>I/O subsystem</b></li>
  <li><b>cache subsystem</b>: 8-128 kByte, 32 bit cache line, fully associative,
        write-thru</li>
  <li>memory subsystem interface with PDP-11/70 style control registers</li>
  <li><b>memory controller</b>: depends on board, currently for 
        SRAM, PSRAM, and SDRAM (via Xilinx MIG core)</li>
  <li><b>rlink interface</b>: used as control and debug interface as well as 
        for I/O emulation</li>
</ul>
<p>
Complete configurations for nine boards are currently part of the project,
seven are FPGA verified, two are only simulation verified:
</p>
<pre>
  Name              Board       FPGA      Clk   Mem  --- Resource Usage --- Veri
                                          MHz    kB   flop  luts  slices
  sys_w11a_c7       Cmod A7     XC7A35T    80   672   3369  7279  2099(26%) FPGA
  sys_w11a_as7      Arty S7     XC7S50     75  3840   6843 11480  3425(43%) sim
  sys_w11a_arty     Arty A7     XC7A35T    72  3840   6838 11497  3392(42%) FPGA
  sys_w11a_b3       Basys3      XC7A35T    80   176   2968  6633  1963(24%) FPGA
  sys_w11a_n4d      Nexys A7    XC7A100T   80  3840   6850 11174  3563(22%) FPGA
  sys_w11a_n4       Nexys4      XC7A100T   80  3840   3418  7272  2234(14%) Note 1
  sys_w11a_n3       Nexys3      XC6SLX16   64  3840   3167  6314  2130(93%) FPGA
  sys_w11a_n2       Nexys2      XC3S1200E  52  3840   3219  9886  5796(66%) FPGA
  sys_w11a_s3       S3board     XC3S1000   50  1024   3019  9338  5558(72%) Note 2

  <i>legacy BRAM only versions</i>
  sys_w11a_br_as7   Arty S7     XC7S50     80   256   2821  6479  1887(23%) sim
  sys_w11a_br_arty  Arty A7     XC7A35T    80   176   2829  6499  1897(23%) FPGA
  sys_w11a_br_n4d   Nexys A7    XC7A100T   80   512   3137  7061  2125(13%) FPGA

  <i>Notes:</i>
    Note 1: Board failed in July 2019. FPGA tested before, since then only sim tested
    Note 2: Board available but effectively retired
</pre>

<p>
The Digilent
<a href="/home/w11/inst/boards.html#digi_nexys2">Nexys2</a>, 
<a href="/home/w11/inst/boards.html#digi_nexys3">Nexys3</a>, and
<a href="/home/w11/inst/boards.html#digi_nexys4">Nexys4</a>
boards have 16 MByte PSRAM (mt45w8mw16b) of which only 4 MByte, the maximum
a PDP-11 can address, are used.
The Digilent <a href="/home/w11/inst/boards.html#digi_cmoda7">Cmod A7</a>
has a 512 kByte SRAM (is61lv25616), which is extended by 160 kByte from BRAM.
The Digilent <a href="/home/w11/inst/boards.html#digi_s3board">S3board</a> 
has 1 MByte SRAM (is61lv2561).
The Digilent 
<a href="/home/w11/inst/boards.html#digi_basys3">Basys3</a>
has no memory external to the FPGA. The memory seen by the w11a core is built
from BRAMs, with a total size of 176 kB.
The DDR memory on the Digilent
<a href="/home/w11/inst/boards.html#digi_arty">Arty A7</a>,
<a href="/home/w11/inst/boards.html#digi_artys7">Arty S7</a>,
and
<a href="/home/w11/inst/boards.html#digi_nexysa7">Nexys A7</a>
is now supported. In addition, designs that use only the BRAMs
are provided and offer limited memory visible to the w11a core.
</p>

<h2 id="h_system_config">System Configuration</h2>
<p>
All systems have the following configuration for the UNIBUS peripherals:
</p>
<pre>
  Controller Name                    CSR  VEC PRI    Device Names
                                                     BSD     DEC
  IIST    MP interrupt/timer      177500  260  6     -       -         <i>optional</i>
  KW11-P  programmable clock      172540  104  6     -       -
  KW11-L  line frequency clock    177546  100  6     -       -
  RL11    disk controller         174400  160  5     rlxh    DLx:      (x=0..3)
  RK11    disk controller         177400  220  5     rkxh    DKx:      (x=0..7)
  RH/RP   disk controller         176700  254  5     xpxa    DBx:,DRx: (x=0..3)
  TM11    tape controller         172520  224  5     mt      MTx:      (x=0..3)
  DEUNA   ethernet interface      174510  120  5     de 0    XE0:
  DL11    console                 177560  060  4     cn 0    YL0:
  DL11    2nd console             176500  300  4     ttyl 1  YL1:
  DZ11    terminal interface      160100  310  5     tty *   YZx:      (x=0..7)
  PC11    papertape read/punch    177550  070  4     -       PP:,PR:
  LP11    line printer            177514  200  4     lp 0    LP:

<i>  devices yet to be implemented:
  CR11    card reader             177160  230  6     -       CR:
  DU11    synchronous interface   160120  320  5     -       XU:
  DMC11   interprocessor link     160140  330  5     dmc     XM:
</i>    
</pre>
