head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.2
	binutils-2_24-branchpoint:1.3
	binutils-2_21_1:1.1.1.1
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.6
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.4
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.2
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.1.1.1
	binutils-2_21-branch:1.1.1.1.0.40
	binutils-2_21-branchpoint:1.1.1.1
	binutils-2_20_1:1.1.1.1
	binutils-2_20:1.1.1.1
	binutils-arc-20081103-branch:1.1.1.1.0.38
	binutils-arc-20081103-branchpoint:1.1.1.1
	binutils-2_20-branch:1.1.1.1.0.36
	binutils-2_20-branchpoint:1.1.1.1
	dje-cgen-play1-branch:1.1.1.1.0.34
	dje-cgen-play1-branchpoint:1.1.1.1
	arc-20081103-branch:1.1.1.1.0.32
	arc-20081103-branchpoint:1.1.1.1
	binutils-2_19_1:1.1.1.1
	binutils-2_19:1.1.1.1
	binutils-2_19-branch:1.1.1.1.0.30
	binutils-2_19-branchpoint:1.1.1.1
	binutils-2_18:1.1.1.1
	binutils-2_18-branch:1.1.1.1.0.28
	binutils-2_18-branchpoint:1.1.1.1
	binutils-csl-coldfire-4_1-32:1.1.1.1
	binutils-csl-sourcerygxx-4_1-32:1.1.1.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1.1.1
	binutils-csl-sourcerygxx-3_4_4-32:1.1.1.1
	binutils-csl-coldfire-4_1-30:1.1.1.1
	binutils-csl-sourcerygxx-4_1-30:1.1.1.1
	binutils-csl-coldfire-4_1-28:1.1.1.1
	binutils-csl-sourcerygxx-4_1-29:1.1.1.1
	binutils-csl-sourcerygxx-4_1-28:1.1.1.1
	binutils-csl-arm-2006q3-27:1.1.1.1
	binutils-csl-sourcerygxx-4_1-27:1.1.1.1
	binutils-csl-arm-2006q3-26:1.1.1.1
	binutils-csl-sourcerygxx-4_1-26:1.1.1.1
	binutils-csl-sourcerygxx-4_1-25:1.1.1.1
	binutils-csl-sourcerygxx-4_1-24:1.1.1.1
	binutils-csl-sourcerygxx-4_1-23:1.1.1.1
	binutils-csl-sourcerygxx-4_1-21:1.1.1.1
	binutils-csl-arm-2006q3-21:1.1.1.1
	binutils-csl-sourcerygxx-4_1-22:1.1.1.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1.1.1
	binutils-csl-sourcerygxx-4_1-20:1.1.1.1
	binutils-csl-arm-2006q3-19:1.1.1.1
	binutils-csl-sourcerygxx-4_1-19:1.1.1.1
	binutils-csl-sourcerygxx-4_1-18:1.1.1.1
	binutils-csl-renesas-4_1-9:1.1.1.1
	binutils-csl-sourcerygxx-3_4_4-25:1.1.1.1
	binutils-csl-renesas-4_1-8:1.1.1.1
	binutils-csl-renesas-4_1-7:1.1.1.1
	binutils-csl-renesas-4_1-6:1.1.1.1
	binutils-csl-sourcerygxx-4_1-17:1.1.1.1
	binutils-csl-sourcerygxx-4_1-14:1.1.1.1
	binutils-csl-sourcerygxx-4_1-15:1.1.1.1
	binutils-csl-sourcerygxx-4_1-13:1.1.1.1
	binutils-2_17:1.1.1.1
	binutils-csl-sourcerygxx-4_1-12:1.1.1.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1.1.1
	binutils-csl-wrs-linux-3_4_4-24:1.1.1.1
	binutils-csl-wrs-linux-3_4_4-23:1.1.1.1
	binutils-csl-sourcerygxx-4_1-9:1.1.1.1
	binutils-csl-sourcerygxx-4_1-8:1.1.1.1
	binutils-csl-sourcerygxx-4_1-7:1.1.1.1
	binutils-csl-arm-2006q1-6:1.1.1.1
	binutils-csl-sourcerygxx-4_1-6:1.1.1.1
	binutils-csl-wrs-linux-3_4_4-22:1.1.1.1
	binutils-csl-coldfire-4_1-11:1.1.1.1
	binutils-csl-sourcerygxx-3_4_4-19:1.1.1.1
	binutils-csl-coldfire-4_1-10:1.1.1.1
	binutils-csl-sourcerygxx-4_1-5:1.1.1.1
	binutils-csl-sourcerygxx-4_1-4:1.1.1.1
	binutils-csl-wrs-linux-3_4_4-21:1.1.1.1
	binutils-csl-morpho-4_1-4:1.1.1.1
	binutils-csl-sourcerygxx-3_4_4-17:1.1.1.1
	binutils-csl-wrs-linux-3_4_4-20:1.1.1.1
	binutils-2_17-branch:1.1.1.1.0.26
	binutils-2_17-branchpoint:1.1.1.1
	binutils-csl-2_17-branch:1.1.1.1.0.24
	binutils-csl-2_17-branchpoint:1.1.1.1
	binutils-csl-gxxpro-3_4-branch:1.1.1.1.0.22
	binutils-csl-gxxpro-3_4-branchpoint:1.1.1.1
	binutils-2_16_1:1.1.1.1
	binutils-csl-arm-2005q1b:1.1.1.1
	binutils-2_16:1.1.1.1
	binutils-csl-arm-2005q1a:1.1.1.1
	binutils-csl-arm-2005q1-branch:1.1.1.1.0.20
	binutils-csl-arm-2005q1-branchpoint:1.1.1.1
	binutils-2_16-branch:1.1.1.1.0.18
	binutils-2_16-branchpoint:1.1.1.1
	csl-arm-2004-q3d:1.1.1.1
	csl-arm-2004-q3:1.1.1.1
	binutils-2_15:1.1.1.1
	binutils-2_15-branchpoint:1.1.1.1
	csl-arm-2004-q1a:1.1.1.1
	csl-arm-2004-q1:1.1.1.1
	binutils-2_15-branch:1.1.1.1.0.16
	cagney_bfdfile-20040213-branch:1.1.1.1.0.14
	cagney_bfdfile-20040213-branchpoint:1.1.1.1
	cagney_bigcore-20040122-branch:1.1.1.1.0.12
	cagney_bigcore-20040122-branchpoint:1.1.1.1
	csl-arm-2003-q4:1.1.1.1
	binutils-2_14:1.1.1.1
	binutils-2_14-branch:1.1.1.1.0.10
	binutils-2_14-branchpoint:1.1.1.1
	binutils-2_13_2_1:1.1.1.1
	binutils-2_13_2:1.1.1.1
	binutils-2_13_1:1.1.1.1
	binutils-2_13:1.1.1.1
	binutils-2_13-branchpoint:1.1.1.1
	binutils-2_13-branch:1.1.1.1.0.8
	binutils-2_12_1:1.1.1.1
	binutils-2_12:1.1.1.1
	binutils-2_12-branch:1.1.1.1.0.6
	binutils-2_12-branchpoint:1.1.1.1
	cygnus_cvs_20020108_pre:1.1.1.1
	binutils-2_11_2:1.1.1.1
	binutils-2_11_1:1.1.1.1
	binutils-2_11:1.1.1.1
	x86_64versiong3:1.1.1.1
	binutils-2_11-branch:1.1.1.1.0.4
	binutils-2_10_1:1.1.1.1
	binutils-2_10:1.1.1.1
	binutils-2_10-branch:1.1.1.1.0.2
	binutils-2_10-branchpoint:1.1.1.1
	binutils_latest_snapshot:1.3
	repo-unification-2000-02-06:1.1.1.1
	binu_ss_19990721:1.1.1.1
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@# @;


1.3
date	2013.01.10.19.51.55;	author hjl;	state Exp;
branches;
next	1.2;

1.2
date	2011.01.18.13.37.39;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	99.05.03.07.28.44;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	99.05.03.07.28.44;	author rth;	state Exp;
branches;
next	;


desc
@@


1.3
log
@Remove trailing white spaces on gas

	* app.c: Remove trailing white spaces.
	* as.c: Likewise.
	* as.h: Likewise.
	* cond.c: Likewise.
	* dw2gencfi.c: Likewise.
	* dwarf2dbg.h: Likewise.
	* ecoff.c: Likewise.
	* input-file.c: Likewise.
	* itbl-lex.h: Likewise.
	* output-file.c: Likewise.
	* read.c: Likewise.
	* sb.c: Likewise.
	* subsegs.c: Likewise.
	* symbols.c: Likewise.
	* write.c: Likewise.
	* config/tc-i386.c: Likewise.
	* doc/Makefile.am: Likewise.
	* doc/Makefile.in: Likewise.
	* doc/c-aarch64.texi: Likewise.
	* doc/c-alpha.texi: Likewise.
	* doc/c-arc.texi: Likewise.
	* doc/c-arm.texi: Likewise.
	* doc/c-avr.texi: Likewise.
	* doc/c-bfin.texi: Likewise.
	* doc/c-cr16.texi: Likewise.
	* doc/c-d10v.texi: Likewise.
	* doc/c-d30v.texi: Likewise.
	* doc/c-h8300.texi: Likewise.
	* doc/c-hppa.texi: Likewise.
	* doc/c-i370.texi: Likewise.
	* doc/c-i386.texi: Likewise.
	* doc/c-i860.texi: Likewise.
	* doc/c-m32c.texi: Likewise.
	* doc/c-m32r.texi: Likewise.
	* doc/c-m68hc11.texi: Likewise.
	* doc/c-m68k.texi: Likewise.
	* doc/c-microblaze.texi: Likewise.
	* doc/c-mips.texi: Likewise.
	* doc/c-msp430.texi: Likewise.
	* doc/c-mt.texi: Likewise.
	* doc/c-s390.texi: Likewise.
	* doc/c-score.texi: Likewise.
	* doc/c-sh.texi: Likewise.
	* doc/c-sh64.texi: Likewise.
	* doc/c-tic54x.texi: Likewise.
	* doc/c-tic6x.texi: Likewise.
	* doc/c-v850.texi: Likewise.
	* doc/c-xc16x.texi: Likewise.
	* doc/c-xgate.texi: Likewise.
	* doc/c-xtensa.texi: Likewise.
	* doc/c-z80.texi: Likewise.
	* doc/internals.texi: Likewise.
@
text
@@@c Copyright (C) 1997, 2011 Free Software Foundation, Inc.
@@c This is part of the GAS manual.
@@c For copying conditions, see the file as.texinfo.
@@ifset GENERIC
@@page
@@node D30V-Dependent
@@chapter D30V Dependent Features
@@end ifset
@@ifclear GENERIC
@@node Machine Dependencies
@@chapter D30V Dependent Features
@@end ifclear

@@cindex D30V support
@@menu
* D30V-Opts::                   D30V Options
* D30V-Syntax::                 Syntax
* D30V-Float::                  Floating Point
* D30V-Opcodes::                Opcodes
@@end menu

@@node D30V-Opts
@@section D30V Options
@@cindex options, D30V
@@cindex D30V options
The Mitsubishi D30V version of @@code{@@value{AS}} has a few machine
dependent options.

@@table @@samp
@@item -O
The D30V can often execute two sub-instructions in parallel. When this option
is used, @@code{@@value{AS}} will attempt to optimize its output by detecting when
instructions can be executed in parallel.

@@item -n
When this option is used, @@code{@@value{AS}} will issue a warning every
time it adds a nop instruction.

@@item -N
When this option is used, @@code{@@value{AS}} will issue a warning if it
needs to insert a nop after a 32-bit multiply before a load or 16-bit
multiply instruction.
@@end table

@@node D30V-Syntax
@@section Syntax
@@cindex D30V syntax
@@cindex syntax, D30V

The D30V syntax is based on the syntax in Mitsubishi's D30V architecture manual.
The differences are detailed below.

@@menu
* D30V-Size::                 Size Modifiers
* D30V-Subs::                 Sub-Instructions
* D30V-Chars::                Special Characters
* D30V-Guarded::              Guarded Execution
* D30V-Regs::                 Register Names
* D30V-Addressing::           Addressing Modes
@@end menu


@@node D30V-Size
@@subsection Size Modifiers
@@cindex D30V size modifiers
@@cindex size modifiers, D30V
The D30V version of @@code{@@value{AS}} uses the instruction names in the D30V
Architecture Manual.  However, the names in the manual are sometimes ambiguous.
There are instruction names that can assemble to a short or long form opcode.
How does the assembler pick the correct form?  @@code{@@value{AS}} will always pick the
smallest form if it can.  When dealing with a symbol that is not defined yet when a
line is being assembled, it will always use the long form.  If you need to force the
assembler to use either the short or long form of the instruction, you can append
either @@samp{.s} (short) or @@samp{.l} (long) to it.  For example, if you are writing
an assembly program and you want to do a branch to a symbol that is defined later
in your program, you can write @@samp{bra.s foo}.
Objdump and GDB will always append @@samp{.s} or @@samp{.l} to instructions which
have both short and long forms.

@@node D30V-Subs
@@subsection Sub-Instructions
@@cindex D30V sub-instructions
@@cindex sub-instructions, D30V
The D30V assembler takes as input a series of instructions, either one-per-line,
or in the special two-per-line format described in the next section.  Some of these
instructions will be short-form or sub-instructions.  These sub-instructions can be packed
into a single instruction.  The assembler will do this automatically.  It will also detect
when it should not pack instructions.  For example, when a label is defined, the next
instruction will never be packaged with the previous one.  Whenever a branch and link
instruction is called, it will not be packaged with the next instruction so the return
address will be valid.  Nops are automatically inserted when necessary.

If you do not want the assembler automatically making these decisions, you can control
the packaging and execution type (parallel or sequential) with the special execution
symbols described in the next section.

@@node D30V-Chars
@@subsection Special Characters
@@cindex line comment character, D30V
@@cindex D30V line comment character
A semicolon (@@samp{;}) can be used anywhere on a line to start a
comment that extends to the end of the line.

If a @@samp{#} appears as the first character of a line, the whole line
is treated as a comment, but in this case the line could also be a
logical line number directive (@@pxref{Comments}) or a preprocessor
control command (@@pxref{Preprocessing}).

@@cindex sub-instruction ordering, D30V
@@cindex D30V sub-instruction ordering
Sub-instructions may be executed in order, in reverse-order, or in parallel.
Instructions listed in the standard one-per-line format will be executed
sequentially unless you use the @@samp{-O} option.

To specify the executing order, use the following symbols:
@@table @@samp
@@item ->
Sequential with instruction on the left first.

@@item <-
Sequential with instruction on the right first.

@@item ||
Parallel
@@end table

The D30V syntax allows either one instruction per line, one instruction per line with
the execution symbol, or two instructions per line.  For example
@@table @@code
@@item abs r2,r3 -> abs r4,r5
Execute these sequentially.  The instruction on the right is in the right
container and is executed second.

@@item abs r2,r3 <- abs r4,r5
Execute these reverse-sequentially.  The instruction on the right is in the right
container, and is executed first.

@@item abs r2,r3 || abs r4,r5
Execute these in parallel.

@@item ldw r2,@@@@(r3,r4) ||
@@itemx mulx r6,r8,r9
Two-line format. Execute these in parallel.

@@item mulx a0,r8,r9
@@itemx stw r2,@@@@(r3,r4)
Two-line format. Execute these sequentially unless @@samp{-O} option is
used.  If the @@samp{-O} option is used, the assembler will determine if
the instructions could be done in parallel (the above two instructions
can be done in parallel), and if so, emit them as parallel instructions.
The assembler will put them in the proper containers.  In the above
example, the assembler will put the @@samp{stw} instruction in left
container and the @@samp{mulx} instruction in the right container.

@@item stw r2,@@@@(r3,r4) ->
@@itemx mulx a0,r8,r9
Two-line format.  Execute the @@samp{stw} instruction followed by the
@@samp{mulx} instruction sequentially.  The first instruction goes in the
left container and the second instruction goes into right container.
The assembler will give an error if the machine ordering constraints are
violated.

@@item stw r2,@@@@(r3,r4) <-
@@itemx mulx a0,r8,r9
Same as previous example, except that the @@samp{mulx} instruction is
executed before the @@samp{stw} instruction.
@@end table

@@cindex symbol names, @@samp{$} in
@@cindex @@code{$} in symbol names
Since @@samp{$} has no special meaning, you may use it in symbol names.

@@node D30V-Guarded
@@subsection Guarded Execution
@@cindex D30V Guarded Execution
@@code{@@value{AS}} supports the full range of guarded execution
directives for each instruction.  Just append the directive after the
instruction proper.  The directives are:

@@table @@samp
@@item /tx
Execute the instruction if flag f0 is true.
@@item /fx
Execute the instruction if flag f0 is false.
@@item /xt
Execute the instruction if flag f1 is true.
@@item /xf
Execute the instruction if flag f1 is false.
@@item /tt
Execute the instruction if both flags f0 and f1 are true.
@@item /tf
Execute the instruction if flag f0 is true and flag f1 is false.
@@end table

@@node D30V-Regs
@@subsection Register Names
@@cindex D30V registers
@@cindex registers, D30V
You can use the predefined symbols @@samp{r0} through @@samp{r63} to refer
to the D30V registers.  You can also use @@samp{sp} as an alias for
@@samp{r63} and @@samp{link} as an alias for @@samp{r62}.  The accumulators
are @@samp{a0} and @@samp{a1}.

The D30V also has predefined symbols for these control registers and status bits:
@@table @@code
@@item psw
Processor Status Word
@@item bpsw
Backup Processor Status Word
@@item pc
Program Counter
@@item bpc
Backup Program Counter
@@item rpt_c
Repeat Count
@@item rpt_s
Repeat Start address
@@item rpt_e
Repeat End address
@@item mod_s
Modulo Start address
@@item mod_e
Modulo End address
@@item iba
Instruction Break Address
@@item f0
Flag 0
@@item f1
Flag 1
@@item f2
Flag 2
@@item f3
Flag 3
@@item f4
Flag 4
@@item f5
Flag 5
@@item f6
Flag 6
@@item f7
Flag 7
@@item s
Same as flag 4 (saturation flag)
@@item v
Same as flag 5 (overflow flag)
@@item va
Same as flag 6 (sticky overflow flag)
@@item c
Same as flag 7 (carry/borrow flag)
@@item b
Same as flag 7 (carry/borrow flag)
@@end table

@@node D30V-Addressing
@@subsection Addressing Modes
@@cindex addressing modes, D30V
@@cindex D30V addressing modes
@@code{@@value{AS}} understands the following addressing modes for the D30V.
@@code{R@@var{n}} in the following refers to any of the numbered
registers, but @@emph{not} the control registers.
@@table @@code
@@item R@@var{n}
Register direct
@@item @@@@R@@var{n}
Register indirect
@@item @@@@R@@var{n}+
Register indirect with post-increment
@@item @@@@R@@var{n}-
Register indirect with post-decrement
@@item @@@@-SP
Register indirect with pre-decrement
@@item @@@@(@@var{disp}, R@@var{n})
Register indirect with displacement
@@item @@var{addr}
PC relative address (for branch or rep).
@@item #@@var{imm}
Immediate data (the @@samp{#} is optional and ignored)
@@end table

@@node D30V-Float
@@section Floating Point
@@cindex floating point, D30V
@@cindex D30V floating point
The D30V has no hardware floating point, but the @@code{.float} and @@code{.double}
directives generates @@sc{ieee} floating-point numbers for compatibility
with other development tools.

@@node D30V-Opcodes
@@section Opcodes
@@cindex D30V opcode summary
@@cindex opcode summary, D30V
@@cindex mnemonics, D30V
@@cindex instruction summary, D30V
For detailed information on the D30V machine instruction set, see
@@cite{D30V Architecture: A VLIW Microprocessor for Multimedia Applications}
(Mitsubishi Electric Corp.).
@@code{@@value{AS}} implements all the standard D30V opcodes.  The only changes are those
described in the section on size modifiers

@


1.2
log
@	PR gas/12390
	* doc/all.texi: Add NS32K
	* doc/as.texinfo: Remove target specific details of which
	characters act as comment initiators and statement separators into
	individual target specific files.
	* doc/c-alpha.texi (Alpha-Chars): Document special behaviour of
	the hash character at the start of a line.
	* doc/c-arm.texi (ARM-Chars): Likewise.
	* doc/c-avr.texi (AVR-Chars): Likewise.
	* doc/c-d10v.texi (D10V-Chars): Likewise.
	* doc/c-d30v.texi (D30V-Chars):	Likewise.
	* doc/c-mmix.texi (MMIX-Chars): Likewise.
	* doc/c-s390.texi (s390 characters): Likewise.
	* doc/c-sh.texi (SH-Chars): Likewise.
	* doc/c-sh64.texi (SH64-Chars): Likewise.
	* doc/c-sparc.texi (SPARC-Chars): Likewise.
	* doc/c-tic6x.texi (TIC6X Syntax): Likewise.
	* doc/c-xtensa.texi (Xtensa Syntax): Likewise.
	* doc/c-z80.texi (Z80-Chars): Likewise.
	* doc/c-z8k.texi (Z8000-Chars): Likewise.
	* doc/c-pdp11.texi (PDP11-Syntax): Document line separator character.
	* doc/c-arc.texi (ARC-Chars): Fill in this subsection.
	* doc/c-bfin.texi (Blackfin Syntax): Document line comment and
	line separator characters.
	* doc/c-cr16.texi (CR16 Syntax): Likewise.
	* doc/c-i386.texi (i386-Chars): Likewise.
	* doc/c-i860.texi (i860-Chars):	Likewise.
	* doc/c-i960.texi (i960-Chars):	Likewise.
	* doc/c-ip2k.texi (IP2K-Chars):	Likewise.
	* doc/c-lm32.texi (LM32-Chars):	likewise.
	* doc/c-m32c.texi (M32C-Chars): Likewise.
	* doc/c-m68hc11.texi (M68HC11-syntax): Likewise.
	* doc/c-m68k.texi (M68K-Chars): Likewise.
	* doc/c-microblaze.texi (MicroBlaze-Chars): Likewise.
	* doc/c-msp430.texi (MSP430-Chars): Likewise.
	* doc/c-mt.texi (MT-Chars): Likewise.
	* doc/c-ns32k.texi (NS32K-Chars): Likewise.
	* doc/c-pj.texi (PJ-Chars): Likewise.
	* doc/c-ppc.texi (PowerPC-Chars): Likewise.
	* doc/c-rx.texi (RX-Chars): Likewise.
	* doc/c-score.texi (SCORE-Chars): Likewise.
	* doc/c-tic54x.texi (TIC54X-Chars): Likewise.
	* doc/c-v850.texi (V850-Chars): Likewise.
	* doc/c-vax.texi (VAX-Chars): Likewise.
	* doc/c-xc16x.texi (xc16x-Chars): Likewise.
@
text
@d72 1
a72 1
line is being assembled, it will always use the long form.  If you need to force the 
d74 1
a74 1
either @@samp{.s} (short) or @@samp{.l} (long) to it.  For example, if you are writing 
d76 1
a76 1
in your program, you can write @@samp{bra.s foo}. 
d94 2
a95 2
the packaging and execution type (parallel or sequential) with the special execution 
symbols described in the next section.  
d115 1
a115 1
To specify the executing order, use the following symbols: 
d253 1
a253 1
        
d275 1
a275 1
PC relative address (for branch or rep). 
d286 1
a286 1
with other development tools. 
d295 1
a295 1
@@cite{D30V Architecture: A VLIW Microprocessor for Multimedia Applications} 
@


1.1
log
@Initial revision
@
text
@d1 1
a1 1
@@c Copyright (C) 1997 Free Software Foundation, Inc.
d101 8
a108 1
@@samp{;} and @@samp{#} are the line comment characters.
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@

