$comment
	File created using the following command:
		vcd file testep_2.msim.vcd -direction
$end
$date
	Mon Dec 16 17:39:41 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module testep_2_vhd_vec_tst $end
$var wire 1 ! clock $end
$var wire 1 " pin_name1 $end
$var wire 1 # reset $end
$var wire 1 $ x $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_pin_name1 $end
$var wire 1 / ww_reset $end
$var wire 1 0 ww_clock $end
$var wire 1 1 ww_x $end
$var wire 1 2 \reset~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 3 \reset~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 4 \reset~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 5 \reset~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 6 \clock~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 7 \clock~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 8 \clock~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 9 \clock~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 : \pin_name1~output_o\ $end
$var wire 1 ; \clock~input_o\ $end
$var wire 1 < \clock~inputclkctrl_outclk\ $end
$var wire 1 = \x~input_o\ $end
$var wire 1 > \inst6~0_combout\ $end
$var wire 1 ? \reset~input_o\ $end
$var wire 1 @ \reset~inputclkctrl_outclk\ $end
$var wire 1 A \inst7~q\ $end
$var wire 1 B \inst8~combout\ $end
$var wire 1 C \inst9~q\ $end
$var wire 1 D \inst11~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
1/
00
01
0:
0;
0<
0=
0>
1?
1@
0A
0B
0C
0D
16
17
18
09
12
13
14
15
$end
#10000
1$
11
1=
1B
#12500
1!
10
1;
19
1<
1C
1>
#25000
0!
00
0;
09
0<
#37500
1!
10
1;
19
1<
1A
0B
#50000
0!
0$
00
01
0=
0;
09
0>
1D
0<
1:
1.
1"
#60000
1$
11
1=
1>
0D
0:
0.
0"
#62500
1!
10
1;
19
1<
0C
#75000
0!
00
0;
09
0<
#80000
0$
01
0=
0>
1D
1:
1.
1"
#87500
1!
10
1;
19
1<
0A
0D
0:
0.
0"
#100000
0!
00
0;
09
0<
#112500
1!
10
1;
19
1<
#125000
0!
00
0;
09
0<
#137500
1!
10
1;
19
1<
#150000
0!
00
0;
09
0<
#162500
1!
10
1;
19
1<
#175000
0!
00
0;
09
0<
#187500
1!
10
1;
19
1<
#190000
0#
0/
0?
05
0@
#200000
0!
00
0;
09
0<
#212500
1!
10
1;
19
1<
#225000
0!
00
0;
09
0<
#237500
1!
10
1;
19
1<
#250000
0!
00
0;
09
0<
#262500
1!
10
1;
19
1<
#275000
0!
00
0;
09
0<
#287500
1!
10
1;
19
1<
#300000
0!
00
0;
09
0<
#312500
1!
10
1;
19
1<
#325000
0!
00
0;
09
0<
#337500
1!
10
1;
19
1<
#350000
0!
00
0;
09
0<
#362500
1!
10
1;
19
1<
#375000
0!
00
0;
09
0<
#387500
1!
10
1;
19
1<
#400000
0!
00
0;
09
0<
#412500
1!
10
1;
19
1<
#425000
0!
00
0;
09
0<
#437500
1!
10
1;
19
1<
#450000
0!
00
0;
09
0<
#462500
1!
10
1;
19
1<
#475000
0!
00
0;
09
0<
#487500
1!
10
1;
19
1<
#500000
0!
1#
00
1/
1?
0;
15
09
0<
1@
#512500
1!
10
1;
19
1<
#525000
0!
00
0;
09
0<
#537500
1!
10
1;
19
1<
#550000
0!
00
0;
09
0<
#562500
1!
10
1;
19
1<
#575000
0!
00
0;
09
0<
#587500
1!
10
1;
19
1<
#600000
0!
00
0;
09
0<
#612500
1!
10
1;
19
1<
#625000
0!
00
0;
09
0<
#637500
1!
10
1;
19
1<
#650000
0!
00
0;
09
0<
#662500
1!
10
1;
19
1<
#675000
0!
00
0;
09
0<
#687500
1!
10
1;
19
1<
#700000
0!
00
0;
09
0<
#712500
1!
10
1;
19
1<
#725000
0!
00
0;
09
0<
#737500
1!
10
1;
19
1<
#750000
0!
00
0;
09
0<
#762500
1!
10
1;
19
1<
#775000
0!
00
0;
09
0<
#787500
1!
10
1;
19
1<
#800000
0!
00
0;
09
0<
#812500
1!
10
1;
19
1<
#825000
0!
00
0;
09
0<
#837500
1!
10
1;
19
1<
#850000
0!
00
0;
09
0<
#862500
1!
10
1;
19
1<
#875000
0!
00
0;
09
0<
#887500
1!
10
1;
19
1<
#900000
0!
00
0;
09
0<
#912500
1!
10
1;
19
1<
#925000
0!
00
0;
09
0<
#937500
1!
10
1;
19
1<
#950000
0!
00
0;
09
0<
#962500
1!
10
1;
19
1<
#975000
0!
00
0;
09
0<
#987500
1!
10
1;
19
1<
#1000000
