;redcode
;assert 1
	SPL 0, @402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @127, 100
	CMP @127, 100
	SUB -7, <-20
	SUB #72, @201
	SUB #72, @201
	SUB @0, @2
	SUB @181, 103
	SUB @127, 106
	SLT @10, @1
	SUB -7, <-420
	SUB 12, @10
	SLT 20, 9
	SUB 200, 90
	JMP <127, 106
	SUB @127, 106
	CMP @127, 100
	DJN -1, @-20
	SUB @10, @1
	MOV -7, <-20
	JMN 0, @402
	JMN 0, @402
	SLT @10, @1
	ADD 211, 30
	SUB @181, 103
	SLT 210, @61
	ADD 20, 9
	ADD -1, <-20
	CMP -7, <-420
	JMN 0, @402
	SUB 210, @61
	MOV @-127, <106
	SLT 210, @61
	CMP 101, 610
	CMP -7, <-420
	SUB #0, 40
	SLT @10, @1
	JMN 10, 200
	SUB @127, 100
	CMP 0, @0
	SLT 210, @61
	CMP -7, <-420
	SUB 200, 90
	DJN -1, @-20
	MOV -1, <-20
	SUB 200, 90
