{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748895691757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748895691757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 21:21:31 2025 " "Processing started: Mon Jun 02 21:21:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748895691757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748895691757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DragonPalLogic -c DragonPalLogic " "Command: quartus_map --read_settings_files=on --write_settings_files=off DragonPalLogic -c DragonPalLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748895691758 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1748895692379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vclkpulsegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file vclkpulsegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 VClkPulseGenerator " "Found entity 1: VClkPulseGenerator" {  } { { "VClkPulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/VClkPulseGenerator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748895692443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748895692443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vclkinterposer.v 1 1 " "Found 1 design units, including 1 entities, in source file vclkinterposer.v" { { "Info" "ISGN_ENTITY_NAME" "1 VClkInterposer " "Found entity 1: VClkInterposer" {  } { { "VClkInterposer.v" "" { Text "H:/Quartus/DragonPalLogic/VClkInterposer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748895692449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748895692449 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LinePulseGenerator.v(42) " "Verilog HDL information at LinePulseGenerator.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1748895692453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linepulsegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file linepulsegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 LinePulseGenerator " "Found entity 1: LinePulseGenerator" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748895692454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748895692454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsncounter.v 1 1 " "Found 1 design units, including 1 entities, in source file hsncounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HSnCounter " "Found entity 1: HSnCounter" {  } { { "HSnCounter.v" "" { Text "H:/Quartus/DragonPalLogic/HSnCounter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748895692459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748895692459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decaquintcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file decaquintcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecaQuintCounter " "Found entity 1: DecaQuintCounter" {  } { { "DecaQuintCounter.v" "" { Text "H:/Quartus/DragonPalLogic/DecaQuintCounter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748895692464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748895692464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk DragonPalLogic.v(28) " "Verilog HDL Declaration information at DragonPalLogic.v(28): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "DragonPalLogic.v" "" { Text "H:/Quartus/DragonPalLogic/DragonPalLogic.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748895692469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs DragonPalLogic.v(29) " "Verilog HDL Declaration information at DragonPalLogic.v(29): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "DragonPalLogic.v" "" { Text "H:/Quartus/DragonPalLogic/DragonPalLogic.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748895692469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dragonpallogic.v 1 1 " "Found 1 design units, including 1 entities, in source file dragonpallogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 DragonPalLogic " "Found entity 1: DragonPalLogic" {  } { { "DragonPalLogic.v" "" { Text "H:/Quartus/DragonPalLogic/DragonPalLogic.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748895692469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748895692469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk DragonPalLogic.v(56) " "Verilog HDL Implicit Net warning at DragonPalLogic.v(56): created implicit net for \"Clk\"" {  } { { "DragonPalLogic.v" "" { Text "H:/Quartus/DragonPalLogic/DragonPalLogic.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748895692469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DragonPalLogic " "Elaborating entity \"DragonPalLogic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1748895692623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nHLine24uFS DragonPalLogic.v(39) " "Verilog HDL or VHDL warning at DragonPalLogic.v(39): object \"nHLine24uFS\" assigned a value but never read" {  } { { "DragonPalLogic.v" "" { Text "H:/Quartus/DragonPalLogic/DragonPalLogic.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1748895692624 "|DragonPalLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HSnCounter HSnCounter:HSyncCounter " "Elaborating entity \"HSnCounter\" for hierarchy \"HSnCounter:HSyncCounter\"" {  } { { "DragonPalLogic.v" "HSyncCounter" { Text "H:/Quartus/DragonPalLogic/DragonPalLogic.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 HSnCounter.v(31) " "Verilog HDL assignment warning at HSnCounter.v(31): truncated value with size 32 to match size of target (8)" {  } { { "HSnCounter.v" "" { Text "H:/Quartus/DragonPalLogic/HSnCounter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748895692628 "|DragonPalLogic|HSnCounter:HSyncCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VClkInterposer VClkInterposer:interposer " "Elaborating entity \"VClkInterposer\" for hierarchy \"VClkInterposer:interposer\"" {  } { { "DragonPalLogic.v" "interposer" { Text "H:/Quartus/DragonPalLogic/DragonPalLogic.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecaQuintCounter VClkInterposer:interposer\|DecaQuintCounter:DQCounter " "Elaborating entity \"DecaQuintCounter\" for hierarchy \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\"" {  } { { "VClkInterposer.v" "DQCounter" { Text "H:/Quartus/DragonPalLogic/VClkInterposer.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DecaQuintCounter.v(31) " "Verilog HDL assignment warning at DecaQuintCounter.v(31): truncated value with size 32 to match size of target (6)" {  } { { "DecaQuintCounter.v" "" { Text "H:/Quartus/DragonPalLogic/DecaQuintCounter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748895692634 "|DragonPalLogic|VClkInterposer:interposer|DecaQuintCounter:DQCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VClkPulseGenerator VClkPulseGenerator:pulseGenerator " "Elaborating entity \"VClkPulseGenerator\" for hierarchy \"VClkPulseGenerator:pulseGenerator\"" {  } { { "DragonPalLogic.v" "pulseGenerator" { Text "H:/Quartus/DragonPalLogic/DragonPalLogic.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VClkPulseGenerator.v(30) " "Verilog HDL assignment warning at VClkPulseGenerator.v(30): truncated value with size 32 to match size of target (8)" {  } { { "VClkPulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/VClkPulseGenerator.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748895692638 "|DragonPalLogic|VClkPulseGenerator:pulseGenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LinePulseGenerator LinePulseGenerator:linePulseGenerator " "Elaborating entity \"LinePulseGenerator\" for hierarchy \"LinePulseGenerator:linePulseGenerator\"" {  } { { "DragonPalLogic.v" "linePulseGenerator" { Text "H:/Quartus/DragonPalLogic/DragonPalLogic.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692640 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "toggle LinePulseGenerator.v(44) " "Verilog HDL Always Construct warning at LinePulseGenerator.v(44): variable \"toggle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1748895692641 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable LinePulseGenerator.v(44) " "Verilog HDL Always Construct warning at LinePulseGenerator.v(44): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1748895692641 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable LinePulseGenerator.v(49) " "Verilog HDL Always Construct warning at LinePulseGenerator.v(49): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1748895692641 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter LinePulseGenerator.v(50) " "Verilog HDL Always Construct warning at LinePulseGenerator.v(50): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1748895692641 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LinePulseGenerator.v(50) " "Verilog HDL assignment warning at LinePulseGenerator.v(50): truncated value with size 32 to match size of target (4)" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748895692641 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter LinePulseGenerator.v(51) " "Verilog HDL Always Construct warning at LinePulseGenerator.v(51): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1748895692641 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable LinePulseGenerator.v(53) " "Verilog HDL Always Construct warning at LinePulseGenerator.v(53): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1748895692641 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iq2 LinePulseGenerator.v(54) " "Verilog HDL Always Construct warning at LinePulseGenerator.v(54): variable \"iq2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1748895692641 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable LinePulseGenerator.v(42) " "Verilog HDL Always Construct warning at LinePulseGenerator.v(42): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1748895692641 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "toggle LinePulseGenerator.v(42) " "Verilog HDL Always Construct warning at LinePulseGenerator.v(42): inferring latch(es) for variable \"toggle\", which holds its previous value in one or more paths through the always construct" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1748895692641 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter LinePulseGenerator.v(42) " "Verilog HDL Always Construct warning at LinePulseGenerator.v(42): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1748895692641 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iq LinePulseGenerator.v(42) " "Verilog HDL Always Construct warning at LinePulseGenerator.v(42): inferring latch(es) for variable \"iq\", which holds its previous value in one or more paths through the always construct" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1748895692641 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iq2 LinePulseGenerator.v(42) " "Verilog HDL Always Construct warning at LinePulseGenerator.v(42): inferring latch(es) for variable \"iq2\", which holds its previous value in one or more paths through the always construct" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1748895692642 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iq2 LinePulseGenerator.v(42) " "Inferred latch for \"iq2\" at LinePulseGenerator.v(42)" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1748895692642 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iq LinePulseGenerator.v(42) " "Inferred latch for \"iq\" at LinePulseGenerator.v(42)" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1748895692642 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] LinePulseGenerator.v(42) " "Inferred latch for \"counter\[0\]\" at LinePulseGenerator.v(42)" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1748895692642 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] LinePulseGenerator.v(42) " "Inferred latch for \"counter\[1\]\" at LinePulseGenerator.v(42)" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1748895692642 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] LinePulseGenerator.v(42) " "Inferred latch for \"counter\[2\]\" at LinePulseGenerator.v(42)" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1748895692642 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] LinePulseGenerator.v(42) " "Inferred latch for \"counter\[3\]\" at LinePulseGenerator.v(42)" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1748895692642 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toggle LinePulseGenerator.v(57) " "Inferred latch for \"toggle\" at LinePulseGenerator.v(57)" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1748895692642 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable LinePulseGenerator.v(57) " "Inferred latch for \"enable\" at LinePulseGenerator.v(57)" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1748895692642 "|DragonPalLogic|LinePulseGenerator:linePulseGenerator"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LinePulseGenerator:linePulseGenerator\|iq2 " "LATCH primitive \"LinePulseGenerator:linePulseGenerator\|iq2\" is permanently disabled" {  } { { "LinePulseGenerator.v" "" { Text "H:/Quartus/DragonPalLogic/LinePulseGenerator.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1748895692669 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "VClkPulseGenerator:pulseGenerator\|count_rtl_0 8 " "Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"VClkPulseGenerator:pulseGenerator\|count_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748895692683 ""} { "Info" "IOPT_LPM_COUNTER_INFERRED" "HSnCounter:HSyncCounter\|count_rtl_0 8 " "Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"HSnCounter:HSyncCounter\|count_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748895692683 ""} { "Info" "IOPT_LPM_COUNTER_INFERRED" "VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|count_rtl_0 6 " "Inferred lpm_counter megafunction (LPM_WIDTH=6) from the following logic: \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|count_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748895692683 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1748895692683 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|Add0\"" {  } { { "DecaQuintCounter.v" "Add0" { Text "H:/Quartus/DragonPalLogic/DecaQuintCounter.v" 31 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748895692684 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1748895692684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VClkPulseGenerator:pulseGenerator\|lpm_counter:count_rtl_0 " "Elaborated megafunction instantiation \"VClkPulseGenerator:pulseGenerator\|lpm_counter:count_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748895692769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VClkPulseGenerator:pulseGenerator\|lpm_counter:count_rtl_0 " "Instantiated megafunction \"VClkPulseGenerator:pulseGenerator\|lpm_counter:count_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692769 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1748895692769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HSnCounter:HSyncCounter\|lpm_counter:count_rtl_0 " "Elaborated megafunction instantiation \"HSnCounter:HSyncCounter\|lpm_counter:count_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748895692780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HSnCounter:HSyncCounter\|lpm_counter:count_rtl_0 " "Instantiated megafunction \"HSnCounter:HSyncCounter\|lpm_counter:count_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692780 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1748895692780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_counter:count_rtl_0 " "Elaborated megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_counter:count_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748895692789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_counter:count_rtl_0 " "Instantiated megafunction \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_counter:count_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692789 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1748895692789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\"" {  } { { "DecaQuintCounter.v" "" { Text "H:/Quartus/DragonPalLogic/DecaQuintCounter.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748895692851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0 " "Instantiated megafunction \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692851 ""}  } { { "DecaQuintCounter.v" "" { Text "H:/Quartus/DragonPalLogic/DecaQuintCounter.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1748895692851 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|addcore:adder VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "DecaQuintCounter.v" "" { Text "H:/Quartus/DragonPalLogic/DecaQuintCounter.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692899 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "DecaQuintCounter.v" "" { Text "H:/Quartus/DragonPalLogic/DecaQuintCounter.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "DecaQuintCounter.v" "" { Text "H:/Quartus/DragonPalLogic/DecaQuintCounter.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692944 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "DecaQuintCounter.v" "" { Text "H:/Quartus/DragonPalLogic/DecaQuintCounter.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "DecaQuintCounter.v" "" { Text "H:/Quartus/DragonPalLogic/DecaQuintCounter.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692951 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "DecaQuintCounter.v" "" { Text "H:/Quartus/DragonPalLogic/DecaQuintCounter.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692956 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "DecaQuintCounter.v" "" { Text "H:/Quartus/DragonPalLogic/DecaQuintCounter.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692993 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"VClkInterposer:interposer\|DecaQuintCounter:DQCounter\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "DecaQuintCounter.v" "" { Text "H:/Quartus/DragonPalLogic/DecaQuintCounter.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748895692996 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1748895693057 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "7 " "Ignored 7 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "7 " "Ignored 7 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1748895693069 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1748895693069 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LUMA_CONTROL VCC " "Pin \"LUMA_CONTROL\" is stuck at VCC" {  } { { "DragonPalLogic.v" "" { Text "H:/Quartus/DragonPalLogic/DragonPalLogic.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748895693096 "|DragonPalLogic|LUMA_CONTROL"} { "Warning" "WMLS_MLS_STUCK_PIN" "CHROMA_CONTROL GND " "Pin \"CHROMA_CONTROL\" is stuck at GND" {  } { { "DragonPalLogic.v" "" { Text "H:/Quartus/DragonPalLogic/DragonPalLogic.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748895693096 "|DragonPalLogic|CHROMA_CONTROL"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYNC_CONTROL GND " "Pin \"SYNC_CONTROL\" is stuck at GND" {  } { { "DragonPalLogic.v" "" { Text "H:/Quartus/DragonPalLogic/DragonPalLogic.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748895693096 "|DragonPalLogic|SYNC_CONTROL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1748895693096 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E " "No output dependent on input pin \"E\"" {  } { { "DragonPalLogic.v" "" { Text "H:/Quartus/DragonPalLogic/DragonPalLogic.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748895693146 "|DragonPalLogic|E"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1748895693146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1748895693147 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1748895693147 ""} { "Info" "ICUT_CUT_TM_MCELLS" "31 " "Implemented 31 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1748895693147 ""} { "Info" "ICUT_CUT_TM_SEXPS" "5 " "Implemented 5 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1748895693147 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1748895693147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Quartus/DragonPalLogic/output_files/DragonPalLogic.map.smsg " "Generated suppressed messages file H:/Quartus/DragonPalLogic/output_files/DragonPalLogic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1748895693242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748895693258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 21:21:33 2025 " "Processing ended: Mon Jun 02 21:21:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748895693258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748895693258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748895693258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748895693258 ""}
