

================================================================
== Vivado HLS Report for 'shuffle_48_p'
================================================================
* Date:           Sun Dec 16 05:17:24 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       add_adding_engine
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30913|  30913|  30913|  30913|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  30912|  30912|       322|          -|          -|    96|    no    |
        | + Loop 1.1      |    320|    320|        32|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |     30|     30|         3|          -|          -|    10|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     528|    234|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     81|
|Register         |        -|      -|     125|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     803|    360|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_jbC_x_U248  |ShuffleNetV2_mux_jbC  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_29_fu_250_p2      |     +    |      0|  26|  12|           1|           7|
    |h_25_fu_382_p2       |     +    |      0|  17|   9|           4|           1|
    |tmp_454_fu_280_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_458_fu_320_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_462_fu_370_p2    |     +    |      0|  26|  12|           7|           7|
    |tmp_463_fu_400_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_464_fu_429_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_465_fu_435_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_466_fu_464_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_467_fu_470_p2    |     +    |      0|  26|  12|           7|           7|
    |tmp_468_fu_499_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_469_fu_529_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_470_fu_539_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_471_fu_549_p2    |     +    |      0|  38|  16|          11|          11|
    |w_29_fu_511_p2       |     +    |      0|  17|   9|           4|           1|
    |exitcond4_fu_376_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond5_fu_244_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_505_p2   |   icmp   |      0|   0|   2|           4|           4|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 528| 234|         160|         160|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  45|          8|    1|          8|
    |co_reg_197          |   9|          2|    7|         14|
    |h_reg_208           |   9|          2|    4|          8|
    |storemerge_reg_230  |   9|          2|    8|         16|
    |w_reg_219           |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  81|         16|   24|         54|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   7|   0|    7|          0|
    |arrayNo_reg_609        |   3|   0|    3|          0|
    |co_29_reg_594          |   7|   0|    7|          0|
    |co_reg_197             |   7|   0|    7|          0|
    |h_25_reg_622           |   4|   0|    4|          0|
    |h_reg_208              |   4|   0|    4|          0|
    |output_V_addr_reg_655  |  14|   0|   14|          0|
    |storemerge_reg_230     |   8|   0|    8|          0|
    |tmp_454_reg_599        |  10|   0|   11|          1|
    |tmp_458_reg_604        |   9|   0|   10|          1|
    |tmp_462_reg_614        |   6|   0|    7|          1|
    |tmp_464_reg_627        |  13|   0|   14|          1|
    |tmp_466_reg_632        |  14|   0|   15|          1|
    |tmp_468_reg_637        |  10|   0|   11|          1|
    |tmp_523_reg_587        |   1|   0|    1|          0|
    |w_29_reg_645           |   4|   0|    4|          0|
    |w_reg_219              |   4|   0|    4|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 125|   0|  131|          6|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |      shuffle_48_p      | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |      shuffle_48_p      | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |      shuffle_48_p      | return value |
|ap_done                          | out |    1| ap_ctrl_hs |      shuffle_48_p      | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |      shuffle_48_p      | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |      shuffle_48_p      | return value |
|left_V_address0                  | out |   13|  ap_memory |         left_V         |     array    |
|left_V_ce0                       | out |    1|  ap_memory |         left_V         |     array    |
|left_V_q0                        |  in |    8|  ap_memory |         left_V         |     array    |
|output_V_address0                | out |   14|  ap_memory |        output_V        |     array    |
|output_V_ce0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_we0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_d0                      | out |    8|  ap_memory |        output_V        |     array    |
|buffer1_1_48_8x8_p_V_8_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_8_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_8_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_1_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_1_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_1_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_2_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_2_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_2_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_3_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_3_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_3_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_4_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_4_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_4_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_5_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_5_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_5_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_6_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_6_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_6_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_7_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_7_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_7_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_7 |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond & !tmp_523)
	6  / (!exitcond & tmp_523)
	3  / (exitcond)
5 --> 
	7  / true
6 --> 
	7  / true
7 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (11)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:652
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (13)  [1/1] 0.00ns
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_29, %.loopexit.loopexit ]

ST_2: tmp_523 (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.loopexit:1  %tmp_523 = trunc i7 %co to i1

ST_2: exitcond5 (15)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:652
.loopexit:2  %exitcond5 = icmp eq i7 %co, -32

ST_2: empty (16)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_29 (17)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:652
.loopexit:4  %co_29 = add i7 1, %co

ST_2: StgValue_14 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.loopexit:5  br i1 %exitcond5, label %5, label %.preheader6.preheader

ST_2: tmp_s (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader6.preheader:0  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl4_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader6.preheader:1  %p_shl4_cast = zext i10 %tmp_s to i11

ST_2: tmp_453 (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader6.preheader:2  %tmp_453 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl5_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader6.preheader:3  %p_shl5_cast = zext i8 %tmp_453 to i11

ST_2: tmp_454 (24)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader6.preheader:4  %tmp_454 = add i11 %p_shl5_cast, %p_shl4_cast

ST_2: tmp_455 (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader6.preheader:5  %tmp_455 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %co, i32 1, i32 6)

ST_2: tmp_456 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader6.preheader:6  %tmp_456 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_455, i3 0)

ST_2: p_shl2_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader6.preheader:7  %p_shl2_cast = zext i9 %tmp_456 to i10

ST_2: tmp_457 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader6.preheader:8  %tmp_457 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_455, i1 false)

ST_2: p_shl3_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader6.preheader:9  %p_shl3_cast = zext i7 %tmp_457 to i10

ST_2: tmp_458 (30)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader6.preheader:10  %tmp_458 = add i10 %p_shl3_cast, %p_shl2_cast

ST_2: arrayNo (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader6.preheader:11  %arrayNo = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %co, i32 1, i32 3)

ST_2: tmp_459 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader6.preheader:12  %tmp_459 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %co, i32 4, i32 6)

ST_2: tmp_460 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader6.preheader:13  %tmp_460 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_459, i3 0)

ST_2: p_shl_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader6.preheader:14  %p_shl_cast = zext i6 %tmp_460 to i7

ST_2: tmp_461 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader6.preheader:15  %tmp_461 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_459, i1 false)

ST_2: p_shl1_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader6.preheader:16  %p_shl1_cast = zext i4 %tmp_461 to i7

ST_2: tmp_462 (37)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader6.preheader:17  %tmp_462 = add i7 %p_shl1_cast, %p_shl_cast

ST_2: StgValue_33 (38)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:18  br label %.preheader6

ST_2: StgValue_34 (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:660
:0  ret void


 <State 3>: 4.67ns
ST_3: h (40)  [1/1] 0.00ns
.preheader6:0  %h = phi i4 [ 0, %.preheader6.preheader ], [ %h_25, %.preheader6.loopexit ]

ST_3: exitcond4 (41)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6:1  %exitcond4 = icmp eq i4 %h, -6

ST_3: empty_159 (42)  [1/1] 0.00ns
.preheader6:2  %empty_159 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_3: h_25 (43)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6:3  %h_25 = add i4 %h, 1

ST_3: StgValue_39 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6:4  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_231_cast1 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:0  %tmp_231_cast1 = zext i4 %h to i7

ST_3: tmp_231_cast2 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:1  %tmp_231_cast2 = zext i4 %h to i11

ST_3: tmp_231_cast (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:2  %tmp_231_cast = zext i4 %h to i10

ST_3: tmp_463 (49)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:3  %tmp_463 = add i10 %tmp_231_cast, %tmp_458

ST_3: tmp_524 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:4  %tmp_524 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_463, i3 0)

ST_3: p_shl10_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:5  %p_shl10_cast = zext i13 %tmp_524 to i14

ST_3: tmp_525 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:6  %tmp_525 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_463, i1 false)

ST_3: p_shl11_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:7  %p_shl11_cast = zext i11 %tmp_525 to i14

ST_3: tmp_464 (54)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:8  %tmp_464 = add i14 %p_shl10_cast, %p_shl11_cast

ST_3: tmp_465 (55)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:9  %tmp_465 = add i11 %tmp_231_cast2, %tmp_454

ST_3: tmp_526 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:10  %tmp_526 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_465, i3 0)

ST_3: p_shl8_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:11  %p_shl8_cast = zext i14 %tmp_526 to i15

ST_3: tmp_527 (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:12  %tmp_527 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_465, i1 false)

ST_3: p_shl9_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:13  %p_shl9_cast = zext i12 %tmp_527 to i15

ST_3: tmp_466 (60)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:14  %tmp_466 = add i15 %p_shl8_cast, %p_shl9_cast

ST_3: tmp_467 (61)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:15  %tmp_467 = add i7 %tmp_231_cast1, %tmp_462

ST_3: tmp_528 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:16  %tmp_528 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_467, i3 0)

ST_3: p_shl6_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:17  %p_shl6_cast = zext i10 %tmp_528 to i11

ST_3: tmp_529 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:18  %tmp_529 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_467, i1 false)

ST_3: p_shl7_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:19  %p_shl7_cast = zext i8 %tmp_529 to i11

ST_3: tmp_468 (66)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:20  %tmp_468 = add i11 %p_shl6_cast, %p_shl7_cast

ST_3: StgValue_61 (67)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:654
.preheader.preheader:21  br label %.preheader

ST_3: StgValue_62 (116)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.60ns
ST_4: w (69)  [1/1] 0.00ns
.preheader:0  %w = phi i4 [ %w_29, %4 ], [ 0, %.preheader.preheader ]

ST_4: exitcond (70)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:654
.preheader:1  %exitcond = icmp eq i4 %w, -6

ST_4: empty_160 (71)  [1/1] 0.00ns
.preheader:2  %empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_4: w_29 (72)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:654
.preheader:3  %w_29 = add i4 %w, 1

ST_4: StgValue_67 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:654
.preheader:4  br i1 %exitcond, label %.preheader6.loopexit, label %1

ST_4: tmp_232_cast1 (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:0  %tmp_232_cast1 = zext i4 %w to i11

ST_4: tmp_232_cast2 (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:1  %tmp_232_cast2 = zext i4 %w to i15

ST_4: tmp_232_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:2  %tmp_232_cast = zext i4 %w to i14

ST_4: tmp_469 (78)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:655
:3  %tmp_469 = add i14 %tmp_464, %tmp_232_cast

ST_4: tmp_567_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:4  %tmp_567_cast = zext i14 %tmp_469 to i64

ST_4: left_V_addr (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:5  %left_V_addr = getelementptr [4800 x i8]* %left_V, i64 0, i64 %tmp_567_cast

ST_4: tmp_470 (81)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:655
:6  %tmp_470 = add i15 %tmp_466, %tmp_232_cast2

ST_4: tmp_568_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:7  %tmp_568_cast = zext i15 %tmp_470 to i64

ST_4: output_V_addr (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:8  %output_V_addr = getelementptr [9600 x i8]* %output_V, i64 0, i64 %tmp_568_cast

ST_4: tmp_471 (84)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:655
:9  %tmp_471 = add i11 %tmp_468, %tmp_232_cast1

ST_4: tmp_569_cast (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:10  %tmp_569_cast = zext i11 %tmp_471 to i64

ST_4: buffer1_1_48_8x8_p_V (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:11  %buffer1_1_48_8x8_p_V = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_8, i64 0, i64 %tmp_569_cast

ST_4: buffer1_1_48_8x8_p_V_70 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:12  %buffer1_1_48_8x8_p_V_70 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_3, i64 0, i64 %tmp_569_cast

ST_4: buffer1_1_48_8x8_p_V_71 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:13  %buffer1_1_48_8x8_p_V_71 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_2, i64 0, i64 %tmp_569_cast

ST_4: buffer1_1_48_8x8_p_V_72 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:14  %buffer1_1_48_8x8_p_V_72 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_6, i64 0, i64 %tmp_569_cast

ST_4: buffer1_1_48_8x8_p_V_73 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:15  %buffer1_1_48_8x8_p_V_73 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_7, i64 0, i64 %tmp_569_cast

ST_4: buffer1_1_48_8x8_p_V_74 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:16  %buffer1_1_48_8x8_p_V_74 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_1, i64 0, i64 %tmp_569_cast

ST_4: buffer1_1_48_8x8_p_V_75 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:17  %buffer1_1_48_8x8_p_V_75 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_4, i64 0, i64 %tmp_569_cast

ST_4: buffer1_1_48_8x8_p_V_76 (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:18  %buffer1_1_48_8x8_p_V_76 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_5, i64 0, i64 %tmp_569_cast

ST_4: StgValue_87 (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:19  br i1 %tmp_523, label %3, label %2

ST_4: left_V_load (96)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_4: buffer1_1_48_8x8_p_V_77 (99)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:0  %buffer1_1_48_8x8_p_V_77 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_4: buffer1_1_48_8x8_p_V_78 (100)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:1  %buffer1_1_48_8x8_p_V_78 = load i8* %buffer1_1_48_8x8_p_V_74, align 1

ST_4: buffer1_1_48_8x8_p_V_79 (101)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:2  %buffer1_1_48_8x8_p_V_79 = load i8* %buffer1_1_48_8x8_p_V_71, align 1

ST_4: buffer1_1_48_8x8_p_V_80 (102)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:3  %buffer1_1_48_8x8_p_V_80 = load i8* %buffer1_1_48_8x8_p_V_70, align 1

ST_4: buffer1_1_48_8x8_p_V_81 (103)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:4  %buffer1_1_48_8x8_p_V_81 = load i8* %buffer1_1_48_8x8_p_V_75, align 1

ST_4: buffer1_1_48_8x8_p_V_82 (104)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:5  %buffer1_1_48_8x8_p_V_82 = load i8* %buffer1_1_48_8x8_p_V_76, align 1

ST_4: buffer1_1_48_8x8_p_V_83 (105)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:6  %buffer1_1_48_8x8_p_V_83 = load i8* %buffer1_1_48_8x8_p_V_72, align 1

ST_4: buffer1_1_48_8x8_p_V_84 (106)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:7  %buffer1_1_48_8x8_p_V_84 = load i8* %buffer1_1_48_8x8_p_V_73, align 1

ST_4: StgValue_97 (114)  [1/1] 0.00ns
.preheader6.loopexit:0  br label %.preheader6


 <State 5>: 4.84ns
ST_5: left_V_load (96)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_5: StgValue_99 (97)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:655
:1  br label %4


 <State 6>: 7.32ns
ST_6: buffer1_1_48_8x8_p_V_77 (99)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:0  %buffer1_1_48_8x8_p_V_77 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_6: buffer1_1_48_8x8_p_V_78 (100)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:1  %buffer1_1_48_8x8_p_V_78 = load i8* %buffer1_1_48_8x8_p_V_74, align 1

ST_6: buffer1_1_48_8x8_p_V_79 (101)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:2  %buffer1_1_48_8x8_p_V_79 = load i8* %buffer1_1_48_8x8_p_V_71, align 1

ST_6: buffer1_1_48_8x8_p_V_80 (102)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:3  %buffer1_1_48_8x8_p_V_80 = load i8* %buffer1_1_48_8x8_p_V_70, align 1

ST_6: buffer1_1_48_8x8_p_V_81 (103)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:4  %buffer1_1_48_8x8_p_V_81 = load i8* %buffer1_1_48_8x8_p_V_75, align 1

ST_6: buffer1_1_48_8x8_p_V_82 (104)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:5  %buffer1_1_48_8x8_p_V_82 = load i8* %buffer1_1_48_8x8_p_V_76, align 1

ST_6: buffer1_1_48_8x8_p_V_83 (105)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:6  %buffer1_1_48_8x8_p_V_83 = load i8* %buffer1_1_48_8x8_p_V_72, align 1

ST_6: buffer1_1_48_8x8_p_V_84 (106)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:655
:7  %buffer1_1_48_8x8_p_V_84 = load i8* %buffer1_1_48_8x8_p_V_73, align 1

ST_6: tmp (107)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:655
:8  %tmp = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %buffer1_1_48_8x8_p_V_77, i8 %buffer1_1_48_8x8_p_V_78, i8 %buffer1_1_48_8x8_p_V_79, i8 %buffer1_1_48_8x8_p_V_80, i8 %buffer1_1_48_8x8_p_V_81, i8 %buffer1_1_48_8x8_p_V_82, i8 %buffer1_1_48_8x8_p_V_83, i8 %buffer1_1_48_8x8_p_V_84, i3 %arrayNo)

ST_6: StgValue_109 (108)  [1/1] 1.59ns
:9  br label %4


 <State 7>: 3.25ns
ST_7: storemerge (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:0  %storemerge = phi i8 [ %left_V_load, %2 ], [ %tmp, %3 ]

ST_7: StgValue_111 (111)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:1  store i8 %storemerge, i8* %output_V_addr, align 1

ST_7: StgValue_112 (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:654
:2  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ left_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8              (br               ) [ 01111111]
co                      (phi              ) [ 00100000]
tmp_523                 (trunc            ) [ 00011111]
exitcond5               (icmp             ) [ 00111111]
empty                   (speclooptripcount) [ 00000000]
co_29                   (add              ) [ 01111111]
StgValue_14             (br               ) [ 00000000]
tmp_s                   (bitconcatenate   ) [ 00000000]
p_shl4_cast             (zext             ) [ 00000000]
tmp_453                 (bitconcatenate   ) [ 00000000]
p_shl5_cast             (zext             ) [ 00000000]
tmp_454                 (add              ) [ 00011111]
tmp_455                 (partselect       ) [ 00000000]
tmp_456                 (bitconcatenate   ) [ 00000000]
p_shl2_cast             (zext             ) [ 00000000]
tmp_457                 (bitconcatenate   ) [ 00000000]
p_shl3_cast             (zext             ) [ 00000000]
tmp_458                 (add              ) [ 00011111]
arrayNo                 (partselect       ) [ 00011111]
tmp_459                 (partselect       ) [ 00000000]
tmp_460                 (bitconcatenate   ) [ 00000000]
p_shl_cast              (zext             ) [ 00000000]
tmp_461                 (bitconcatenate   ) [ 00000000]
p_shl1_cast             (zext             ) [ 00000000]
tmp_462                 (add              ) [ 00011111]
StgValue_33             (br               ) [ 00111111]
StgValue_34             (ret              ) [ 00000000]
h                       (phi              ) [ 00010000]
exitcond4               (icmp             ) [ 00111111]
empty_159               (speclooptripcount) [ 00000000]
h_25                    (add              ) [ 00111111]
StgValue_39             (br               ) [ 00000000]
tmp_231_cast1           (zext             ) [ 00000000]
tmp_231_cast2           (zext             ) [ 00000000]
tmp_231_cast            (zext             ) [ 00000000]
tmp_463                 (add              ) [ 00000000]
tmp_524                 (bitconcatenate   ) [ 00000000]
p_shl10_cast            (zext             ) [ 00000000]
tmp_525                 (bitconcatenate   ) [ 00000000]
p_shl11_cast            (zext             ) [ 00000000]
tmp_464                 (add              ) [ 00001111]
tmp_465                 (add              ) [ 00000000]
tmp_526                 (bitconcatenate   ) [ 00000000]
p_shl8_cast             (zext             ) [ 00000000]
tmp_527                 (bitconcatenate   ) [ 00000000]
p_shl9_cast             (zext             ) [ 00000000]
tmp_466                 (add              ) [ 00001111]
tmp_467                 (add              ) [ 00000000]
tmp_528                 (bitconcatenate   ) [ 00000000]
p_shl6_cast             (zext             ) [ 00000000]
tmp_529                 (bitconcatenate   ) [ 00000000]
p_shl7_cast             (zext             ) [ 00000000]
tmp_468                 (add              ) [ 00001111]
StgValue_61             (br               ) [ 00111111]
StgValue_62             (br               ) [ 01111111]
w                       (phi              ) [ 00001000]
exitcond                (icmp             ) [ 00111111]
empty_160               (speclooptripcount) [ 00000000]
w_29                    (add              ) [ 00111111]
StgValue_67             (br               ) [ 00000000]
tmp_232_cast1           (zext             ) [ 00000000]
tmp_232_cast2           (zext             ) [ 00000000]
tmp_232_cast            (zext             ) [ 00000000]
tmp_469                 (add              ) [ 00000000]
tmp_567_cast            (zext             ) [ 00000000]
left_V_addr             (getelementptr    ) [ 00000100]
tmp_470                 (add              ) [ 00000000]
tmp_568_cast            (zext             ) [ 00000000]
output_V_addr           (getelementptr    ) [ 00000111]
tmp_471                 (add              ) [ 00000000]
tmp_569_cast            (zext             ) [ 00000000]
buffer1_1_48_8x8_p_V    (getelementptr    ) [ 00000010]
buffer1_1_48_8x8_p_V_70 (getelementptr    ) [ 00000010]
buffer1_1_48_8x8_p_V_71 (getelementptr    ) [ 00000010]
buffer1_1_48_8x8_p_V_72 (getelementptr    ) [ 00000010]
buffer1_1_48_8x8_p_V_73 (getelementptr    ) [ 00000010]
buffer1_1_48_8x8_p_V_74 (getelementptr    ) [ 00000010]
buffer1_1_48_8x8_p_V_75 (getelementptr    ) [ 00000010]
buffer1_1_48_8x8_p_V_76 (getelementptr    ) [ 00000010]
StgValue_87             (br               ) [ 00000000]
StgValue_97             (br               ) [ 00111111]
left_V_load             (load             ) [ 00111111]
StgValue_99             (br               ) [ 00111111]
buffer1_1_48_8x8_p_V_77 (load             ) [ 00000000]
buffer1_1_48_8x8_p_V_78 (load             ) [ 00000000]
buffer1_1_48_8x8_p_V_79 (load             ) [ 00000000]
buffer1_1_48_8x8_p_V_80 (load             ) [ 00000000]
buffer1_1_48_8x8_p_V_81 (load             ) [ 00000000]
buffer1_1_48_8x8_p_V_82 (load             ) [ 00000000]
buffer1_1_48_8x8_p_V_83 (load             ) [ 00000000]
buffer1_1_48_8x8_p_V_84 (load             ) [ 00000000]
tmp                     (mux              ) [ 00111111]
StgValue_109            (br               ) [ 00111111]
storemerge              (phi              ) [ 00000001]
StgValue_111            (store            ) [ 00000000]
StgValue_112            (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="left_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer1_1_48_8x8_p_V_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_48_8x8_p_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_48_8x8_p_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_48_8x8_p_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_48_8x8_p_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_48_8x8_p_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_48_8x8_p_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer1_1_48_8x8_p_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="left_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="14" slack="0"/>
<pin id="82" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_V_addr/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="output_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="15" slack="0"/>
<pin id="89" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buffer1_1_48_8x8_p_V_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="11" slack="0"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="buffer1_1_48_8x8_p_V_70_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_70/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buffer1_1_48_8x8_p_V_71_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="11" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_71/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="buffer1_1_48_8x8_p_V_72_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="11" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_72/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buffer1_1_48_8x8_p_V_73_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="11" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_73/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="buffer1_1_48_8x8_p_V_74_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="11" slack="0"/>
<pin id="131" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_74/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buffer1_1_48_8x8_p_V_75_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="11" slack="0"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_75/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="buffer1_1_48_8x8_p_V_76_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="11" slack="0"/>
<pin id="145" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_76/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="13" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="151" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_V_load/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="156" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_77/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_78/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="166" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_79/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_80/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="176" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_81/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_82/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="186" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_83/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_84/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="StgValue_111_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="14" slack="2"/>
<pin id="195" dir="0" index="1" bw="8" slack="0"/>
<pin id="196" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_111/7 "/>
</bind>
</comp>

<comp id="197" class="1005" name="co_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="1"/>
<pin id="199" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="co_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="h_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="1"/>
<pin id="210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="h_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="w_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="1"/>
<pin id="221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="w_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="230" class="1005" name="storemerge_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="232" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="storemerge_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="8" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_523_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_523/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="exitcond5_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="7" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="co_29_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="7" slack="0"/>
<pin id="253" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_29/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="7" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_shl4_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_453_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="7" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_453/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_shl5_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_454_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="10" slack="0"/>
<pin id="283" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_454/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_455_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="0" index="3" bw="4" slack="0"/>
<pin id="291" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_455/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_456_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="0" index="1" bw="6" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_456/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_shl2_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_457_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="6" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_457/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_shl3_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_458_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="9" slack="0"/>
<pin id="323" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_458/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="arrayNo_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="7" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="0" index="3" bw="3" slack="0"/>
<pin id="331" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_459_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="7" slack="0"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="0" index="3" bw="4" slack="0"/>
<pin id="341" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_459/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_460_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_460/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_shl_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_461_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="3" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_461/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_shl1_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_462_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="6" slack="0"/>
<pin id="373" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_462/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="exitcond4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="h_25_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_25/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_231_cast1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_231_cast1/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_231_cast2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_231_cast2/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_231_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_231_cast/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_463_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="0" index="1" bw="10" slack="1"/>
<pin id="403" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_463/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_524_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="13" slack="0"/>
<pin id="407" dir="0" index="1" bw="10" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_524/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_shl10_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="13" slack="0"/>
<pin id="415" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_525_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="0"/>
<pin id="419" dir="0" index="1" bw="10" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_525/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_shl11_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="11" slack="0"/>
<pin id="427" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11_cast/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_464_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="13" slack="0"/>
<pin id="431" dir="0" index="1" bw="11" slack="0"/>
<pin id="432" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_464/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_465_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="0" index="1" bw="11" slack="1"/>
<pin id="438" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_465/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_526_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="14" slack="0"/>
<pin id="442" dir="0" index="1" bw="11" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_526/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_shl8_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="14" slack="0"/>
<pin id="450" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_527_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="0"/>
<pin id="454" dir="0" index="1" bw="11" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_527/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_shl9_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="12" slack="0"/>
<pin id="462" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_466_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="14" slack="0"/>
<pin id="466" dir="0" index="1" bw="12" slack="0"/>
<pin id="467" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_466/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_467_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="0" index="1" bw="7" slack="1"/>
<pin id="473" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_467/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_528_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="0"/>
<pin id="477" dir="0" index="1" bw="7" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_528/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_shl6_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="0"/>
<pin id="485" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_529_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="7" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_529/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_shl7_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_468_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="0"/>
<pin id="501" dir="0" index="1" bw="8" slack="0"/>
<pin id="502" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_468/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="exitcond_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="0" index="1" bw="4" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="w_29_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_29/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_232_cast1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_232_cast1/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_232_cast2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="0"/>
<pin id="523" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_232_cast2/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_232_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_232_cast/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_469_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="14" slack="1"/>
<pin id="531" dir="0" index="1" bw="4" slack="0"/>
<pin id="532" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_469/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_567_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="14" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_567_cast/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_470_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="15" slack="1"/>
<pin id="541" dir="0" index="1" bw="4" slack="0"/>
<pin id="542" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_470/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_568_cast_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="15" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_568_cast/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_471_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="11" slack="1"/>
<pin id="551" dir="0" index="1" bw="4" slack="0"/>
<pin id="552" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_471/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_569_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="11" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_569_cast/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="0" index="2" bw="8" slack="0"/>
<pin id="570" dir="0" index="3" bw="8" slack="0"/>
<pin id="571" dir="0" index="4" bw="8" slack="0"/>
<pin id="572" dir="0" index="5" bw="8" slack="0"/>
<pin id="573" dir="0" index="6" bw="8" slack="0"/>
<pin id="574" dir="0" index="7" bw="8" slack="0"/>
<pin id="575" dir="0" index="8" bw="8" slack="0"/>
<pin id="576" dir="0" index="9" bw="3" slack="3"/>
<pin id="577" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_523_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="2"/>
<pin id="589" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_523 "/>
</bind>
</comp>

<comp id="594" class="1005" name="co_29_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_29 "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_454_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="11" slack="1"/>
<pin id="601" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_454 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_458_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="1"/>
<pin id="606" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_458 "/>
</bind>
</comp>

<comp id="609" class="1005" name="arrayNo_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="3"/>
<pin id="611" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="arrayNo "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_462_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="7" slack="1"/>
<pin id="616" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_462 "/>
</bind>
</comp>

<comp id="622" class="1005" name="h_25_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="0"/>
<pin id="624" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h_25 "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_464_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="14" slack="1"/>
<pin id="629" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_464 "/>
</bind>
</comp>

<comp id="632" class="1005" name="tmp_466_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="15" slack="1"/>
<pin id="634" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_466 "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp_468_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="11" slack="1"/>
<pin id="639" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_468 "/>
</bind>
</comp>

<comp id="645" class="1005" name="w_29_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="0"/>
<pin id="647" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w_29 "/>
</bind>
</comp>

<comp id="650" class="1005" name="left_V_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="13" slack="1"/>
<pin id="652" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="left_V_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="output_V_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="14" slack="2"/>
<pin id="657" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="660" class="1005" name="buffer1_1_48_8x8_p_V_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="10" slack="1"/>
<pin id="662" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V "/>
</bind>
</comp>

<comp id="665" class="1005" name="buffer1_1_48_8x8_p_V_70_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="1"/>
<pin id="667" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_70 "/>
</bind>
</comp>

<comp id="670" class="1005" name="buffer1_1_48_8x8_p_V_71_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="1"/>
<pin id="672" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_71 "/>
</bind>
</comp>

<comp id="675" class="1005" name="buffer1_1_48_8x8_p_V_72_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="1"/>
<pin id="677" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_72 "/>
</bind>
</comp>

<comp id="680" class="1005" name="buffer1_1_48_8x8_p_V_73_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="1"/>
<pin id="682" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_73 "/>
</bind>
</comp>

<comp id="685" class="1005" name="buffer1_1_48_8x8_p_V_74_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="1"/>
<pin id="687" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_74 "/>
</bind>
</comp>

<comp id="690" class="1005" name="buffer1_1_48_8x8_p_V_75_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="10" slack="1"/>
<pin id="692" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_75 "/>
</bind>
</comp>

<comp id="695" class="1005" name="buffer1_1_48_8x8_p_V_76_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="10" slack="1"/>
<pin id="697" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_76 "/>
</bind>
</comp>

<comp id="700" class="1005" name="left_V_load_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="1"/>
<pin id="702" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="left_V_load "/>
</bind>
</comp>

<comp id="705" class="1005" name="tmp_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="1"/>
<pin id="707" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="74" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="74" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="74" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="74" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="74" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="74" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="74" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="74" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="78" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="92" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="127" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="106" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="99" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="134" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="141" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="113" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="120" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="58" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="239"><net_src comp="233" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="243"><net_src comp="201" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="201" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="201" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="201" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="201" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="264" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="38" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="201" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="301"><net_src comp="44" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="286" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="286" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="36" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="304" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="48" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="201" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="201" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="52" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="42" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="336" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="32" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="56" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="336" pin="4"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="354" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="212" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="212" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="64" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="212" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="212" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="212" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="66" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="32" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="68" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="400" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="36" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="417" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="413" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="392" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="70" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="32" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="440" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="72" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="435" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="36" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="448" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="388" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="30" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="32" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="34" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="470" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="36" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="483" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="223" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="60" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="223" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="64" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="223" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="223" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="223" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="529" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="543"><net_src comp="521" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="539" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="553"><net_src comp="517" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="549" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="563"><net_src comp="554" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="565"><net_src comp="554" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="578"><net_src comp="76" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="579"><net_src comp="153" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="580"><net_src comp="158" pin="2"/><net_sink comp="566" pin=2"/></net>

<net id="581"><net_src comp="163" pin="2"/><net_sink comp="566" pin=3"/></net>

<net id="582"><net_src comp="168" pin="2"/><net_sink comp="566" pin=4"/></net>

<net id="583"><net_src comp="173" pin="2"/><net_sink comp="566" pin=5"/></net>

<net id="584"><net_src comp="178" pin="2"/><net_sink comp="566" pin=6"/></net>

<net id="585"><net_src comp="183" pin="2"/><net_sink comp="566" pin=7"/></net>

<net id="586"><net_src comp="188" pin="2"/><net_sink comp="566" pin=8"/></net>

<net id="590"><net_src comp="240" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="250" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="602"><net_src comp="280" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="607"><net_src comp="320" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="612"><net_src comp="326" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="566" pin=9"/></net>

<net id="617"><net_src comp="370" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="625"><net_src comp="382" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="630"><net_src comp="429" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="635"><net_src comp="464" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="640"><net_src comp="499" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="648"><net_src comp="511" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="653"><net_src comp="78" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="658"><net_src comp="85" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="663"><net_src comp="92" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="668"><net_src comp="99" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="673"><net_src comp="106" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="678"><net_src comp="113" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="683"><net_src comp="120" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="688"><net_src comp="127" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="693"><net_src comp="134" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="698"><net_src comp="141" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="703"><net_src comp="148" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="708"><net_src comp="566" pin="10"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="233" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: left_V | {}
	Port: output_V | {7 }
	Port: buffer1_1_48_8x8_p_V_8 | {}
	Port: buffer1_1_48_8x8_p_V_1 | {}
	Port: buffer1_1_48_8x8_p_V_2 | {}
	Port: buffer1_1_48_8x8_p_V_3 | {}
	Port: buffer1_1_48_8x8_p_V_4 | {}
	Port: buffer1_1_48_8x8_p_V_5 | {}
	Port: buffer1_1_48_8x8_p_V_6 | {}
	Port: buffer1_1_48_8x8_p_V_7 | {}
 - Input state : 
	Port: shuffle_48_p : left_V | {4 5 }
	Port: shuffle_48_p : output_V | {}
	Port: shuffle_48_p : buffer1_1_48_8x8_p_V_8 | {4 6 }
	Port: shuffle_48_p : buffer1_1_48_8x8_p_V_1 | {4 6 }
	Port: shuffle_48_p : buffer1_1_48_8x8_p_V_2 | {4 6 }
	Port: shuffle_48_p : buffer1_1_48_8x8_p_V_3 | {4 6 }
	Port: shuffle_48_p : buffer1_1_48_8x8_p_V_4 | {4 6 }
	Port: shuffle_48_p : buffer1_1_48_8x8_p_V_5 | {4 6 }
	Port: shuffle_48_p : buffer1_1_48_8x8_p_V_6 | {4 6 }
	Port: shuffle_48_p : buffer1_1_48_8x8_p_V_7 | {4 6 }
  - Chain level:
	State 1
	State 2
		tmp_523 : 1
		exitcond5 : 1
		co_29 : 1
		StgValue_14 : 2
		tmp_s : 1
		p_shl4_cast : 2
		tmp_453 : 1
		p_shl5_cast : 2
		tmp_454 : 3
		tmp_455 : 1
		tmp_456 : 2
		p_shl2_cast : 3
		tmp_457 : 2
		p_shl3_cast : 3
		tmp_458 : 4
		arrayNo : 1
		tmp_459 : 1
		tmp_460 : 2
		p_shl_cast : 3
		tmp_461 : 2
		p_shl1_cast : 3
		tmp_462 : 4
	State 3
		exitcond4 : 1
		h_25 : 1
		StgValue_39 : 2
		tmp_231_cast1 : 1
		tmp_231_cast2 : 1
		tmp_231_cast : 1
		tmp_463 : 2
		tmp_524 : 3
		p_shl10_cast : 4
		tmp_525 : 3
		p_shl11_cast : 4
		tmp_464 : 5
		tmp_465 : 2
		tmp_526 : 3
		p_shl8_cast : 4
		tmp_527 : 3
		p_shl9_cast : 4
		tmp_466 : 5
		tmp_467 : 2
		tmp_528 : 3
		p_shl6_cast : 4
		tmp_529 : 3
		p_shl7_cast : 4
		tmp_468 : 5
	State 4
		exitcond : 1
		w_29 : 1
		StgValue_67 : 2
		tmp_232_cast1 : 1
		tmp_232_cast2 : 1
		tmp_232_cast : 1
		tmp_469 : 2
		tmp_567_cast : 3
		left_V_addr : 4
		tmp_470 : 2
		tmp_568_cast : 3
		output_V_addr : 4
		tmp_471 : 2
		tmp_569_cast : 3
		buffer1_1_48_8x8_p_V : 4
		buffer1_1_48_8x8_p_V_70 : 4
		buffer1_1_48_8x8_p_V_71 : 4
		buffer1_1_48_8x8_p_V_72 : 4
		buffer1_1_48_8x8_p_V_73 : 4
		buffer1_1_48_8x8_p_V_74 : 4
		buffer1_1_48_8x8_p_V_75 : 4
		buffer1_1_48_8x8_p_V_76 : 4
		left_V_load : 5
		buffer1_1_48_8x8_p_V_77 : 5
		buffer1_1_48_8x8_p_V_78 : 5
		buffer1_1_48_8x8_p_V_79 : 5
		buffer1_1_48_8x8_p_V_80 : 5
		buffer1_1_48_8x8_p_V_81 : 5
		buffer1_1_48_8x8_p_V_82 : 5
		buffer1_1_48_8x8_p_V_83 : 5
		buffer1_1_48_8x8_p_V_84 : 5
	State 5
	State 6
		tmp : 1
	State 7
		StgValue_111 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     co_29_fu_250     |    26   |    12   |
|          |    tmp_454_fu_280    |    35   |    15   |
|          |    tmp_458_fu_320    |    32   |    14   |
|          |    tmp_462_fu_370    |    23   |    11   |
|          |      h_25_fu_382     |    17   |    9    |
|          |    tmp_463_fu_400    |    35   |    15   |
|          |    tmp_464_fu_429    |    44   |    18   |
|    add   |    tmp_465_fu_435    |    38   |    16   |
|          |    tmp_466_fu_464    |    47   |    19   |
|          |    tmp_467_fu_470    |    26   |    12   |
|          |    tmp_468_fu_499    |    35   |    15   |
|          |      w_29_fu_511     |    17   |    9    |
|          |    tmp_469_fu_529    |    47   |    19   |
|          |    tmp_470_fu_539    |    50   |    20   |
|          |    tmp_471_fu_549    |    38   |    16   |
|----------|----------------------|---------|---------|
|    mux   |      tmp_fu_566      |   150   |    45   |
|----------|----------------------|---------|---------|
|          |   exitcond5_fu_244   |    0    |    4    |
|   icmp   |   exitcond4_fu_376   |    0    |    2    |
|          |    exitcond_fu_505   |    0    |    2    |
|----------|----------------------|---------|---------|
|   trunc  |    tmp_523_fu_240    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_s_fu_256     |    0    |    0    |
|          |    tmp_453_fu_268    |    0    |    0    |
|          |    tmp_456_fu_296    |    0    |    0    |
|          |    tmp_457_fu_308    |    0    |    0    |
|          |    tmp_460_fu_346    |    0    |    0    |
|bitconcatenate|    tmp_461_fu_358    |    0    |    0    |
|          |    tmp_524_fu_405    |    0    |    0    |
|          |    tmp_525_fu_417    |    0    |    0    |
|          |    tmp_526_fu_440    |    0    |    0    |
|          |    tmp_527_fu_452    |    0    |    0    |
|          |    tmp_528_fu_475    |    0    |    0    |
|          |    tmp_529_fu_487    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  p_shl4_cast_fu_264  |    0    |    0    |
|          |  p_shl5_cast_fu_276  |    0    |    0    |
|          |  p_shl2_cast_fu_304  |    0    |    0    |
|          |  p_shl3_cast_fu_316  |    0    |    0    |
|          |   p_shl_cast_fu_354  |    0    |    0    |
|          |  p_shl1_cast_fu_366  |    0    |    0    |
|          | tmp_231_cast1_fu_388 |    0    |    0    |
|          | tmp_231_cast2_fu_392 |    0    |    0    |
|          |  tmp_231_cast_fu_396 |    0    |    0    |
|          |  p_shl10_cast_fu_413 |    0    |    0    |
|   zext   |  p_shl11_cast_fu_425 |    0    |    0    |
|          |  p_shl8_cast_fu_448  |    0    |    0    |
|          |  p_shl9_cast_fu_460  |    0    |    0    |
|          |  p_shl6_cast_fu_483  |    0    |    0    |
|          |  p_shl7_cast_fu_495  |    0    |    0    |
|          | tmp_232_cast1_fu_517 |    0    |    0    |
|          | tmp_232_cast2_fu_521 |    0    |    0    |
|          |  tmp_232_cast_fu_525 |    0    |    0    |
|          |  tmp_567_cast_fu_534 |    0    |    0    |
|          |  tmp_568_cast_fu_544 |    0    |    0    |
|          |  tmp_569_cast_fu_554 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    tmp_455_fu_286    |    0    |    0    |
|partselect|    arrayNo_fu_326    |    0    |    0    |
|          |    tmp_459_fu_336    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   660   |   273   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        arrayNo_reg_609        |    3   |
|buffer1_1_48_8x8_p_V_70_reg_665|   10   |
|buffer1_1_48_8x8_p_V_71_reg_670|   10   |
|buffer1_1_48_8x8_p_V_72_reg_675|   10   |
|buffer1_1_48_8x8_p_V_73_reg_680|   10   |
|buffer1_1_48_8x8_p_V_74_reg_685|   10   |
|buffer1_1_48_8x8_p_V_75_reg_690|   10   |
|buffer1_1_48_8x8_p_V_76_reg_695|   10   |
|  buffer1_1_48_8x8_p_V_reg_660 |   10   |
|         co_29_reg_594         |    7   |
|           co_reg_197          |    7   |
|          h_25_reg_622         |    4   |
|           h_reg_208           |    4   |
|      left_V_addr_reg_650      |   13   |
|      left_V_load_reg_700      |    8   |
|     output_V_addr_reg_655     |   14   |
|       storemerge_reg_230      |    8   |
|        tmp_454_reg_599        |   11   |
|        tmp_458_reg_604        |   10   |
|        tmp_462_reg_614        |    7   |
|        tmp_464_reg_627        |   14   |
|        tmp_466_reg_632        |   15   |
|        tmp_468_reg_637        |   11   |
|        tmp_523_reg_587        |    1   |
|          tmp_reg_705          |    8   |
|          w_29_reg_645         |    4   |
|           w_reg_219           |    4   |
+-------------------------------+--------+
|             Total             |   233  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_148 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_153 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_158 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_163 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_168 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_173 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_178 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_183 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_188 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   186  ||  14.292 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   660  |   273  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   81   |
|  Register |    -   |   233  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   893  |   354  |
+-----------+--------+--------+--------+
