Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/p/a/paulinev/Documents/6.111/laser_pinball/camera/ise/camera_read/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/p/a/paulinev/Documents/6.111/laser_pinball/camera/ise/camera_read/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : labkit.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../vga_display.v" in library work
Compiling verilog file "debounce.v" in library work
Module <xvga_640x480> compiled
Compiling verilog file "../../frame_buffer.v" in library work
Module <debounce> compiled
Compiling verilog file "../../dual_port_bram.v" in library work
Module <camera_read> compiled
Compiling verilog file "../../labkit.v" in library work
Module <dual_port_bram> compiled
Module <labkit> compiled
No errors in compilation
Analysis of file <"labkit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <labkit> in library <work>.

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	DELAY = "00000000000001000001111010110000"

Analyzing hierarchy for module <xvga_640x480> in library <work>.

Analyzing hierarchy for module <camera_read> in library <work>.

WARNING:Xst:2591 - "../../labkit.v" line 338: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../labkit.v" line 338: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../labkit.v" line 338: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../labkit.v" line 338: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <labkit>.
Module <labkit> is correct for synthesis.
 
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <labkit>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <slowclk> in unit <labkit>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <slowclk> in unit <labkit>.
    Set user-defined property "CLKFX_MULTIPLY =  10" for instance <slowclk> in unit <labkit>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <slowclk> in unit <labkit>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <slowclk> in unit <labkit>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <slowclk> in unit <labkit>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <slowclk> in unit <labkit>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <slowclk> in unit <labkit>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <slowclk> in unit <labkit>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <slowclk> in unit <labkit>.
    Set user-defined property "DSS_MODE =  NONE" for instance <slowclk> in unit <labkit>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <slowclk> in unit <labkit>.
    Set user-defined property "FACTORY_JF =  C080" for instance <slowclk> in unit <labkit>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <slowclk> in unit <labkit>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <slowclk> in unit <labkit>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <slowclk> in unit <labkit>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clk_buf> in unit <labkit>.
    Set user-defined property "DRIVE =  12" for instance <clk_buf> in unit <labkit>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <clk_buf> in unit <labkit>.
    Set user-defined property "SLEW =  SLOW" for instance <clk_buf> in unit <labkit>.
Analyzing module <debounce> in library <work>.
	DELAY = 32'sb00000000000001000001111010110000
Module <debounce> is correct for synthesis.
 
Analyzing module <xvga_640x480> in library <work>.
Module <xvga_640x480> is correct for synthesis.
 
Analyzing module <camera_read> in library <work>.
Module <camera_read> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <labkit> is removed.

Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
    Found 1-bit register for signal <clean>.
    Found 19-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 18.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <xvga_640x480>.
    Related source file is "../../vga_display.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 10-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga_640x480> synthesized.


Synthesizing Unit <camera_read>.
    Related source file is "../../frame_buffer.v".
    Found 4x2-bit ROM for signal <count$mux0000>.
    Found 19-bit register for signal <addr_read>.
    Found 1-bit register for signal <frame_done>.
    Found 32-bit register for signal <data_out>.
    Found 19-bit up counter for signal <addr_write>.
    Found 2-bit register for signal <count>.
    Found 1-bit register for signal <pixel_done>.
    Found 1-bit register for signal <running>.
    Found 19-bit adder for signal <addr_read$addsub0000> created at line 105.
    Found 19-bit comparator less for signal <addr_read$cmp_lt0000> created at line 106.
    Found 32-bit register for signal <data_out_tmp>.
    Found 1-bit register for signal <even>.
    Found 1-bit register for signal <prev_vsync>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  90 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <camera_read> synthesized.


Synthesizing Unit <labkit>.
    Related source file is "../../labkit.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:647 - Input <button_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:647 - Input <button_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
WARNING:Xst:1780 - Signal <xclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vcount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <siod> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sioc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pixel_out<25:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hcount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <labkit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 19-bit adder                                          : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 19-bit up counter                                     : 2
# Registers                                            : 47
 1-bit register                                        : 44
 19-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 1
# Comparators                                          : 1
 19-bit comparator less                                : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.

Synthesizing (advanced) Unit <camera_read>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_count_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <camera_read> synthesized (advanced).
WARNING:Xst:2677 - Node <data_out_tmp_23> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_25> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_24> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_20> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_22> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_21> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_19> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_18> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_15> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_17> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_16> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_12> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_14> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_13> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_9> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_11> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_10> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_8> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_7> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_tmp_6> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_6> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_7> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_8> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_9> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_10> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_11> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_12> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_13> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_14> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_15> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_16> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_17> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_18> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_19> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_20> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_21> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_22> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_23> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_24> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_25> of sequential type is unconnected in block <read>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 19-bit adder                                          : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 19-bit up counter                                     : 2
# Registers                                            : 97
 Flip-Flops                                            : 97
# Comparators                                          : 1
 19-bit comparator less                                : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <labkit> ...

Optimizing unit <xvga_640x480> ...

Optimizing unit <camera_read> ...
WARNING:Xst:2677 - Node <read/data_out_25> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_24> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_23> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_22> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_21> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_20> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_19> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_19> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_21> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_22> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_20> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_24> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_25> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_tmp_23> of sequential type is unconnected in block <labkit>.

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_red<7>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_red<6>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_red<5>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_red<4>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_red<3>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_red<2>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_blue<7>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_blue<6>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_blue<5>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_blue<4>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_blue<3>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_blue<2>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <analyzer1_data<5>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <analyzer1_data<4>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <analyzer1_data<3>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <analyzer1_data<2>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <analyzer1_data<1>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <analyzer1_data<0>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_green<7>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_green<6>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_green<5>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_green<4>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_green<3>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_green<2>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led<5>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led<4>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led<3>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led<2>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led<1>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led<0>> driven by black box <dual_port_bram>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 115
 Flip-Flops                                            : 115

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : labkit.ngr
Top Level Output File Name         : labkit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 309
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 72
#      LUT2                        : 23
#      LUT3                        : 13
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 24
#      LUT4_D                      : 2
#      LUT4_L                      : 6
#      MUXCY                       : 77
#      VCC                         : 1
#      XORCY                       : 77
# FlipFlops/Latches                : 115
#      FD                          : 2
#      FDE                         : 16
#      FDR                         : 10
#      FDRE                        : 83
#      FDRSE                       : 1
#      FDS                         : 1
#      FDSE                        : 2
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 255
#      IBUF                        : 12
#      IBUFG                       : 2
#      OBUF                        : 241
# DCMs                             : 1
#      DCM                         : 1
# Others                           : 1
#      dual_port_bram              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                       87  out of  33792     0%  
 Number of Slice Flip Flops:            115  out of  67584     0%  
 Number of 4 input LUTs:                154  out of  67584     0%  
    Number used as logic:               153
    Number used as Shift registers:       1
 Number of IOs:                         576
 Number of bonded IOBs:                 255  out of    684    37%  
 Number of GCLKs:                         3  out of     16    18%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | IBUF+BUFG              | 22    |
user1<4>                           | slowclk:CLKFX          | 94    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.775ns (Maximum Frequency: 147.601MHz)
   Minimum input arrival time before clock: 4.670ns
   Maximum output required time after clock: 9.837ns
   Maximum combinational path delay: 6.867ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 5.808ns (frequency: 172.176MHz)
  Total number of paths / destination ports: 614 / 60
-------------------------------------------------------------------------
Delay:               5.808ns (Levels of Logic = 7)
  Source:            sys_reset/count_7 (FF)
  Destination:       sys_reset/count_0 (FF)
  Source Clock:      clock_27mhz rising
  Destination Clock: clock_27mhz rising

  Data Path: sys_reset/count_7 to sys_reset/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.568   0.986  sys_reset/count_7 (sys_reset/count_7)
     LUT3:I0->O            1   0.439   0.000  sys_reset/count_cmp_eq0000_wg_lut<0> (sys_reset/count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.298   0.000  sys_reset/count_cmp_eq0000_wg_cy<0> (sys_reset/count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  sys_reset/count_cmp_eq0000_wg_cy<1> (sys_reset/count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  sys_reset/count_cmp_eq0000_wg_cy<2> (sys_reset/count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  sys_reset/count_cmp_eq0000_wg_cy<3> (sys_reset/count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           2   0.942   0.701  sys_reset/count_cmp_eq0000_wg_cy<4> (sys_reset/count_cmp_eq0000)
     INV:I->O             19   0.439   1.035  sys_reset/count_not00011_INV_0 (sys_reset/count_not0001)
     FDRE:CE                   0.240          sys_reset/count_0
    ----------------------------------------
    Total                      5.808ns (3.085ns logic, 2.723ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'user1<4>'
  Clock period: 6.775ns (frequency: 147.601MHz)
  Total number of paths / destination ports: 1745 / 183
-------------------------------------------------------------------------
Delay:               6.775ns (Levels of Logic = 5)
  Source:            vga/hcount_1 (FF)
  Destination:       vga/blank (FF)
  Source Clock:      user1<4> rising
  Destination Clock: user1<4> rising

  Data Path: vga/hcount_1 to vga/blank
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.568   1.010  vga/hcount_1 (vga/hcount_1)
     LUT4_L:I0->LO         1   0.439   0.140  vga/hblankon21_SW0 (N34)
     LUT4:I3->O            5   0.439   0.804  vga/hblankon21 (vga/N7)
     LUT4_L:I2->LO         1   0.439   0.134  vga/hreset1_1 (vga/hreset1)
     LUT3:I2->O           11   0.439   0.942  vga/vreset33 (vga/vcount_and0000)
     LUT4:I2->O            2   0.439   0.702  vga/next_vblank (vga/next_vblank)
     FDS:S                     0.280          vga/blank
    ----------------------------------------
    Total                      6.775ns (3.043ns logic, 3.732ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              3.540ns (Levels of Logic = 2)
  Source:            button_enter (PAD)
  Destination:       sys_reset/count_0 (FF)
  Destination Clock: clock_27mhz rising

  Data Path: button_enter to sys_reset/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.825   0.955  button_enter_IBUF (button_enter_IBUF)
     LUT3:I1->O           20   0.439   1.041  sys_reset/count_or00001 (sys_reset/count_or0000)
     FDRE:R                    0.280          sys_reset/count_0
    ----------------------------------------
    Total                      3.540ns (1.544ns logic, 1.996ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'user1<4>'
  Total number of paths / destination ports: 112 / 64
-------------------------------------------------------------------------
Offset:              4.670ns (Levels of Logic = 3)
  Source:            user1<2> (PAD)
  Destination:       read/data_out_tmp_27 (FF)
  Destination Clock: user1<4> rising

  Data Path: user1<2> to read/data_out_tmp_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.825   1.002  user1_2_IBUF (user1_2_IBUF)
     LUT4_D:I1->O          3   0.439   0.933  read/count_or00001 (read/count_or0000)
     LUT4:I1->O            6   0.439   0.793  read/data_out_tmp_31_not00011 (read/data_out_tmp_31_not0001)
     FDE:CE                    0.240          read/data_out_tmp_31
    ----------------------------------------
    Total                      4.670ns (1.943ns logic, 2.727ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'user1<4>'
  Total number of paths / destination ports: 60 / 60
-------------------------------------------------------------------------
Offset:              6.633ns (Levels of Logic = 2)
  Source:            vga/blank (FF)
  Destination:       vga_out_blank_b (PAD)
  Source Clock:      user1<4> rising

  Data Path: vga/blank to vga_out_blank_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.568   0.747  vga/blank (vga/blank)
     INV:I->O              1   0.439   0.517  vga_out_blank_b1_INV_0 (vga_out_blank_b_OBUF)
     OBUF:I->O                 4.361          vga_out_blank_b_OBUF (vga_out_blank_b)
    ----------------------------------------
    Total                      6.633ns (5.368ns logic, 1.265ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              9.837ns (Levels of Logic = 2)
  Source:            reset_sr (FF)
  Destination:       analyzer3_data<0> (PAD)
  Source Clock:      clock_27mhz rising

  Data Path: reset_sr to analyzer3_data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          5   2.901   0.978  reset_sr (reset)
     LUT2:I1->O           59   0.439   1.158  rst1 (rst)
     OBUF:I->O                 4.361          analyzer3_data_0_OBUF (analyzer3_data<0>)
    ----------------------------------------
    Total                      9.837ns (7.701ns logic, 2.136ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 42 / 42
-------------------------------------------------------------------------
Delay:               6.867ns (Levels of Logic = 3)
  Source:            clock_27mhz (PAD)
  Destination:       vga_out_pixel_clock (PAD)

  Data Path: clock_27mhz to vga_out_pixel_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.825   0.725  clock_27mhz_IBUF (clock_27mhz_IBUF1)
     INV:I->O              1   0.439   0.517  vga_out_pixel_clock1_INV_0 (vga_out_pixel_clock_OBUF)
     OBUF:I->O                 4.361          vga_out_pixel_clock_OBUF (vga_out_pixel_clock)
    ----------------------------------------
    Total                      6.867ns (5.625ns logic, 1.242ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.62 secs
 
--> 


Total memory usage is 457700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  414 (   0 filtered)
Number of infos    :   28 (   0 filtered)

