set clock_constraint { \
    name clk \
    module operator_double_div11 \
    port ap_clk \
    period 30 \
    uncertainty 3.75 \
}

set all_path {}

set false_path {}

