vhdl xil_defaultlib  \
"../../../bd/skrach_design/ip/skrach_design_microblaze_0_2/sim/skrach_design_microblaze_0_2.vhd" \
"../../../bd/skrach_design/ip/skrach_design_dlmb_v10_2/sim/skrach_design_dlmb_v10_2.vhd" \
"../../../bd/skrach_design/ip/skrach_design_ilmb_v10_2/sim/skrach_design_ilmb_v10_2.vhd" \
"../../../bd/skrach_design/ip/skrach_design_dlmb_bram_if_cntlr_2/sim/skrach_design_dlmb_bram_if_cntlr_2.vhd" \
"../../../bd/skrach_design/ip/skrach_design_ilmb_bram_if_cntlr_2/sim/skrach_design_ilmb_bram_if_cntlr_2.vhd" \
"../../../bd/skrach_design/ip/skrach_design_microblaze_0_axi_intc_2/sim/skrach_design_microblaze_0_axi_intc_2.vhd" \
"../../../bd/skrach_design/ip/skrach_design_mdm_1_2/sim/skrach_design_mdm_1_2.vhd" \
"../../../bd/skrach_design/ip/skrach_design_rst_clk_wiz_1_100M_2/sim/skrach_design_rst_clk_wiz_1_100M_2.vhd" \
"../../../bd/skrach_design/ip/skrach_design_axi_uartlite_0_2/sim/skrach_design_axi_uartlite_0_2.vhd" \
"../../../bd/skrach_design/ip/skrach_design_axi_uartlite_1_2/sim/skrach_design_axi_uartlite_1_2.vhd" \
"../../../bd/skrach_design/ip/skrach_design_rst_mig_7series_0_100M_2/sim/skrach_design_rst_mig_7series_0_100M_2.vhd" \
"../../../bd/skrach_design/ipshared/31a1/src/Audio_Codec_Wrapper.vhd" \
"../../../bd/skrach_design/ipshared/31a1/src/TWICtl.vhd" \
"../../../bd/skrach_design/ipshared/31a1/src/addr_counter.vhd" \
"../../../bd/skrach_design/ipshared/31a1/src/i2s_ctl.vhd" \
"../../../bd/skrach_design/ipshared/31a1/src/lab4_controlunit.vhd" \
"../../../bd/skrach_design/ipshared/31a1/src/lab4_parts.vhd" \
"../../../bd/skrach_design/ipshared/31a1/src/lab4_datapath.vhd" \
"../../../bd/skrach_design/ipshared/31a1/hdl/lab4_ip_v1_0_S00_AXI.vhd" \
"../../../bd/skrach_design/ipshared/31a1/hdl/lab4_ip_v1_0.vhd" \
"../../../bd/skrach_design/ip/skrach_design_lab4_ip_0_0/sim/skrach_design_lab4_ip_0_0.vhd" \
"../../../bd/skrach_design/sim/skrach_design.vhd" \

nosort
