
---------- Begin Simulation Statistics ----------
final_tick                               92859002757000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  15249                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827032                       # Number of bytes of host memory used
host_op_rate                                    24710                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   655.78                       # Real time elapsed on the host
host_tick_rate                              118801197                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077907                       # Number of seconds simulated
sim_ticks                                 77907330750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2082844                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4167813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2129590                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       182482                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4461753                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1635985                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2129590                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       493605                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4473064                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             367                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        33860                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12947873                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9458964                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       182487                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        475867                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     16247746                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    153603865                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.105496                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.646032                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    146916597     95.65%     95.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3145739      2.05%     97.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1311015      0.85%     98.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       913393      0.59%     99.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       556391      0.36%     99.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        90065      0.06%     99.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       149809      0.10%     99.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        44989      0.03%     99.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       475867      0.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    153603865                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      15.581464                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                15.581464                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     149343380                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       34104517                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1710006                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2780224                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         182593                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1797059                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4716700                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44456                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1640020                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1612                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4473064                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3056007                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             152450645                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         18991                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               24774523                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2924                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          365186                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.028708                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3177104                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1636352                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.159000                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    155813271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.254007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.299581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        149327672     95.84%     95.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           144828      0.09%     95.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           626628      0.40%     96.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           345197      0.22%     96.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           508883      0.33%     96.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           417716      0.27%     97.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1168829      0.75%     97.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           181238      0.12%     98.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3092280      1.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    155813271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       196366                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2352436                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.159017                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6662602                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1640020                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       112407723                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6963616                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6453                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2466075                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     32445714                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5022582                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       184459                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24777169                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         479098                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        752960                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         182593                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1874314                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       149028                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        32884                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3396560                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1404262                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       102013                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        94353                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28164112                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              24160222                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.630738                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17764176                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.155057                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               24168211                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33312266                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20155949                       # number of integer regfile writes
system.switch_cpus.ipc                       0.064179                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.064179                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        19997      0.08%      0.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      18197802     72.90%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3182      0.01%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5040927     20.19%     93.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1699721      6.81%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24961629                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              275063                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011019                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           65381     23.77%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          64419     23.42%     47.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        145263     52.81%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25216695                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    206027395                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     24160222                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     48686946                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           32445714                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24961629                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     16241079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        15804                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     29148629                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    155813271                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.160202                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.693034                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    143836207     92.31%     92.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5975807      3.84%     96.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2746877      1.76%     97.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1434986      0.92%     98.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       816547      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       432852      0.28%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       320502      0.21%     99.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       162294      0.10%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        87199      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    155813271                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.160201                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3056379                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   374                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       469361                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       619353                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6963616                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2466075                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12669894                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                155814640                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       141198294                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6302012                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2170417                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         405087                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         99504                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      88474122                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       33251663                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     41891152                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3677181                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1884757                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         182593                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8584777                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         21268795                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     50553021                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11466609                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            185580294                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            67118180                       # The number of ROB writes
system.switch_cpus.timesIdled                      28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2092042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       742415                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4185127                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         742415                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2005778                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       137737                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1945107                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79191                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2005778                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6252782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6252782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6252782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    142253184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    142253184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               142253184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2084969                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2084969    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2084969                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5240634500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10840006000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  77907330750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2013320                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       278200                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3959889                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79764                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79764                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2013303                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6278175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6278211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142945856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142947008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2146047                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8815168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4239132                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.175134                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.380081                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3496717     82.49%     82.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 742415     17.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4239132                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2233024500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3139594500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         8116                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8116                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         8116                       # number of overall hits
system.l2.overall_hits::total                    8116                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2084948                       # number of demand (read+write) misses
system.l2.demand_misses::total                2084969                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2084948                       # number of overall misses
system.l2.overall_misses::total               2084969                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 169771546000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     169773061000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1515000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 169771546000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    169773061000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2093064                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2093085                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2093064                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2093085                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.996122                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996122                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.996122                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996122                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81427.232718                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81427.139204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81427.232718                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81427.139204                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              137737                       # number of writebacks
system.l2.writebacks::total                    137737                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2084948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2084965                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2084948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2084965                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 148922066000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 148923411000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 148922066000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 148923411000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.996122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996121                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.996122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996121                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71427.232718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71427.295422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71427.232718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71427.295422                       # average overall mshr miss latency
system.l2.replacements                        2146047                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       140463                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           140463                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       140463                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       140463                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       679213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        679213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   573                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79191                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6792627000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6792627000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.992816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85775.239611                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85775.239611                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6000717000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6000717000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.992816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75775.239611                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75775.239611                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         7543                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7543                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      2005757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2005760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 162978919000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 162978919000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2013300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2013303                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.996253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.996253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81255.565355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81255.443822                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2005757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2005757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 142921349000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 142921349000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.996253                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.996252                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71255.565355                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71255.565355                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.810772                       # Cycle average of tags in use
system.l2.tags.total_refs                     3502819                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2146047                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.632219                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      54.165906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.003076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.010243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1992.631042                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.972964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999419                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1581                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10518349                       # Number of tag accesses
system.l2.tags.data_accesses                 10518349                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    133436672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133438016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8815168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8815168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2084948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2084969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       137737                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137737                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              2464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        13965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1712761440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1712778691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        13965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            14787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113149403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113149403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113149403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             2464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        13965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1712761440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1825928095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    137717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2084733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000322244500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8557                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8557                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4204015                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             129308                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2084965                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137737                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2084965                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137737                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    20                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            147403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            138519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            129976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            120760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            114951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            114993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            114184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            114262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            140279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           135647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           132001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           127829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           122981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           141704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           159216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8793                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23039075750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10423750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             62128138250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11051.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29801.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1816517                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  119406                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2084965                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137737                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  951422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  845470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  257729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       286512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    496.434244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   295.948737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.413868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        56817     19.83%     19.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        75767     26.44%     46.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16261      5.68%     51.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11861      4.14%     56.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9003      3.14%     59.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8819      3.08%     62.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7364      2.57%     64.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6555      2.29%     67.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        94065     32.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       286512                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     243.603833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    116.211898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    328.395482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6060     70.82%     70.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1096     12.81%     83.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          726      8.48%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          317      3.70%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          194      2.27%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           81      0.95%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           51      0.60%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           26      0.30%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            5      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8557                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.090569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.084864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.448728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8179     95.58%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      0.93%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              211      2.47%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               76      0.89%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8557                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133424000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8811968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133437760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8815168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1712.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1712.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   77907203500                       # Total gap between requests
system.mem_ctrls.avgGap                      35050.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    133422912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8811968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 13965.309676586499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1712584819.882306098938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113108329.025892078876                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2084948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       137737                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       644250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  62127494000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1903632697250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37897.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29798.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13820779.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            847610820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            450512040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7780472280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          362706480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6149473200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33651115650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1578573120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        50820463590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.319404                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3692874750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2601300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71613145250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1198099140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            636801000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7104642720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          356019660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6149473200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32419487580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2615768640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        50480291940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.953042                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6260292750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2601300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69045727250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    77907320000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3055980                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3055992                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3055980                       # number of overall hits
system.cpu.icache.overall_hits::total         3055992                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2064500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3056007                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3056020                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3056007                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3056020                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3055980                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3055992                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3056007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3056020                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.015096                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000839                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.014257                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000028                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6112058                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6112058                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3311360                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3311361                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3311360                       # number of overall hits
system.cpu.dcache.overall_hits::total         3311361                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2423925                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2423928                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2423925                       # number of overall misses
system.cpu.dcache.overall_misses::total       2423928                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 196724921829                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 196724921829                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 196724921829                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 196724921829                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5735285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5735289                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5735285                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5735289                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.422634                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.422634                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.422634                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.422634                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81159.657097                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81159.556649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81159.657097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81159.556649                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9762651                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            349675                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.919214                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       140463                       # number of writebacks
system.cpu.dcache.writebacks::total            140463                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       330861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       330861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       330861                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       330861                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2093064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2093064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2093064                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2093064                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 173389383829                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 173389383829                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 173389383829                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 173389383829                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.364945                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.364945                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.364945                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.364945                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82839.981878                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82839.981878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82839.981878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82839.981878                       # average overall mshr miss latency
system.cpu.dcache.replacements                2092042                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2329312                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2329313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2344160                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2344163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 189722312500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 189722312500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4673472                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4673476                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.501589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.501589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 80934.028607                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80933.925030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       330860                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       330860                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2013300                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2013300                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 166466551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 166466551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.430793                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.430793                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82683.430934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82683.430934                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982048                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982048                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7002609329                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7002609329                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075122                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075122                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87790.501210                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87790.501210                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79764                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79764                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6922832329                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6922832329                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86791.438857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86791.438857                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92859002757000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.858864                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5403157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2092042                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.582719                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.858862                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          794                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13563644                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13563644                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               93065371052000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24986                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827168                       # Number of bytes of host memory used
host_op_rate                                    40220                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1600.90                       # Real time elapsed on the host
host_tick_rate                              128907623                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.206368                       # Number of seconds simulated
sim_ticks                                206368295000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5695740                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11391555                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5438997                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       427809                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     11295081                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4143712                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5438997                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1295285                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11318606                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             700                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        74502                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36439017                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26928515                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       427816                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1472478                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     37790346                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    407603377                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.118211                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.689959                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    387961370     95.18%     95.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9243145      2.27%     97.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3818831      0.94%     98.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2654031      0.65%     99.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1575259      0.39%     99.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       199830      0.05%     99.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       488735      0.12%     99.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       189698      0.05%     99.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1472478      0.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    407603377                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      13.757886                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                13.757886                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     395771591                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       89937192                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4493792                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6910200                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         428184                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5132504                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13164146                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                119935                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             5004441                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4278                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11318606                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8319938                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             403692440                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         50545                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               65137311                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         5311                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          856368                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.027423                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8610330                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4144412                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.157818                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    412736271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.248882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.281461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        395683514     95.87%     95.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           350166      0.08%     95.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1832803      0.44%     96.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           824312      0.20%     96.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1483531      0.36%     96.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1247769      0.30%     97.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2992828      0.73%     97.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           466734      0.11%     98.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7854614      1.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    412736271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       453113                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6652234                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.166146                       # Inst execution rate
system.switch_cpus.iew.exec_refs             18982794                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            5004441                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       302038710                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      18051712                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        14222                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7286549                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     85956593                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13978353                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       464932                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68574592                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1212392                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2492802                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         428184                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5665480                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       396671                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       129266                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          540                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7641543                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3735562                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          540                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       237375                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       215738                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          78264242                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              67042367                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.612930                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          47970529                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.162434                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               67064753                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         95528740                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        55363980                       # number of integer regfile writes
system.switch_cpus.ipc                       0.072686                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.072686                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        44672      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      49775482     72.10%     72.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         7572      0.01%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14020632     20.31%     92.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5191171      7.52%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69039529                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              755443                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010942                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          169153     22.39%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         178733     23.66%     46.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        407557     53.95%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69750300                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    551610866                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     67042367                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    123730465                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           85956593                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69039529                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     37773343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        40099                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     66507515                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    412736271                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.167273                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.697931                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    378487101     91.70%     91.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     18055658      4.37%     96.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7500460      1.82%     97.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3834518      0.93%     98.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2175431      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1179125      0.29%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       867258      0.21%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       415260      0.10%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       221460      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    412736271                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.167273                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8320644                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   706                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1530746                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2240240                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     18051712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7286549                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        35103950                       # number of misc regfile reads
system.switch_cpus.numCycles                412736590                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       368435605                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       19386098                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5737782                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1013634                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        225139                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     234331188                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       87873098                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    109985775                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9532909                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        9168591                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         428184                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      28601791                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         49067720                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    135525786                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          33039565                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            492104451                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           177088823                       # The number of ROB writes
system.switch_cpus.timesIdled                       9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5707596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2013136                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11415194                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2013136                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 206368295000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5477072                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       401640                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5294100                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218741                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218741                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5477074                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17087368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17087368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17087368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    390236992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    390236992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               390236992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5695815                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5695815    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5695815                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14442627000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        29676493500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 206368295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 206368295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 206368295000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 206368295000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5487577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       811620                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10777330                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220020                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220019                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5487578                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17122790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17122790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391524864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391524864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5881354                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25704960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11588952                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.173712                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.378861                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9575816     82.63%     82.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2013136     17.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11588952                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6117577000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8561394000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 206368295000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        11782                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11782                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        11782                       # number of overall hits
system.l2.overall_hits::total                   11782                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      5695816                       # number of demand (read+write) misses
system.l2.demand_misses::total                5695816                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      5695816                       # number of overall misses
system.l2.overall_misses::total               5695816                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 466428579500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     466428579500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 466428579500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    466428579500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5707598                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5707598                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5707598                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5707598                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.997936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997936                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.997936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997936                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 81889.685253                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81889.685253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81889.685253                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81889.685253                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              401640                       # number of writebacks
system.l2.writebacks::total                    401640                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      5695816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5695816                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5695816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5695816                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 409470449500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 409470449500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 409470449500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 409470449500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.997936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997936                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.997936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997936                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71889.690520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71889.690520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71889.690520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71889.690520                       # average overall mshr miss latency
system.l2.replacements                        5881354                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       409980                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           409980                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       409980                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       409980                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1827522                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1827522                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1278                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1278                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218742                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218742                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18859458000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18859458000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       220020                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220020                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.994191                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994191                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86217.818252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86217.818252                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218742                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218742                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16672048000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16672048000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.994191                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994191                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76217.863968                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76217.863968                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        10504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5477074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5477074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 447569121500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 447569121500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5487578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5487578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998086                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998086                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81716.829369                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81716.829369                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5477074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5477074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 392798401500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 392798401500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998086                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998086                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71716.833021                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71716.833021                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 206368295000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     9590764                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5883402                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.630139                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      60.540830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1987.459170                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.029561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.970439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28711742                       # Number of tag accesses
system.l2.tags.data_accesses                 28711742                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 206368295000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    364532160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          364532160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25704960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25704960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      5695815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5695815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       401640                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             401640                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1766415524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1766415524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124558668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124558668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124558668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1766415524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1890974193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    401088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   5693816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000494204500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24896                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24896                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11486209                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             376701                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5695815                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     401640                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5695815                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   401640                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1999                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   552                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            388031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            381179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            376321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            371177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            364444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            353401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            338732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            326074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            349519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            363999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           350915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           338681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           327156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           315004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           354044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           395139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25477                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65406267250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28469080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            172165317250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11487.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30237.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4937890                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  345209                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5695815                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               401640                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2492387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2319053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  791249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   91127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       811801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    480.503651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   282.374897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.874557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       170725     21.03%     21.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       221575     27.29%     48.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46686      5.75%     54.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32435      4.00%     58.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22867      2.82%     60.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23340      2.88%     63.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19472      2.40%     66.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17302      2.13%     68.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       257399     31.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       811801                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     228.711922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     89.533468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    478.186740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         19554     78.54%     78.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         2262      9.09%     87.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1454      5.84%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          630      2.53%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          287      1.15%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           94      0.38%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           61      0.25%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           54      0.22%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           80      0.32%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          105      0.42%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           59      0.24%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           45      0.18%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           55      0.22%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           49      0.20%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           60      0.24%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           25      0.10%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           18      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24896                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.110580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.103412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.504034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23588     94.75%     94.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              287      1.15%     95.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              657      2.64%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              313      1.26%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               42      0.17%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24896                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              364404224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  127936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25669696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               364532160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25704960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1765.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1766.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  206368343000                       # Total gap between requests
system.mem_ctrls.avgGap                      33845.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    364404224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25669696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1765795584.055196046829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124387789.316183477640                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      5695815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       401640                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 172165317250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5066223354000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30226.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12613841.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2564709420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1363167795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19952422980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1053792720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16290418560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82921798230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9416542560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       133562852265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.206259                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  23156167000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6891040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 176321088000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3231585420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1717617000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20701423260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1039891860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16290418560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      83892528180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8599085760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       135472550040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        656.460093                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20850986000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6891040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 178626269000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   284275615000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 93065371052000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11375918                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11375930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11375918                       # number of overall hits
system.cpu.icache.overall_hits::total        11375930                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2064500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11375945                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11375958                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11375945                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11375958                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11375918                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11375930                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11375945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11375958                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 93065371052000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.054977                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11375948                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                18                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          631997.111111                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.003055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.051923                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000101                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000107                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22751934                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22751934                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 93065371052000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93065371052000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93065371052000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 93065371052000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93065371052000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93065371052000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 93065371052000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13449108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13449109                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13449108                       # number of overall hits
system.cpu.dcache.overall_hits::total        13449109                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8846885                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8846888                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8846885                       # number of overall misses
system.cpu.dcache.overall_misses::total       8846888                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 724669776173                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 724669776173                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 724669776173                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 724669776173                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22295993                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22295997                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22295993                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22295997                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.396793                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.396793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.396793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.396793                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81912.421849                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81912.394073                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81912.421849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81912.394073                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     37325143                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1386414                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.922076                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       550443                       # number of writebacks
system.cpu.dcache.writebacks::total            550443                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1046223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1046223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1046223                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1046223                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7800662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7800662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7800662                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7800662                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 649580772674                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 649580772674                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 649580772674                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 649580772674                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.349868                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.349868                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.349868                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.349868                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 83272.518752                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83272.518752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83272.518752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83272.518752                       # average overall mshr miss latency
system.cpu.dcache.replacements                7799638                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9136126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9136127                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8547089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8547092                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 698228711000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 698228711000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17683215                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17683219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.483345                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.483345                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81691.990220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81691.961547                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1046210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1046210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7500879                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7500879                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 623439806000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 623439806000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.424181                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.424181                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 83115.566322                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83115.566322                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4312982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4312982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26441065173                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26441065173                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 88196.857773                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88196.857773                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  26140966674                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26140966674                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87199.629979                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87199.629979                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 93065371052000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             3.127633                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21249771                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7800662                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.724098                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     3.127632                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.003054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.003054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          704                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52392656                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52392656                       # Number of data accesses

---------- End Simulation Statistics   ----------
