vhdl work "netgen/par/Main_Module_timesim.vhd"
verilog work "ETC_sim.v"
verilog work "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v"
