X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
X cy_we_rf==0
X cyforw==0
X dc_en==x
X dc_no_writethrough==0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
FZdcpu_tag_i[3:0]==xxxx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==xxxx
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xxxx
FZdu_except_trig[11:8]==xxxx
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
X du_hwbkpt_ls_r==0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==x
X except_dtlbmiss==x
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==xxxx
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xxxx
FZexcept_trig[11:8]==xxxx
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
X flagforw_fpu==x
X force_dslot_fetch==0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==x
X ic_en==x
X icpu_ack_i==x
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
X mtspr_done==1
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
X ov_we_mult_mac==0
X ovforw==0
X ovforw_mult_mac==0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==x
X saving_if_insn==x
X sb_en==0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==x
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_tag_i
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_tag_i
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_tag_i==except_type
T dcpu_tag_i==icpu_tag_i
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
X except_dtlbmiss==0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
X ic_en==x
X icpu_ack_i==0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==0
Z clk~~-1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==x
X abort_mvspr==x
FZalu_dataout[3:0]==xxxx
FZalu_dataout[7:4]==xxxx
FZalu_dataout[11:8]==xxxx
FZalu_dataout[15:12]==xxxx
FZalu_dataout[19:16]==xxxx
FZalu_dataout[23:20]==xxxx
FZalu_dataout[27:24]==xxxx
FZalu_dataout[31:28]==xxxx
FZalu_op[3:0]==xxxx
FZalu_op[4:4]==x
FZalu_op2[3:0]==xxxx
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==xxx
X carry==x
X clk==1
Z clk~~1
FZcomp_op[3:0]==xxxx
FZcust5_limm[3:0]==xxxx
FZcust5_limm[5:4]==xx
FZcust5_op[3:0]==xxxx
FZcust5_op[4:4]==x
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==x
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==x
FZdcpu_adr_o[3:0]==xxxx
FZdcpu_adr_o[7:4]==xxxx
FZdcpu_adr_o[11:8]==xxxx
FZdcpu_adr_o[15:12]==xxxx
FZdcpu_adr_o[19:16]==xxxx
FZdcpu_adr_o[23:20]==xxxx
FZdcpu_adr_o[27:24]==xxxx
FZdcpu_adr_o[31:28]==xxxx
X dcpu_cycstb_o==x
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==xxxx
FZdcpu_dat_o[7:4]==xxxx
FZdcpu_dat_o[11:8]==xxxx
FZdcpu_dat_o[15:12]==xxxx
FZdcpu_dat_o[19:16]==xxxx
FZdcpu_dat_o[23:20]==xxxx
FZdcpu_dat_o[27:24]==xxxx
FZdcpu_dat_o[31:28]==xxxx
X dcpu_err_i==x
X dcpu_rty_i==x
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==x0xx
FZdcpu_tag_o[3:0]==xx0x
X dcpu_we_o==x
X dmmu_en==x
X dsx==x
FZdu_addr[3:0]==xxxx
FZdu_addr[7:4]==xxxx
FZdu_addr[11:8]==xxxx
FZdu_addr[15:12]==xxxx
FZdu_addr[19:16]==xxxx
FZdu_addr[23:20]==xxxx
FZdu_addr[27:24]==xxxx
FZdu_addr[31:28]==xxxx
FZdu_dat_cpu[3:0]==xxxx
FZdu_dat_cpu[7:4]==xxxx
FZdu_dat_cpu[11:8]==xxxx
FZdu_dat_cpu[15:12]==xxxx
FZdu_dat_cpu[19:16]==xxxx
FZdu_dat_cpu[23:20]==xxxx
FZdu_dat_cpu[27:24]==xxxx
FZdu_dat_cpu[31:28]==xxxx
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==xxxx
FZdu_dmr1[7:4]==xxxx
FZdu_dmr1[11:8]==xxxx
FZdu_dmr1[15:12]==xxxx
FZdu_dmr1[19:16]==xxxx
FZdu_dmr1[23:20]==xxxx
FZdu_dmr1[24:24]==x
FZdu_dsr[3:0]==xxxx
FZdu_dsr[7:4]==xxxx
FZdu_dsr[11:8]==xxxx
FZdu_dsr[13:12]==xx
FZdu_except_stop[3:0]==xxxx
FZdu_except_stop[7:4]==x00x
FZdu_except_stop[11:8]==xxxx
FZdu_except_stop[13:12]==xx
FZdu_except_trig[3:0]==xxxx
FZdu_except_trig[7:4]==xx0x
FZdu_except_trig[11:8]==xxx0
FZdu_except_trig[13:12]==xx
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==xxxx
FZdu_lsu_store_dat[7:4]==xxxx
FZdu_lsu_store_dat[11:8]==xxxx
FZdu_lsu_store_dat[15:12]==xxxx
FZdu_lsu_store_dat[19:16]==xxxx
FZdu_lsu_store_dat[23:20]==xxxx
FZdu_lsu_store_dat[27:24]==xxxx
FZdu_lsu_store_dat[31:28]==xxxx
X du_read==x
X du_stall==x
X du_write==x
FZeear[3:0]==xxxx
FZeear[7:4]==xxxx
FZeear[11:8]==xxxx
FZeear[15:12]==xxxx
FZeear[19:16]==xxxx
FZeear[23:20]==xxxx
FZeear[27:24]==xxxx
FZeear[31:28]==xxxx
X eear_we==x
FZepcr[3:0]==xxxx
FZepcr[7:4]==xxxx
FZepcr[11:8]==xxxx
FZepcr[15:12]==xxxx
FZepcr[19:16]==xxxx
FZepcr[23:20]==xxxx
FZepcr[27:24]==xxxx
FZepcr[31:28]==xxxx
X epcr_we==x
FZesr[3:0]==xxxx
FZesr[7:4]==xxxx
FZesr[11:8]==xxxx
FZesr[15:12]==xxxx
FZesr[16:16]==x
X esr_we==x
FZex_branch_addrtarget[3:0]==xxxx
FZex_branch_addrtarget[7:4]==xxxx
FZex_branch_addrtarget[11:8]==xxxx
FZex_branch_addrtarget[15:12]==xxxx
FZex_branch_addrtarget[19:16]==xxxx
FZex_branch_addrtarget[23:20]==xxxx
FZex_branch_addrtarget[27:24]==xxxx
FZex_branch_addrtarget[29:28]==xx
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==x
X ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
X ex_macrc_op==x
FZex_pc[3:0]==xxxx
FZex_pc[7:4]==xxxx
FZex_pc[11:8]==xxxx
FZex_pc[15:12]==xxxx
FZex_pc[19:16]==xxxx
FZex_pc[23:20]==xxxx
FZex_pc[27:24]==xxxx
FZex_pc[31:28]==xxxx
FZex_simm[3:0]==xxxx
FZex_simm[7:4]==xxxx
FZex_simm[11:8]==xxxx
FZex_simm[15:12]==xxxx
FZex_simm[19:16]==xxxx
FZex_simm[23:20]==xxxx
FZex_simm[27:24]==xxxx
FZex_simm[31:28]==xxxx
X ex_spr_read==x
X ex_spr_write==x
X ex_void==x
X except_align==x
X except_dbuserr==x
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==x
X except_ibuserr==x
X except_illegal==x
X except_immufault==x
X except_itlbmiss==x
X except_start==x
X except_started==x
FZexcept_stop[3:0]==xxxx
FZexcept_stop[7:4]==x00x
FZexcept_stop[11:8]==xxxx
FZexcept_stop[13:12]==xx
FZexcept_trig[3:0]==xxxx
FZexcept_trig[7:4]==xx0x
FZexcept_trig[11:8]==xxx0
FZexcept_trig[13:12]==xx
FZexcept_type[3:0]==xxxx
X extend_flush==x
X flag==x
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==x
X flagforw_alu==0
Z flagforw_alu~~0
X flagforw_fpu==x
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==xxxx
FZfpcsr[7:4]==xxxx
FZfpcsr[11:8]==xxxx
X fpcsr_we==x
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==x
FZfpu_op[3:0]==xxxx
FZfpu_op[7:4]==xxxx
X genpc_freeze==x
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==x
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==xxxx
FZicpu_adr_i[7:4]==xxxx
FZicpu_adr_i[11:8]==xxxx
FZicpu_adr_i[15:12]==xxxx
FZicpu_adr_i[19:16]==xxxx
FZicpu_adr_i[23:20]==xxxx
FZicpu_adr_i[27:24]==xxxx
FZicpu_adr_i[31:28]==xxxx
FZicpu_adr_o[3:0]==xxxx
FZicpu_adr_o[7:4]==xxxx
FZicpu_adr_o[11:8]==xxxx
FZicpu_adr_o[15:12]==xxxx
FZicpu_adr_o[19:16]==xxxx
FZicpu_adr_o[23:20]==xxxx
FZicpu_adr_o[27:24]==xxxx
FZicpu_adr_o[31:28]==xxxx
X icpu_cycstb_o==x
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==x
X icpu_rty_i==x
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==xxxx
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==xxxx
FZid_branch_addrtarget[7:4]==xxxx
FZid_branch_addrtarget[11:8]==xxxx
FZid_branch_addrtarget[15:12]==xxxx
FZid_branch_addrtarget[19:16]==xxxx
FZid_branch_addrtarget[23:20]==xxxx
FZid_branch_addrtarget[27:24]==xxxx
FZid_branch_addrtarget[29:28]==xx
XFid_flushpipe==x
X id_freeze==x
FZid_insn[3:0]==xxxx
FZid_insn[7:4]==xxxx
FZid_insn[11:8]==xxxx
FZid_insn[15:12]==xxxx
FZid_insn[19:16]==xxxx
FZid_insn[23:20]==xxxx
FZid_insn[27:24]==xxxx
FZid_insn[31:28]==xxxx
FZid_lsu_op[3:0]==xxxx
FZid_mac_op[2:0]==xxx
X id_macrc_op==x
FZid_pc[3:0]==xxxx
FZid_pc[7:4]==xxxx
FZid_pc[11:8]==xxxx
FZid_pc[15:12]==xxxx
FZid_pc[19:16]==xxxx
FZid_pc[23:20]==xxxx
FZid_pc[27:24]==xxxx
FZid_pc[31:28]==xxxx
FZid_simm[3:0]==xxxx
FZid_simm[7:4]==xxxx
FZid_simm[11:8]==xxxx
FZid_simm[15:12]==xxxx
FZid_simm[19:16]==xxxx
FZid_simm[23:20]==xxxx
FZid_simm[27:24]==xxxx
FZid_simm[31:28]==xxxx
X id_void==x
X if_flushpipe==x
X if_freeze==x
FZif_insn[3:0]==xxxx
FZif_insn[7:4]==xxxx
FZif_insn[11:8]==xxxx
FZif_insn[15:12]==xxxx
FZif_insn[19:16]==xxxx
FZif_insn[23:20]==xxxx
FZif_insn[27:24]==xxxx
FZif_insn[31:28]==xxxx
FZif_pc[3:0]==xxxx
FZif_pc[7:4]==xxxx
FZif_pc[11:8]==xxxx
FZif_pc[15:12]==xxxx
FZif_pc[19:16]==xxxx
FZif_pc[23:20]==xxxx
FZif_pc[27:24]==xxxx
FZif_pc[31:28]==xxxx
X if_stall==x
X immu_en==x
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==x
X lsu_unstall==x
FZmac_op[2:0]==xxx
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==xxxx
FZmult_mac_result[7:4]==xxxx
FZmult_mac_result[11:8]==xxxx
FZmult_mac_result[15:12]==xxxx
FZmult_mac_result[19:16]==xxxx
FZmult_mac_result[23:20]==xxxx
FZmult_mac_result[27:24]==xxxx
FZmult_mac_result[31:28]==xxxx
X mult_mac_stall==x
FZmulticycle[2:0]==xxx
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==x
FZoperand_a[3:0]==xxxx
FZoperand_a[7:4]==xxxx
FZoperand_a[11:8]==xxxx
FZoperand_a[15:12]==xxxx
FZoperand_a[19:16]==xxxx
FZoperand_a[23:20]==xxxx
FZoperand_a[27:24]==xxxx
FZoperand_a[31:28]==xxxx
FZoperand_b[3:0]==xxxx
FZoperand_b[7:4]==xxxx
FZoperand_b[11:8]==xxxx
FZoperand_b[15:12]==xxxx
FZoperand_b[19:16]==xxxx
FZoperand_b[23:20]==xxxx
FZoperand_b[27:24]==xxxx
FZoperand_b[31:28]==xxxx
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==x
FZpre_branch_op[2:0]==xxx
FZrf_addra[3:0]==xxxx
FZrf_addra[4:4]==x
FZrf_addrb[3:0]==xxxx
FZrf_addrb[4:4]==x
FZrf_addrw[3:0]==xxxx
FZrf_addrw[4:4]==x
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==x
X rf_rdb==x
X rfe==x
FZrfwb_op[3:0]==xxxx
X rst==0
Z rst~~0
X saving_if_insn==x
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==xx
FZsel_b[1:0]==xx
X sig_fp==x
X sig_int==x
X sig_range==x
X sig_syscall==x
X sig_tick==0
Z sig_tick~~0
X sig_trap==x
FZspr_addr[3:0]==xxxx
FZspr_addr[7:4]==xxxx
FZspr_addr[11:8]==xxxx
FZspr_addr[15:12]==xxxx
FZspr_addr[19:16]==xxxx
FZspr_addr[23:20]==xxxx
FZspr_addr[27:24]==xxxx
FZspr_addr[31:28]==xxxx
FZspr_cs[3:0]==xxxx
FZspr_cs[7:4]==xxxx
FZspr_cs[11:8]==xxxx
FZspr_cs[15:12]==xxxx
FZspr_cs[19:16]==xxxx
FZspr_cs[23:20]==xxxx
FZspr_cs[27:24]==xxxx
FZspr_cs[31:28]==xxxx
FZspr_dat_cfgr[3:0]==0000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0000
FZspr_dat_cfgr[31:28]==0000
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==xxxx
FZspr_dat_cpu[7:4]==xxxx
FZspr_dat_cpu[11:8]==xxxx
FZspr_dat_cpu[15:12]==xxxx
FZspr_dat_cpu[19:16]==xxxx
FZspr_dat_cpu[23:20]==xxxx
FZspr_dat_cpu[27:24]==xxxx
FZspr_dat_cpu[31:28]==xxxx
FZspr_dat_dmmu[3:0]==00xx
FZspr_dat_dmmu[7:4]==xx00
FZspr_dat_dmmu[11:8]==00xx
FZspr_dat_dmmu[15:12]==xxx0
FZspr_dat_dmmu[19:16]==xxxx
FZspr_dat_dmmu[23:20]==xxxx
FZspr_dat_dmmu[27:24]==xxxx
FZspr_dat_dmmu[31:28]==xxxx
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==xxxx
FZspr_dat_immu[7:4]==xxxx
FZspr_dat_immu[11:8]==xxxx
FZspr_dat_immu[15:12]==xxxx
FZspr_dat_immu[19:16]==xxxx
FZspr_dat_immu[23:20]==xxxx
FZspr_dat_immu[27:24]==xxxx
FZspr_dat_immu[31:28]==xxxx
FZspr_dat_mac[3:0]==xxxx
FZspr_dat_mac[7:4]==xxxx
FZspr_dat_mac[11:8]==xxxx
FZspr_dat_mac[15:12]==xxxx
FZspr_dat_mac[19:16]==xxxx
FZspr_dat_mac[23:20]==xxxx
FZspr_dat_mac[27:24]==xxxx
FZspr_dat_mac[31:28]==xxxx
FZspr_dat_npc[3:0]==xxxx
FZspr_dat_npc[7:4]==xxxx
FZspr_dat_npc[11:8]==xxxx
FZspr_dat_npc[15:12]==xxxx
FZspr_dat_npc[19:16]==xxxx
FZspr_dat_npc[23:20]==xxxx
FZspr_dat_npc[27:24]==xxxx
FZspr_dat_npc[31:28]==xxxx
FZspr_dat_pic[3:0]==xxxx
FZspr_dat_pic[7:4]==xxxx
FZspr_dat_pic[11:8]==xxxx
FZspr_dat_pic[15:12]==xxxx
FZspr_dat_pic[19:16]==xxxx
FZspr_dat_pic[23:20]==xxx0
FZspr_dat_pic[27:24]==xxxx
FZspr_dat_pic[31:28]==xxxx
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==xxxx
FZspr_dat_ppc[7:4]==xxxx
FZspr_dat_ppc[11:8]==xxxx
FZspr_dat_ppc[15:12]==xxxx
FZspr_dat_ppc[19:16]==xxxx
FZspr_dat_ppc[23:20]==xxxx
FZspr_dat_ppc[27:24]==xxxx
FZspr_dat_ppc[31:28]==xxxx
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==xxxx
FZspr_dat_tt[7:4]==xxxx
FZspr_dat_tt[11:8]==xxxx
FZspr_dat_tt[15:12]==xxxx
FZspr_dat_tt[19:16]==xxxx
FZspr_dat_tt[23:20]==xxxx
FZspr_dat_tt[27:24]==xxxx
FZspr_dat_tt[31:28]==xxxx
X spr_we==x
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==xxxx
FZsr[7:4]==xxxx
FZsr[11:8]==xxxx
FZsr[15:12]==xxxx
FZsr[16:16]==x
X sr_we==x
X supv==x
FZto_sr[3:0]==xxxx
FZto_sr[7:4]==xxxx
FZto_sr[11:8]==xxxx
FZto_sr[15:12]==xxxx
FZto_sr[16:16]==x
FZwait_on[1:0]==xx
X wb_flushpipe==x
FZwb_forw[3:0]==xxxx
FZwb_forw[7:4]==xxxx
FZwb_forw[11:8]==xxxx
FZwb_forw[15:12]==xxxx
FZwb_forw[19:16]==xxxx
FZwb_forw[23:20]==xxxx
FZwb_forw[27:24]==xxxx
FZwb_forw[31:28]==xxxx
X wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
FZwb_pc[3:0]==xxxx
FZwb_pc[7:4]==xxxx
FZwb_pc[11:8]==xxxx
FZwb_pc[15:12]==xxxx
FZwb_pc[19:16]==xxxx
FZwb_pc[23:20]==xxxx
FZwb_pc[27:24]==xxxx
FZwb_pc[31:28]==xxxx
X wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
X abort_mvspr==0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
FZalu_op2[3:0]==0000
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
X carry==0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
X dcpu_cycstb_o==0
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
X dcpu_err_i==0
X dcpu_rty_i==1
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
FZdcpu_tag_o[3:0]==0000
X dcpu_we_o==0
X dmmu_en==0
X dsx==0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
X du_read==0
X du_stall==0
X du_write==0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
X eear_we==0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
X epcr_we==0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
X esr_we==0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
X ex_freeze==1
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
X ex_macrc_op==0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
X ex_spr_read==0
X ex_spr_write==0
X ex_void==1
X except_align==0
X except_dbuserr==0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
X except_ibuserr==0
X except_illegal==0
X except_immufault==0
X except_itlbmiss==0
X except_start==0
X except_started==0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
FZexcept_type[3:0]==0000
X extend_flush==0
X flag==0
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==0
X flagforw_alu==1
Z flagforw_alu~~1
X flagforw_fpu==0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
X fpcsr_we==0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
X genpc_freeze==0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
X icpu_cycstb_o==1
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==0
X icpu_rty_i==1
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
XFid_flushpipe==0
X id_freeze==1
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
FZid_lsu_op[3:0]==0000
FZid_mac_op[2:0]==000
X id_macrc_op==0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
X id_void==1
X if_flushpipe==0
X if_freeze==1
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
X if_stall==1
X immu_en==0
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==0
X lsu_unstall==0
FZmac_op[2:0]==000
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
X mult_mac_stall==0
FZmulticycle[2:0]==000
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
FZpre_branch_op[2:0]==000
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
X rf_rdb==0
X rfe==0
FZrfwb_op[3:0]==0000
X rst==1
Z rst~~1
X saving_if_insn==0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
FZsel_b[1:0]==00
X sig_fp==0
X sig_int==0
X sig_range==0
X sig_syscall==0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~301989896
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
X spr_we==0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
X sr_we==x
X supv==1
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
FZwait_on[1:0]==00
X wb_flushpipe==0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
X wb_freeze==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
X wbforw_valid==0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==id_pc
TFeear==id_simm
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==id_pc
TFepcr==id_simm
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFid_pc==id_simm
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_dat_rf
T du_dat_du==du_lsu_load_dat
T du_dat_du==fpu_dataout
T du_dat_du==icpu_dat_i
T du_dat_du==lsu_dataout
T du_dat_du==muxed_a
T du_dat_du==muxed_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_dat_rf
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_dat_rf
T fpu_dataout==icpu_dat_i
T fpu_dataout==lsu_dataout
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_dat_rf
T icpu_dat_i==lsu_dataout
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_dat_rf
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_dat_rf
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~0
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==xxxx
FZdcpu_dat_i[7:4]==xxxx
FZdcpu_dat_i[11:8]==xxxx
FZdcpu_dat_i[15:12]==xxxx
FZdcpu_dat_i[19:16]==xxxx
FZdcpu_dat_i[23:20]==xxxx
FZdcpu_dat_i[27:24]==xxxx
FZdcpu_dat_i[31:28]==xxxx
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==xxxx
FZdu_dat_du[7:4]==xxxx
FZdu_dat_du[11:8]==xxxx
FZdu_dat_du[15:12]==xxxx
FZdu_dat_du[19:16]==xxxx
FZdu_dat_du[23:20]==xxxx
FZdu_dat_du[27:24]==xxxx
FZdu_dat_du[31:28]==xxxx
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==xxxx
FZdu_lsu_load_dat[7:4]==xxxx
FZdu_lsu_load_dat[11:8]==xxxx
FZdu_lsu_load_dat[15:12]==xxxx
FZdu_lsu_load_dat[19:16]==xxxx
FZdu_lsu_load_dat[23:20]==xxxx
FZdu_lsu_load_dat[27:24]==xxxx
FZdu_lsu_load_dat[31:28]==xxxx
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==x
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==x
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==xxxx
FZicpu_dat_i[7:4]==xxxx
FZicpu_dat_i[11:8]==xxxx
FZicpu_dat_i[15:12]==xxxx
FZicpu_dat_i[19:16]==xxxx
FZicpu_dat_i[23:20]==xxxx
FZicpu_dat_i[27:24]==xxxx
FZicpu_dat_i[31:28]==xxxx
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==xxxx
FZlsu_dataout[7:4]==xxxx
FZlsu_dataout[11:8]==xxxx
FZlsu_dataout[15:12]==xxxx
FZlsu_dataout[19:16]==xxxx
FZlsu_dataout[23:20]==xxxx
FZlsu_dataout[27:24]==xxxx
FZlsu_dataout[31:28]==xxxx
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==1
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==x
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==id_pc
TFeear==id_simm
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==id_pc
TFepcr==id_simm
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFid_pc==id_simm
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_dat_rf
T du_dat_du==du_lsu_load_dat
T du_dat_du==fpu_dataout
T du_dat_du==icpu_dat_i
T du_dat_du==lsu_dataout
T du_dat_du==muxed_a
T du_dat_du==muxed_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_dat_rf
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_dat_rf
T fpu_dataout==icpu_dat_i
T fpu_dataout==lsu_dataout
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_dat_rf
T icpu_dat_i==lsu_dataout
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_dat_rf
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_dat_rf
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~-1
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_dat_rf
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_dat_rf
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_dat_rf
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_dat_rf
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_dat_rf
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_dat_rf
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==0xxx
X fpu_done==x
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==0xxx
X fpu_done==x
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==0xxx
X fpu_done==x
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxxx
FZfpu_dataout[31:28]==0xxx
X fpu_done==x
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==x
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==0
Z clk~~-1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
X abort_ex==0
Z abort_ex~~0
X abort_mvspr==0
Z abort_mvspr~~0
FZalu_dataout[3:0]==0000
FZalu_dataout[7:4]==0000
FZalu_dataout[11:8]==0000
FZalu_dataout[15:12]==0000
FZalu_dataout[19:16]==0000
FZalu_dataout[23:20]==0000
FZalu_dataout[27:24]==0000
FZalu_dataout[31:28]==0000
Z alu_dataout~~0
FZalu_op[3:0]==0100
FZalu_op[4:4]==0
Z alu_op~~0
FZalu_op2[3:0]==0000
Z alu_op2~~0
X boot_adr_sel_i==0
Z boot_adr_sel_i~~0
FZbranch_op[2:0]==000
Z branch_op~~0
X carry==0
Z carry~~0
X clk==1
Z clk~~1
FZcomp_op[3:0]==0000
Z comp_op~~0
FZcust5_limm[3:0]==0000
FZcust5_limm[5:4]==00
Z cust5_limm~~0
FZcust5_op[3:0]==0000
FZcust5_op[4:4]==0
Z cust5_op~~0
X cy_we_alu==0
Z cy_we_alu~~0
X cy_we_rf==0
Z cy_we_rf~~0
X cyforw==0
Z cyforw~~0
X dc_en==0
Z dc_en~~0
X dc_no_writethrough==0
Z dc_no_writethrough~~0
X dcpu_ack_i==0
Z dcpu_ack_i~~0
FZdcpu_adr_o[3:0]==0000
FZdcpu_adr_o[7:4]==0000
FZdcpu_adr_o[11:8]==0000
FZdcpu_adr_o[15:12]==0000
FZdcpu_adr_o[19:16]==0000
FZdcpu_adr_o[23:20]==0000
FZdcpu_adr_o[27:24]==0000
FZdcpu_adr_o[31:28]==0000
Z dcpu_adr_o~~0
X dcpu_cycstb_o==0
Z dcpu_cycstb_o~~0
FZdcpu_dat_i[3:0]==0000
FZdcpu_dat_i[7:4]==0000
FZdcpu_dat_i[11:8]==0000
FZdcpu_dat_i[15:12]==0000
FZdcpu_dat_i[19:16]==0000
FZdcpu_dat_i[23:20]==0000
FZdcpu_dat_i[27:24]==0000
FZdcpu_dat_i[31:28]==0000
Z dcpu_dat_i~~0
FZdcpu_dat_o[3:0]==0000
FZdcpu_dat_o[7:4]==0000
FZdcpu_dat_o[11:8]==0000
FZdcpu_dat_o[15:12]==0000
FZdcpu_dat_o[19:16]==0000
FZdcpu_dat_o[23:20]==0000
FZdcpu_dat_o[27:24]==0000
FZdcpu_dat_o[31:28]==0000
Z dcpu_dat_o~~0
X dcpu_err_i==0
Z dcpu_err_i~~0
X dcpu_rty_i==1
Z dcpu_rty_i~~0
FZdcpu_sel_o[3:0]==0000
Z dcpu_sel_o~~0
FZdcpu_tag_i[3:0]==0000
Z dcpu_tag_i~~0
FZdcpu_tag_o[3:0]==0000
Z dcpu_tag_o~~0
X dcpu_we_o==0
Z dcpu_we_o~~0
X dmmu_en==0
Z dmmu_en~~0
X dsx==0
Z dsx~~0
FZdu_addr[3:0]==0000
FZdu_addr[7:4]==0000
FZdu_addr[11:8]==0000
FZdu_addr[15:12]==0000
FZdu_addr[19:16]==0000
FZdu_addr[23:20]==0000
FZdu_addr[27:24]==0000
FZdu_addr[31:28]==0000
Z du_addr~~0
FZdu_dat_cpu[3:0]==0000
FZdu_dat_cpu[7:4]==0000
FZdu_dat_cpu[11:8]==0000
FZdu_dat_cpu[15:12]==0000
FZdu_dat_cpu[19:16]==0000
FZdu_dat_cpu[23:20]==0000
FZdu_dat_cpu[27:24]==0000
FZdu_dat_cpu[31:28]==0000
Z du_dat_cpu~~0
FZdu_dat_du[3:0]==0000
FZdu_dat_du[7:4]==0000
FZdu_dat_du[11:8]==0000
FZdu_dat_du[15:12]==0000
FZdu_dat_du[19:16]==0000
FZdu_dat_du[23:20]==0000
FZdu_dat_du[27:24]==0000
FZdu_dat_du[31:28]==0000
Z du_dat_du~~0
FZdu_dmr1[3:0]==0000
FZdu_dmr1[7:4]==0000
FZdu_dmr1[11:8]==0000
FZdu_dmr1[15:12]==0000
FZdu_dmr1[19:16]==0000
FZdu_dmr1[23:20]==0000
FZdu_dmr1[24:24]==0
Z du_dmr1~~0
FZdu_dsr[3:0]==0000
FZdu_dsr[7:4]==0000
FZdu_dsr[11:8]==0000
FZdu_dsr[13:12]==00
Z du_dsr~~0
FZdu_except_stop[3:0]==0000
FZdu_except_stop[7:4]==0000
FZdu_except_stop[11:8]==0000
FZdu_except_stop[13:12]==00
Z du_except_stop~~0
FZdu_except_trig[3:0]==0000
FZdu_except_trig[7:4]==0000
FZdu_except_trig[11:8]==0000
FZdu_except_trig[13:12]==00
Z du_except_trig~~0
X du_hwbkpt==0
Z du_hwbkpt~~0
X du_hwbkpt_ls_r==0
Z du_hwbkpt_ls_r~~0
FZdu_lsu_load_dat[3:0]==0000
FZdu_lsu_load_dat[7:4]==0000
FZdu_lsu_load_dat[11:8]==0000
FZdu_lsu_load_dat[15:12]==0000
FZdu_lsu_load_dat[19:16]==0000
FZdu_lsu_load_dat[23:20]==0000
FZdu_lsu_load_dat[27:24]==0000
FZdu_lsu_load_dat[31:28]==0000
Z du_lsu_load_dat~~0
FZdu_lsu_store_dat[3:0]==0000
FZdu_lsu_store_dat[7:4]==0000
FZdu_lsu_store_dat[11:8]==0000
FZdu_lsu_store_dat[15:12]==0000
FZdu_lsu_store_dat[19:16]==0000
FZdu_lsu_store_dat[23:20]==0000
FZdu_lsu_store_dat[27:24]==0000
FZdu_lsu_store_dat[31:28]==0000
Z du_lsu_store_dat~~0
X du_read==0
Z du_read~~0
X du_stall==0
Z du_stall~~0
X du_write==0
Z du_write~~0
FZeear[3:0]==0000
FZeear[7:4]==0000
FZeear[11:8]==0000
FZeear[15:12]==0000
FZeear[19:16]==0000
FZeear[23:20]==0000
FZeear[27:24]==0000
FZeear[31:28]==0000
Z eear~~0
X eear_we==0
Z eear_we~~0
FZepcr[3:0]==0000
FZepcr[7:4]==0000
FZepcr[11:8]==0000
FZepcr[15:12]==0000
FZepcr[19:16]==0000
FZepcr[23:20]==0000
FZepcr[27:24]==0000
FZepcr[31:28]==0000
Z epcr~~0
X epcr_we==0
Z epcr_we~~0
FZesr[3:0]==0001
FZesr[7:4]==0000
FZesr[11:8]==0000
FZesr[15:12]==1000
FZesr[16:16]==0
Z esr~~0
X esr_we==0
Z esr_we~~0
FZex_branch_addrtarget[3:0]==0000
FZex_branch_addrtarget[7:4]==0000
FZex_branch_addrtarget[11:8]==0000
FZex_branch_addrtarget[15:12]==0000
FZex_branch_addrtarget[19:16]==0000
FZex_branch_addrtarget[23:20]==0000
FZex_branch_addrtarget[27:24]==0000
FZex_branch_addrtarget[29:28]==00
Z ex_branch_addrtarget~~0
X ex_branch_taken==0
Z ex_branch_taken~~0
X ex_flushpipe==0
Z ex_flushpipe~~0
X ex_freeze==1
Z ex_freeze~~0
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
Z ex_insn~~0
X ex_macrc_op==0
Z ex_macrc_op~~0
FZex_pc[3:0]==0000
FZex_pc[7:4]==0000
FZex_pc[11:8]==0000
FZex_pc[15:12]==0000
FZex_pc[19:16]==0000
FZex_pc[23:20]==0000
FZex_pc[27:24]==0000
FZex_pc[31:28]==0000
Z ex_pc~~0
FZex_simm[3:0]==0000
FZex_simm[7:4]==0000
FZex_simm[11:8]==0000
FZex_simm[15:12]==0000
FZex_simm[19:16]==0000
FZex_simm[23:20]==0000
FZex_simm[27:24]==0000
FZex_simm[31:28]==0000
Z ex_simm~~0
X ex_spr_read==0
Z ex_spr_read~~0
X ex_spr_write==0
Z ex_spr_write~~0
X ex_void==1
Z ex_void~~0
X except_align==0
Z except_align~~0
X except_dbuserr==0
Z except_dbuserr~~0
X except_dmmufault==0
Z except_dmmufault~~0
X except_dtlbmiss==0
Z except_dtlbmiss~~0
X except_flushpipe==0
Z except_flushpipe~~0
X except_ibuserr==0
Z except_ibuserr~~0
X except_illegal==0
Z except_illegal~~0
X except_immufault==0
Z except_immufault~~0
X except_itlbmiss==0
Z except_itlbmiss~~0
X except_start==0
Z except_start~~0
X except_started==0
Z except_started~~0
FZexcept_stop[3:0]==0000
FZexcept_stop[7:4]==0000
FZexcept_stop[11:8]==0000
FZexcept_stop[13:12]==00
Z except_stop~~0
FZexcept_trig[3:0]==0000
FZexcept_trig[7:4]==0000
FZexcept_trig[11:8]==0000
FZexcept_trig[13:12]==00
Z except_trig~~0
FZexcept_type[3:0]==0000
Z except_type~~0
X extend_flush==0
Z extend_flush~~0
X flag==0
Z flag~~0
X flag_we==0
Z flag_we~~0
X flag_we_alu==0
Z flag_we_alu~~0
X flag_we_fpu==0
Z flag_we_fpu~~0
X flagforw==0
Z flagforw~~0
X flagforw_alu==1
Z flagforw_alu~~0
X flagforw_fpu==0
Z flagforw_fpu~~0
X force_dslot_fetch==0
Z force_dslot_fetch~~0
FZfpcsr[3:0]==0000
FZfpcsr[7:4]==0000
FZfpcsr[11:8]==0000
Z fpcsr~~0
X fpcsr_we==0
Z fpcsr_we~~0
FZfpu_dataout[3:0]==xxxx
FZfpu_dataout[7:4]==xxxx
FZfpu_dataout[11:8]==xxxx
FZfpu_dataout[15:12]==xxxx
FZfpu_dataout[19:16]==xxxx
FZfpu_dataout[23:20]==xxxx
FZfpu_dataout[27:24]==xxx0
FZfpu_dataout[31:28]==xxxx
X fpu_done==0
Z fpu_done~~0
X fpu_except_started==0
Z fpu_except_started~~0
FZfpu_op[3:0]==0000
FZfpu_op[7:4]==0000
Z fpu_op~~0
X genpc_freeze==0
Z genpc_freeze~~0
X genpc_refetch==0
Z genpc_refetch~~0
X ic_en==0
Z ic_en~~0
X icpu_ack_i==0
Z icpu_ack_i~~0
FZicpu_adr_i[3:0]==0000
FZicpu_adr_i[7:4]==0000
FZicpu_adr_i[11:8]==0001
FZicpu_adr_i[15:12]==0000
FZicpu_adr_i[19:16]==0000
FZicpu_adr_i[23:20]==0000
FZicpu_adr_i[27:24]==0000
FZicpu_adr_i[31:28]==0000
Z icpu_adr_i~~0
FZicpu_adr_o[3:0]==0000
FZicpu_adr_o[7:4]==0000
FZicpu_adr_o[11:8]==0001
FZicpu_adr_o[15:12]==0000
FZicpu_adr_o[19:16]==0000
FZicpu_adr_o[23:20]==0000
FZicpu_adr_o[27:24]==0000
FZicpu_adr_o[31:28]==0000
Z icpu_adr_o~~0
X icpu_cycstb_o==1
Z icpu_cycstb_o~~0
FZicpu_dat_i[3:0]==0000
FZicpu_dat_i[7:4]==0000
FZicpu_dat_i[11:8]==0000
FZicpu_dat_i[15:12]==0000
FZicpu_dat_i[19:16]==0000
FZicpu_dat_i[23:20]==0000
FZicpu_dat_i[27:24]==0000
FZicpu_dat_i[31:28]==0000
Z icpu_dat_i~~0
X icpu_err_i==0
Z icpu_err_i~~0
X icpu_rty_i==1
Z icpu_rty_i~~0
FZicpu_sel_o[3:0]==1111
Z icpu_sel_o~~0
FZicpu_tag_i[3:0]==0001
Z icpu_tag_i~~0
FZicpu_tag_o[3:0]==0001
Z icpu_tag_o~~0
FZid_branch_addrtarget[3:0]==0000
FZid_branch_addrtarget[7:4]==0000
FZid_branch_addrtarget[11:8]==0000
FZid_branch_addrtarget[15:12]==0000
FZid_branch_addrtarget[19:16]==0001
FZid_branch_addrtarget[23:20]==0100
FZid_branch_addrtarget[27:24]==0000
FZid_branch_addrtarget[29:28]==00
Z id_branch_addrtarget~~0
XFid_flushpipe==0
Z id_flushpipe~~0
X id_freeze==1
Z id_freeze~~0
FZid_insn[3:0]==0000
FZid_insn[7:4]==0000
FZid_insn[11:8]==0000
FZid_insn[15:12]==0000
FZid_insn[19:16]==0001
FZid_insn[23:20]==0100
FZid_insn[27:24]==0100
FZid_insn[31:28]==0001
ZFid_insn~~0
FZid_lsu_op[3:0]==0000
Z id_lsu_op~~0
FZid_mac_op[2:0]==000
Z id_mac_op~~0
X id_macrc_op==0
Z id_macrc_op~~0
FZid_pc[3:0]==0000
FZid_pc[7:4]==0000
FZid_pc[11:8]==0000
FZid_pc[15:12]==0000
FZid_pc[19:16]==0000
FZid_pc[23:20]==0000
FZid_pc[27:24]==0000
FZid_pc[31:28]==0000
Z id_pc~~0
FZid_simm[3:0]==0000
FZid_simm[7:4]==0000
FZid_simm[11:8]==0000
FZid_simm[15:12]==0000
FZid_simm[19:16]==0000
FZid_simm[23:20]==0000
FZid_simm[27:24]==0000
FZid_simm[31:28]==0000
Z id_simm~~0
X id_void==1
Z id_void~~0
X if_flushpipe==0
Z if_flushpipe~~0
X if_freeze==1
Z if_freeze~~0
FZif_insn[3:0]==0000
FZif_insn[7:4]==0000
FZif_insn[11:8]==0000
FZif_insn[15:12]==0000
FZif_insn[19:16]==0001
FZif_insn[23:20]==0110
FZif_insn[27:24]==0100
FZif_insn[31:28]==0001
Z if_insn~~0
FZif_pc[3:0]==0000
FZif_pc[7:4]==0000
FZif_pc[11:8]==0001
FZif_pc[15:12]==0000
FZif_pc[19:16]==0000
FZif_pc[23:20]==0000
FZif_pc[27:24]==0000
FZif_pc[31:28]==0000
Z if_pc~~0
X if_stall==1
Z if_stall~~0
X immu_en==0
Z immu_en~~0
FZlsu_dataout[3:0]==0000
FZlsu_dataout[7:4]==0000
FZlsu_dataout[11:8]==0000
FZlsu_dataout[15:12]==0000
FZlsu_dataout[19:16]==0000
FZlsu_dataout[23:20]==0000
FZlsu_dataout[27:24]==0000
FZlsu_dataout[31:28]==0000
Z lsu_dataout~~0
X lsu_stall==0
Z lsu_stall~~0
X lsu_unstall==0
Z lsu_unstall~~0
FZmac_op[2:0]==000
Z mac_op~~0
X mtspr_dc_done==1
Z mtspr_dc_done~~0
X mtspr_done==1
Z mtspr_done~~0
FZmult_mac_result[3:0]==0000
FZmult_mac_result[7:4]==0000
FZmult_mac_result[11:8]==0000
FZmult_mac_result[15:12]==0000
FZmult_mac_result[19:16]==0000
FZmult_mac_result[23:20]==0000
FZmult_mac_result[27:24]==0000
FZmult_mac_result[31:28]==0000
Z mult_mac_result~~0
X mult_mac_stall==0
Z mult_mac_stall~~0
FZmulticycle[2:0]==000
Z multicycle~~0
FZmuxed_a[3:0]==xxxx
FZmuxed_a[7:4]==xxxx
FZmuxed_a[11:8]==xxxx
FZmuxed_a[15:12]==xxxx
FZmuxed_a[19:16]==xxxx
FZmuxed_a[23:20]==xxxx
FZmuxed_a[27:24]==xxxx
FZmuxed_a[31:28]==xxxx
FZmuxed_b[3:0]==xxxx
FZmuxed_b[7:4]==xxxx
FZmuxed_b[11:8]==xxxx
FZmuxed_b[15:12]==xxxx
FZmuxed_b[19:16]==xxxx
FZmuxed_b[23:20]==xxxx
FZmuxed_b[27:24]==xxxx
FZmuxed_b[31:28]==xxxx
X no_more_dslot==0
Z no_more_dslot~~0
FZoperand_a[3:0]==0000
FZoperand_a[7:4]==0000
FZoperand_a[11:8]==0000
FZoperand_a[15:12]==0000
FZoperand_a[19:16]==0000
FZoperand_a[23:20]==0000
FZoperand_a[27:24]==0000
FZoperand_a[31:28]==0000
Z operand_a~~0
FZoperand_b[3:0]==0000
FZoperand_b[7:4]==0000
FZoperand_b[11:8]==0000
FZoperand_b[15:12]==0000
FZoperand_b[19:16]==0000
FZoperand_b[23:20]==0000
FZoperand_b[27:24]==0000
FZoperand_b[31:28]==0000
Z operand_b~~0
X ov_we_alu==0
Z ov_we_alu~~0
X ov_we_mult_mac==0
Z ov_we_mult_mac~~0
X ovforw==0
Z ovforw~~0
X ovforw_mult_mac==0
Z ovforw_mult_mac~~0
X pc_we==0
Z pc_we~~0
FZpre_branch_op[2:0]==000
Z pre_branch_op~~0
FZrf_addra[3:0]==0001
FZrf_addra[4:4]==0
Z rf_addra~~0
FZrf_addrb[3:0]==0000
FZrf_addrb[4:4]==0
Z rf_addrb~~0
FZrf_addrw[3:0]==0000
FZrf_addrw[4:4]==0
Z rf_addrw~~0
FZrf_dataa[3:0]==xxxx
FZrf_dataa[7:4]==xxxx
FZrf_dataa[11:8]==xxxx
FZrf_dataa[15:12]==xxxx
FZrf_dataa[19:16]==xxxx
FZrf_dataa[23:20]==xxxx
FZrf_dataa[27:24]==xxxx
FZrf_dataa[31:28]==xxxx
FZrf_datab[3:0]==xxxx
FZrf_datab[7:4]==xxxx
FZrf_datab[11:8]==xxxx
FZrf_datab[15:12]==xxxx
FZrf_datab[19:16]==xxxx
FZrf_datab[23:20]==xxxx
FZrf_datab[27:24]==xxxx
FZrf_datab[31:28]==xxxx
FZrf_dataw[3:0]==0000
FZrf_dataw[7:4]==0000
FZrf_dataw[11:8]==0000
FZrf_dataw[15:12]==0000
FZrf_dataw[19:16]==0000
FZrf_dataw[23:20]==0000
FZrf_dataw[27:24]==0000
FZrf_dataw[31:28]==0000
Z rf_dataw~~0
X rf_rda==0
Z rf_rda~~0
X rf_rdb==0
Z rf_rdb~~0
X rfe==0
Z rfe~~0
FZrfwb_op[3:0]==0000
Z rfwb_op~~0
X rst==0
Z rst~~0
X saving_if_insn==0
Z saving_if_insn~~0
X sb_en==0
Z sb_en~~0
FZsel_a[1:0]==00
Z sel_a~~0
FZsel_b[1:0]==00
Z sel_b~~0
X sig_fp==0
Z sig_fp~~0
X sig_int==0
Z sig_int~~0
X sig_range==0
Z sig_range~~0
X sig_syscall==0
Z sig_syscall~~0
X sig_tick==0
Z sig_tick~~0
X sig_trap==0
Z sig_trap~~0
FZspr_addr[3:0]==0000
FZspr_addr[7:4]==0000
FZspr_addr[11:8]==0000
FZspr_addr[15:12]==0000
FZspr_addr[19:16]==0000
FZspr_addr[23:20]==0000
FZspr_addr[27:24]==0000
FZspr_addr[31:28]==0000
Z spr_addr~~0
FZspr_cs[3:0]==0000
FZspr_cs[7:4]==0000
FZspr_cs[11:8]==0000
FZspr_cs[15:12]==0000
FZspr_cs[19:16]==0000
FZspr_cs[23:20]==0000
FZspr_cs[27:24]==0000
FZspr_cs[31:28]==0000
Z spr_cs~~0
FZspr_dat_cfgr[3:0]==1000
FZspr_dat_cfgr[7:4]==0000
FZspr_dat_cfgr[11:8]==0000
FZspr_dat_cfgr[15:12]==0000
FZspr_dat_cfgr[19:16]==0000
FZspr_dat_cfgr[23:20]==0000
FZspr_dat_cfgr[27:24]==0010
FZspr_dat_cfgr[31:28]==0001
Z spr_dat_cfgr~~0
FZspr_dat_cpu[3:0]==0000
FZspr_dat_cpu[7:4]==0000
FZspr_dat_cpu[11:8]==0000
FZspr_dat_cpu[15:12]==0000
FZspr_dat_cpu[19:16]==0000
FZspr_dat_cpu[23:20]==0000
FZspr_dat_cpu[27:24]==0000
FZspr_dat_cpu[31:28]==0000
Z spr_dat_cpu~~0
FZspr_dat_dmmu[3:0]==0000
FZspr_dat_dmmu[7:4]==0000
FZspr_dat_dmmu[11:8]==0000
FZspr_dat_dmmu[15:12]==0000
FZspr_dat_dmmu[19:16]==0000
FZspr_dat_dmmu[23:20]==0000
FZspr_dat_dmmu[27:24]==0000
FZspr_dat_dmmu[31:28]==0000
Z spr_dat_dmmu~~0
FZspr_dat_du[3:0]==0000
FZspr_dat_du[7:4]==0000
FZspr_dat_du[11:8]==0000
FZspr_dat_du[15:12]==0000
FZspr_dat_du[19:16]==0000
FZspr_dat_du[23:20]==0000
FZspr_dat_du[27:24]==0000
FZspr_dat_du[31:28]==0000
Z spr_dat_du~~0
FZspr_dat_fpu[3:0]==0000
FZspr_dat_fpu[7:4]==0000
FZspr_dat_fpu[11:8]==0000
FZspr_dat_fpu[15:12]==0000
FZspr_dat_fpu[19:16]==0000
FZspr_dat_fpu[23:20]==0000
FZspr_dat_fpu[27:24]==0000
FZspr_dat_fpu[31:28]==0000
Z spr_dat_fpu~~0
FZspr_dat_immu[3:0]==0000
FZspr_dat_immu[7:4]==0000
FZspr_dat_immu[11:8]==0000
FZspr_dat_immu[15:12]==0000
FZspr_dat_immu[19:16]==0000
FZspr_dat_immu[23:20]==0000
FZspr_dat_immu[27:24]==0000
FZspr_dat_immu[31:28]==0000
Z spr_dat_immu~~0
FZspr_dat_mac[3:0]==0000
FZspr_dat_mac[7:4]==0000
FZspr_dat_mac[11:8]==0000
FZspr_dat_mac[15:12]==0000
FZspr_dat_mac[19:16]==0000
FZspr_dat_mac[23:20]==0000
FZspr_dat_mac[27:24]==0000
FZspr_dat_mac[31:28]==0000
Z spr_dat_mac~~0
FZspr_dat_npc[3:0]==0000
FZspr_dat_npc[7:4]==0000
FZspr_dat_npc[11:8]==0000
FZspr_dat_npc[15:12]==0000
FZspr_dat_npc[19:16]==0000
FZspr_dat_npc[23:20]==0000
FZspr_dat_npc[27:24]==0000
FZspr_dat_npc[31:28]==0000
Z spr_dat_npc~~0
FZspr_dat_pic[3:0]==0011
FZspr_dat_pic[7:4]==0000
FZspr_dat_pic[11:8]==0000
FZspr_dat_pic[15:12]==0000
FZspr_dat_pic[19:16]==1000
FZspr_dat_pic[23:20]==0000
FZspr_dat_pic[27:24]==0000
FZspr_dat_pic[31:28]==0000
Z spr_dat_pic~~0
FZspr_dat_pm[3:0]==0000
FZspr_dat_pm[7:4]==0000
FZspr_dat_pm[11:8]==0000
FZspr_dat_pm[15:12]==0000
FZspr_dat_pm[19:16]==0000
FZspr_dat_pm[23:20]==0000
FZspr_dat_pm[27:24]==0000
FZspr_dat_pm[31:28]==0000
Z spr_dat_pm~~0
FZspr_dat_ppc[3:0]==0000
FZspr_dat_ppc[7:4]==0000
FZspr_dat_ppc[11:8]==0000
FZspr_dat_ppc[15:12]==0000
FZspr_dat_ppc[19:16]==0000
FZspr_dat_ppc[23:20]==0000
FZspr_dat_ppc[27:24]==0000
FZspr_dat_ppc[31:28]==0000
Z spr_dat_ppc~~0
FZspr_dat_rf[3:0]==xxxx
FZspr_dat_rf[7:4]==xxxx
FZspr_dat_rf[11:8]==xxxx
FZspr_dat_rf[15:12]==xxxx
FZspr_dat_rf[19:16]==xxxx
FZspr_dat_rf[23:20]==xxxx
FZspr_dat_rf[27:24]==xxxx
FZspr_dat_rf[31:28]==xxxx
FZspr_dat_tt[3:0]==0000
FZspr_dat_tt[7:4]==0000
FZspr_dat_tt[11:8]==0000
FZspr_dat_tt[15:12]==0000
FZspr_dat_tt[19:16]==0000
FZspr_dat_tt[23:20]==0000
FZspr_dat_tt[27:24]==0000
FZspr_dat_tt[31:28]==0000
Z spr_dat_tt~~0
X spr_we==0
Z spr_we~~0
FZsprs_dataout[3:0]==0000
FZsprs_dataout[7:4]==0000
FZsprs_dataout[11:8]==0000
FZsprs_dataout[15:12]==0000
FZsprs_dataout[19:16]==0000
FZsprs_dataout[23:20]==0000
FZsprs_dataout[27:24]==0000
FZsprs_dataout[31:28]==0000
Z sprs_dataout~~0
FZsr[3:0]==0001
FZsr[7:4]==0000
FZsr[11:8]==0000
FZsr[15:12]==1000
FZsr[16:16]==0
Z sr~~0
X sr_we==0
Z sr_we~~0
X supv==1
Z supv~~0
FZto_sr[3:0]==0001
FZto_sr[7:4]==0000
FZto_sr[11:8]==0000
FZto_sr[15:12]==1000
FZto_sr[16:16]==0
Z to_sr~~0
FZwait_on[1:0]==00
Z wait_on~~0
X wb_flushpipe==0
Z wb_flushpipe~~0
FZwb_forw[3:0]==0000
FZwb_forw[7:4]==0000
FZwb_forw[11:8]==0000
FZwb_forw[15:12]==0000
FZwb_forw[19:16]==0000
FZwb_forw[23:20]==0000
FZwb_forw[27:24]==0000
FZwb_forw[31:28]==0000
Z wb_forw~~0
X wb_freeze==1
Z wb_freeze~~0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
Z wb_insn~~0
FZwb_pc[3:0]==0000
FZwb_pc[7:4]==0000
FZwb_pc[11:8]==0000
FZwb_pc[15:12]==0000
FZwb_pc[19:16]==0000
FZwb_pc[23:20]==0000
FZwb_pc[27:24]==0000
FZwb_pc[31:28]==0000
Z wb_pc~~0
X wbforw_valid==0
Z wbforw_valid~~0
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==icpu_dat_i
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==rf_dataw
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_dmmu
T alu_dataout==spr_dat_du
T alu_dataout==spr_dat_fpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_pm
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_tt
T alu_dataout==sprs_dataout
T alu_dataout==wb_forw
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_dmmu
TFdcpu_adr_o==spr_dat_du
TFdcpu_adr_o==spr_dat_fpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_pm
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==sprs_dataout
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_dmmu
TFdcpu_dat_i==spr_dat_du
TFdcpu_dat_i==spr_dat_fpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_pm
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==sprs_dataout
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_dmmu
TFdcpu_dat_o==spr_dat_du
TFdcpu_dat_o==spr_dat_fpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_pm
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==sprs_dataout
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==icpu_dat_i
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==lsu_dataout
T du_addr==mult_mac_result
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==rf_dataw
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_dmmu
T du_addr==spr_dat_du
T du_addr==spr_dat_fpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_pm
T du_addr==spr_dat_ppc
T du_addr==spr_dat_tt
T du_addr==sprs_dataout
T du_addr==wb_forw
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==icpu_dat_i
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==rf_dataw
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_dmmu
T du_dat_cpu==spr_dat_du
T du_dat_cpu==spr_dat_fpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_pm
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==sprs_dataout
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==icpu_dat_i
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==rf_dataw
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_dmmu
T du_dat_du==spr_dat_du
T du_dat_du==spr_dat_fpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_pm
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_tt
T du_dat_du==sprs_dataout
T du_dat_du==wb_forw
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==icpu_dat_i
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==rf_dataw
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_dmmu
T du_lsu_load_dat==spr_dat_du
T du_lsu_load_dat==spr_dat_fpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_pm
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==sprs_dataout
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==icpu_dat_i
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==rf_dataw
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_dmmu
T du_lsu_store_dat==spr_dat_du
T du_lsu_store_dat==spr_dat_fpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_pm
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==sprs_dataout
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_pc
TFeear==ex_simm
TFeear==icpu_dat_i
TFeear==id_pc
TFeear==id_simm
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_dmmu
TFeear==spr_dat_du
TFeear==spr_dat_fpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_pm
TFeear==spr_dat_ppc
TFeear==spr_dat_tt
TFeear==sprs_dataout
TFeear==wb_forw
TFeear==wb_pc
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==icpu_dat_i
TFepcr==id_pc
TFepcr==id_simm
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_dmmu
TFepcr==spr_dat_du
TFepcr==spr_dat_fpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_pm
TFepcr==spr_dat_ppc
TFepcr==spr_dat_tt
TFepcr==sprs_dataout
TFepcr==wb_forw
TFepcr==wb_pc
T ex_pc==ex_simm
T ex_pc==icpu_dat_i
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==rf_dataw
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_dmmu
T ex_pc==spr_dat_du
T ex_pc==spr_dat_fpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_pm
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_tt
T ex_pc==sprs_dataout
T ex_pc==wb_forw
T ex_pc==wb_pc
T ex_simm==icpu_dat_i
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==rf_dataw
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_dmmu
T ex_simm==spr_dat_du
T ex_simm==spr_dat_fpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_pm
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_tt
T ex_simm==sprs_dataout
T ex_simm==wb_forw
T ex_simm==wb_pc
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==rf_dataw
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_dmmu
T icpu_dat_i==spr_dat_du
T icpu_dat_i==spr_dat_fpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_pm
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==sprs_dataout
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_pc
TFid_pc==id_simm
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_dmmu
TFid_pc==spr_dat_du
TFid_pc==spr_dat_fpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_pm
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_tt
TFid_pc==sprs_dataout
TFid_pc==wb_forw
TFid_pc==wb_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==rf_dataw
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_dmmu
T id_simm==spr_dat_du
T id_simm==spr_dat_fpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_pm
T id_simm==spr_dat_ppc
T id_simm==spr_dat_tt
T id_simm==sprs_dataout
T id_simm==wb_forw
T id_simm==wb_pc
T lsu_dataout==mult_mac_result
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==rf_dataw
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_dmmu
T lsu_dataout==spr_dat_du
T lsu_dataout==spr_dat_fpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_pm
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_tt
T lsu_dataout==sprs_dataout
T lsu_dataout==wb_forw
T lsu_dataout==wb_pc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==rf_dataw
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_dmmu
T mult_mac_result==spr_dat_du
T mult_mac_result==spr_dat_fpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_pm
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_tt
T mult_mac_result==sprs_dataout
T mult_mac_result==wb_forw
T mult_mac_result==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_dmmu
TFoperand_a==spr_dat_du
TFoperand_a==spr_dat_fpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_pm
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_tt
TFoperand_a==sprs_dataout
TFoperand_a==wb_forw
TFoperand_a==wb_pc
TFoperand_b==rf_dataw
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_dmmu
TFoperand_b==spr_dat_du
TFoperand_b==spr_dat_fpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_pm
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_tt
TFoperand_b==sprs_dataout
TFoperand_b==wb_forw
TFoperand_b==wb_pc
TFrf_dataw==spr_addr
TFrf_dataw==spr_cs
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_dmmu
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_immu
TFrf_dataw==spr_dat_mac
TFrf_dataw==spr_dat_npc
TFrf_dataw==spr_dat_pm
TFrf_dataw==spr_dat_ppc
TFrf_dataw==spr_dat_tt
TFrf_dataw==sprs_dataout
TFrf_dataw==wb_forw
TFrf_dataw==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_dmmu
T spr_addr==spr_dat_du
T spr_addr==spr_dat_fpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_pm
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_tt
T spr_addr==sprs_dataout
T spr_addr==wb_forw
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_dmmu
T spr_cs==spr_dat_du
T spr_cs==spr_dat_fpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_pm
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_tt
T spr_cs==sprs_dataout
T spr_cs==wb_forw
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_dmmu
TFspr_dat_cpu==spr_dat_du
TFspr_dat_cpu==spr_dat_fpu
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_pm
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==sprs_dataout
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_pc
T spr_dat_dmmu==spr_dat_du
T spr_dat_dmmu==spr_dat_fpu
T spr_dat_dmmu==spr_dat_immu
T spr_dat_dmmu==spr_dat_mac
TFspr_dat_dmmu==spr_dat_npc
T spr_dat_dmmu==spr_dat_pm
T spr_dat_dmmu==spr_dat_ppc
T spr_dat_dmmu==spr_dat_tt
T spr_dat_dmmu==sprs_dataout
T spr_dat_dmmu==wb_forw
T spr_dat_dmmu==wb_pc
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_immu
T spr_dat_du==spr_dat_mac
TFspr_dat_du==spr_dat_npc
T spr_dat_du==spr_dat_pm
T spr_dat_du==spr_dat_ppc
T spr_dat_du==spr_dat_tt
T spr_dat_du==sprs_dataout
T spr_dat_du==wb_forw
T spr_dat_du==wb_pc
T spr_dat_fpu==spr_dat_immu
T spr_dat_fpu==spr_dat_mac
TFspr_dat_fpu==spr_dat_npc
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==spr_dat_ppc
T spr_dat_fpu==spr_dat_tt
T spr_dat_fpu==sprs_dataout
T spr_dat_fpu==wb_forw
T spr_dat_fpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_pm
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==sprs_dataout
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_pm
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==sprs_dataout
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_pm
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==sprs_dataout
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_pc
T spr_dat_pm==spr_dat_ppc
T spr_dat_pm==spr_dat_tt
T spr_dat_pm==sprs_dataout
T spr_dat_pm==wb_forw
T spr_dat_pm==wb_pc
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==sprs_dataout
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_pc
T spr_dat_tt==sprs_dataout
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_pc
T sprs_dataout==wb_forw
T sprs_dataout==wb_pc
T wb_forw==wb_pc
T ex_insn==id_insn
T ex_insn==wb_insn
T id_insn==wb_insn
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==if_pc
T icpu_adr_o==if_pc
T muxed_a==muxed_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_dat_rf
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_dat_rf
T rf_dataa==rf_datab
T rf_dataa==spr_dat_rf
T rf_datab==spr_dat_rf
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_sel_o
T alu_op2==dcpu_tag_i
T alu_op2==dcpu_tag_o
T alu_op2==except_type
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_sel_o
T comp_op==dcpu_tag_i
T comp_op==dcpu_tag_o
T comp_op==except_type
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_sel_o==dcpu_tag_i
T dcpu_sel_o==dcpu_tag_o
T dcpu_sel_o==except_type
T dcpu_sel_o==id_lsu_op
T dcpu_sel_o==rfwb_op
T dcpu_tag_i==dcpu_tag_o
T dcpu_tag_i==except_type
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T dcpu_tag_o==except_type
T dcpu_tag_o==id_lsu_op
T dcpu_tag_o==rfwb_op
T except_type==id_lsu_op
T except_type==rfwb_op
T id_lsu_op==rfwb_op
T icpu_tag_i==icpu_tag_o
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
--
