// Seed: 429959504
module module_0 ();
  wire id_1;
  parameter id_2 = 1;
  assign module_2.id_11 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input wand id_2
);
  always if (1) @(id_1, id_2 or id_2) id_0 = id_1 == -1'd0 !== -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0[1 : -1],
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply0 id_4
    , id_11,
    output supply0 id_5,
    input uwire id_6,
    output tri1 id_7,
    input uwire id_8,
    input supply1 id_9
);
  assign id_5  = id_2 | -1'b0;
  assign id_11 = 1;
  module_0 modCall_1 ();
  assign id_5.id_1 = -1'd0;
endmodule
