// Seed: 146031138
module module_0 (
    input wor id_0,
    input tri id_1,
    output tri1 id_2,
    input tri1 id_3,
    input supply1 id_4
    , id_7,
    output tri1 id_5
);
  assign id_5 = id_7;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input supply1 id_5,
    input wor id_6,
    input uwire id_7,
    output uwire id_8,
    output wire id_9,
    input tri0 id_10,
    input supply0 id_11,
    inout logic id_12,
    input tri1 id_13,
    output tri id_14
);
  assign id_9 = 1;
  wire id_16;
  assign id_14 = id_4;
  module_0(
      id_6, id_10, id_14, id_5, id_5, id_1
  );
  always @(negedge 1) begin
    if (id_12) $display(id_11, 1, id_10, 1, 1, id_6, 1, id_5 !== id_12, 1);
  end
  wire id_17;
  wire id_18, id_19;
  wire id_20;
  reg  id_21;
  always @(posedge 1 - id_5 or id_6) if (1) id_21 <= #1 id_12;
endmodule
