git clone --depth 1 --no-tags https://github.com/Kimss0/nand-flash-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550021044
git clone --depth 1 --no-tags https://github.com/zhuxianji007/pwr_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562359381
git clone --depth 1 --no-tags https://github.com/kobakvantrishvili/Processor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561813177
git clone --depth 1 --no-tags https://github.com/yovanycunha/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555108765
git clone --depth 1 --no-tags https://github.com/joshual777/ComputerArchitecture2_VectorCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554622624
git clone --depth 1 --no-tags https://github.com/midimaster21b/uart-bfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562019468
git clone --depth 1 --no-tags https://github.com/nan3037/sit329-task6.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550912023
git clone --depth 1 --no-tags https://github.com/adithyakashyap95/MSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561921967
git clone --depth 1 --no-tags https://github.com/derekhua777/out_of_order_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562742965
git clone --depth 1 --no-tags https://github.com/Pandulc/Arquitectura-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559040132
git clone --depth 1 --no-tags https://github.com/kirtan03/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556178459
git clone --depth 1 --no-tags https://github.com/PrathammGupta/sit329-5.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548742269
git clone --depth 1 --no-tags https://github.com/patel-soham/system-verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569950899
git clone --depth 1 --no-tags https://github.com/lbreyer/Segway.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572620911
git clone --depth 1 --no-tags https://github.com/edgarigl/rvee.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562592995
git clone --depth 1 --no-tags https://github.com/TeoOrt/RISC-CPU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552142871
git clone --depth 1 --no-tags https://github.com/temilolafaith/EE271-rasterizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563199306
git clone --depth 1 --no-tags https://github.com/renaturation/DNN_PUF_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567604625
git clone --depth 1 --no-tags https://github.com/wanguowu/wanguowu-wanguowu-eecs470_f22_project3_wanguo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559774009
git clone --depth 1 --no-tags https://github.com/mt-class/jhu-multilingual.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570986249
git clone --depth 1 --no-tags https://github.com/Ahsan-Toufiq/100DaysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555766402
git clone --depth 1 --no-tags https://github.com/Maxpicca-Li/colab-rv64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555924241
git clone --depth 1 --no-tags https://github.com/ALittleBitFour/msgpack_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553156918
git clone --depth 1 --no-tags https://github.com/su-elena/h264.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563049271
git clone --depth 1 --no-tags https://github.com/Jfadi/VerilogPong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553856661
git clone --depth 1 --no-tags https://github.com/flyskywalker/CAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570874926
git clone --depth 1 --no-tags https://github.com/mitshine/APB-Protocol-with-scoreboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570559621
git clone --depth 1 --no-tags https://github.com/anirudh-arunkumar/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545578538
git clone --depth 1 --no-tags https://github.com/Kilby-tech/Nepa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562638714
git clone --depth 1 --no-tags https://github.com/pinjala31/Team_MSD_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561559987
git clone --depth 1 --no-tags https://github.com/Danster67/ece437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557386630
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/riscv-3-stage-pipelined-processor-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552868166
git clone --depth 1 --no-tags https://github.com/Linger0/sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554060567
git clone --depth 1 --no-tags https://github.com/PathakamuriNaresh/AXI_AVIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541890883
git clone --depth 1 --no-tags https://github.com/NEUCSLAB/RV32_sram_func_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568323988
git clone --depth 1 --no-tags https://github.com/charrich97/Decode_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559774625
git clone --depth 1 --no-tags https://github.com/SamarthBonthala/MIPS32_Hazard_Handling_BP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556424518
git clone --depth 1 --no-tags https://github.com/HAMZA-AFZAL404/RISC-V-3-Staged-pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568520677
git clone --depth 1 --no-tags https://github.com/AadityaSuri/Mandelbrot_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568279389
git clone --depth 1 --no-tags https://github.com/UBC-CPEN311-Classrooms/2022w1-lab4-update1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570184265
git clone --depth 1 --no-tags https://github.com/npalmer5620/matrix_unit_int8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569376838
git clone --depth 1 --no-tags https://github.com/Datum-Technology-Corporation/mio_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561525502
git clone --depth 1 --no-tags https://github.com/Kilby-tech/Capablanca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562641055
git clone --depth 1 --no-tags https://github.com/noemiabril/C64_MiSTer-DE10-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571220577
git clone --depth 1 --no-tags https://github.com/KAMOME-code/Modular-Inverse-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564618677
git clone --depth 1 --no-tags https://github.com/TaviEz/MIPS-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543931197
git clone --depth 1 --no-tags https://github.com/shuyuan-liu/iac_lab_4_group_34.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567681224
git clone --depth 1 --no-tags https://github.com/LongStudy/tinyriscv_arty_100t.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565862833
git clone --depth 1 --no-tags https://github.com/Ravikumar0110/G2UVM_sig_access_UVM_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570541770
git clone --depth 1 --no-tags https://github.com/Chlience/BUAA-CO-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565108982
git clone --depth 1 --no-tags https://github.com/EmbeddedCamerata/32bits-CLA-and-ALU-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555827252
git clone --depth 1 --no-tags https://github.com/einmpei/course_vlsidesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548874220
git clone --depth 1 --no-tags https://github.com/dtzSiFive/circt-pp-results.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560988333
git clone --depth 1 --no-tags https://github.com/CODE-REFINARY/Ziggomatic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561101125
git clone --depth 1 --no-tags https://github.com/SerdarUnal132/deneme_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551833720
git clone --depth 1 --no-tags https://github.com/miguel100398/matrix_multiplier_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558678196
git clone --depth 1 --no-tags https://github.com/chibaf/FPGA_Tang_Nano_9K_blink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562099738
git clone --depth 1 --no-tags https://github.com/satvick16/ece253.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562573613
git clone --depth 1 --no-tags https://github.com/VINUTHNA-SRI/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557447713
git clone --depth 1 --no-tags https://github.com/sagarpattar05/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557419899
git clone --depth 1 --no-tags https://github.com/misaellopezg/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561403639
git clone --depth 1 --no-tags https://github.com/valmyr/Desafios-Microeletronica-Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544594129
git clone --depth 1 --no-tags https://github.com/PE-611/Sensor_reader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547985806
git clone --depth 1 --no-tags https://github.com/nan3037/SIT329--TASK5.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548964546
git clone --depth 1 --no-tags https://github.com/meenalpannase/Module2_apb_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549433310
git clone --depth 1 --no-tags https://github.com/nowicki-yari/ChipDesignAndVerification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542973725
git clone --depth 1 --no-tags https://github.com/padung99/Metrotek_LAB4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545384567
git clone --depth 1 --no-tags https://github.com/MasterPlayer/axi-timer-averager.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545472469
git clone --depth 1 --no-tags https://github.com/Jerry-03/Syncfifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547085661
git clone --depth 1 --no-tags https://github.com/ECE4278/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549682164
git clone --depth 1 --no-tags https://github.com/caleb-ad/TRNG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555035111
git clone --depth 1 --no-tags https://github.com/Bardisk/dlcce-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551094565
git clone --depth 1 --no-tags https://github.com/halab1t/Combination-Lock---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556344777
git clone --depth 1 --no-tags https://github.com/kailasbk/fpga-360.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557659942
git clone --depth 1 --no-tags https://github.com/shuny42657/6.205_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561058757
git clone --depth 1 --no-tags https://github.com/zieglershai/Digger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564883847
git clone --depth 1 --no-tags https://github.com/alishahanda/551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566900777
git clone --depth 1 --no-tags https://github.com/RyanHunter-DV/rhVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567162234
git clone --depth 1 --no-tags https://github.com/italoaraujooj/loac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573205760
git clone --depth 1 --no-tags https://github.com/shireen1512/captronic_formation_fpga_img_proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570199067
git clone --depth 1 --no-tags https://github.com/PathakamuriNaresh/LearGit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565140885
git clone --depth 1 --no-tags https://github.com/alizademhdi/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558776540
git clone --depth 1 --no-tags https://github.com/rijdmc419/ECE_272_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563635761
git clone --depth 1 --no-tags https://github.com/lisneygit/-Sequence_Detector_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568227230
git clone --depth 1 --no-tags https://github.com/Sharmi-Rajakumaran/Dual_Port_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567678744
git clone --depth 1 --no-tags https://github.com/MendelWells/final_project_hack_computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558311702
git clone --depth 1 --no-tags https://github.com/bguan2022/Scripting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542705201
git clone --depth 1 --no-tags https://github.com/kavyas18/verilog_tutorial_edge_count.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543671711
git clone --depth 1 --no-tags https://github.com/PopovArtS/Check_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546788302
git clone --depth 1 --no-tags https://github.com/ECE4278/project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553708555
git clone --depth 1 --no-tags https://github.com/fightforit/systemverilog-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548171368
git clone --depth 1 --no-tags https://github.com/riyabhat2002/EBike.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553210704
git clone --depth 1 --no-tags https://github.com/Jutenbezbuten/VDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550926844
git clone --depth 1 --no-tags https://github.com/MJurczak-PMarchut/VDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550903475
git clone --depth 1 --no-tags https://github.com/ArslaanShamim/50_programs-of-RTL_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547786506
git clone --depth 1 --no-tags https://github.com/SeamusFinlayson/Digital-Hardware-Based-Spectrum-Analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556477251
git clone --depth 1 --no-tags https://github.com/rpeters54/Snake-in-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556125233
git clone --depth 1 --no-tags https://github.com/T-Szymk/sync_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562461845
git clone --depth 1 --no-tags https://github.com/skipfie/CPEN211.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557003112
