$date
	Thu Apr 27 20:29:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! y $end
$upscope $end
$scope module testbench $end
$var wire 3 " cs [2:0] $end
$upscope $end
$scope module testbench $end
$var wire 3 # ns [2:0] $end
$upscope $end
$scope module testbench $end
$var reg 1 $ x $end
$upscope $end
$scope module testbench $end
$var reg 1 % rst $end
$upscope $end
$scope module testbench $end
$var reg 1 & clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
1%
0$
b1 #
b0 "
0!
$end
#10
0&
#20
b10 #
b1 "
1&
0%
#30
0&
#40
b10 "
1&
#50
0&
#60
1&
#70
0&
#80
b11 #
1&
1$
#90
0&
#100
b110 #
1!
b11 "
1&
#110
0&
#120
0!
b110 "
b111 #
1&
0$
#130
0&
#140
b10 #
1!
b111 "
1&
#150
0&
#160
0!
b10 "
b11 #
1&
1$
#170
0&
#180
b110 #
1!
b11 "
1&
#190
0&
#200
0!
b110 "
b111 #
1&
0$
#210
0&
#220
b10 #
1!
b111 "
1&
#230
0&
#240
0!
b10 "
b11 #
1&
1$
#250
0&
#260
b110 #
1!
b11 "
1&
#270
0&
#280
0!
b110 "
b111 #
1&
0$
#290
0&
#300
b10 #
1!
b111 "
1&
#310
0&
#320
0!
b10 "
b11 #
1&
1$
#330
0&
#340
1!
b11 "
b1 #
1&
0$
#350
0&
#360
0!
b1 "
b101 #
1&
1$
#370
0&
#380
b101 "
b1 #
1&
0$
#390
0&
#400
b10 #
b1 "
1&
#410
0&
#420
b10 "
b11 #
1&
1$
#430
0&
#440
b110 #
1!
b11 "
1&
#450
0&
#460
0!
b110 "
b111 #
1&
0$
#470
0&
#480
1!
b111 "
b101 #
1&
1$
#490
0&
#500
0!
b101 "
b1 #
1&
0$
#510
0&
#520
b1 "
b101 #
1&
1$
#530
0&
#540
b110 #
b101 "
1&
#550
0&
#560
b110 "
b111 #
1&
0$
#570
0&
#580
1!
b111 "
b101 #
1&
1$
#590
0&
#600
b110 #
0!
b101 "
1&
#610
0&
#620
b110 "
b111 #
1&
0$
#630
0&
#640
1!
b111 "
b101 #
1&
1$
#650
0&
#660
0!
b101 "
b1 #
1&
0$
#670
0&
#680
b1 "
b101 #
1&
1$
#690
0&
#700
b101 "
b1 #
1&
0$
#710
0&
#720
b10 #
b1 "
1&
#730
0&
#740
b10 "
1&
#750
0&
#760
b11 #
1&
1$
#770
0&
#780
1!
b11 "
b1 #
1&
0$
#790
0&
#800
b10 #
0!
b1 "
1&
#810
0&
#820
b10 "
1&
#830
0&
#840
b11 #
1&
1$
#850
0&
#860
1!
b11 "
b1 #
1&
0$
#870
0&
#880
0!
b1 "
b101 #
1&
1$
#890
0&
#900
b110 #
b101 "
1&
#910
0&
#920
b110 "
1&
#930
0&
#940
1&
#950
0&
#960
b111 #
1&
0$
#970
0&
#980
1!
b111 "
b101 #
1&
1$
#990
0&
#1000
b110 #
0!
b101 "
1&
#1010
0&
#1020
b110 "
b111 #
1&
0$
#1030
0&
#1040
1!
b111 "
b101 #
1&
1$
#1050
0&
#1060
0!
b101 "
b1 #
1&
0$
#1070
0&
#1080
b1 "
b101 #
1&
1$
#1090
0&
#1100
b101 "
b1 #
1&
0$
#1110
0&
#1120
b1 "
b101 #
1&
1$
#1130
0&
#1140
b110 #
b101 "
1&
#1150
0&
#1160
b110 "
b111 #
1&
0$
#1170
0&
#1180
b10 #
1!
b111 "
1&
#1190
0&
#1200
0!
b10 "
b11 #
1&
1$
#1210
0&
#1220
1!
b11 "
b1 #
1&
0$
#1230
0&
#1240
b10 #
0!
b1 "
1&
#1250
0&
#1260
b10 "
b11 #
1&
1$
#1270
0&
#1280
b110 #
1!
b11 "
1&
#1290
0&
#1300
0!
b110 "
1&
