
Compile Verilog source into executable

  `iverilog dummy.v -o dummy`

  ./dummy

  $ ./dummy 
  VCD info: dumpfile dump.vcd opened for output.
  Hello, World!
