Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_012.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3192880 heartbeat IPC: 3.13197 cumulative IPC: 3.13197 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6388662 heartbeat IPC: 3.12912 cumulative IPC: 3.13055 (Simulation time: 0 hr 2 min 51 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9585920 heartbeat IPC: 3.12768 cumulative IPC: 3.12959 (Simulation time: 0 hr 4 min 29 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12788932 heartbeat IPC: 3.12206 cumulative IPC: 3.1277 (Simulation time: 0 hr 6 min 9 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 15984923 heartbeat IPC: 3.12892 cumulative IPC: 3.12795 (Simulation time: 0 hr 7 min 52 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 15984923 (Simulation time: 0 hr 7 min 52 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 23135377 heartbeat IPC: 1.39851 cumulative IPC: 1.39851 (Simulation time: 0 hr 9 min 27 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 30293345 heartbeat IPC: 1.39704 cumulative IPC: 1.39778 (Simulation time: 0 hr 11 min 3 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 37457924 heartbeat IPC: 1.39576 cumulative IPC: 1.3971 (Simulation time: 0 hr 12 min 43 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 44896523 heartbeat IPC: 1.34434 cumulative IPC: 1.38353 (Simulation time: 0 hr 14 min 19 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 52212120 heartbeat IPC: 1.36694 cumulative IPC: 1.38018 (Simulation time: 0 hr 15 min 47 sec) 
Finished CPU 0 instructions: 50000001 cycles: 36227198 cumulative IPC: 1.38018 (Simulation time: 0 hr 15 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.38018 instructions: 50000001 cycles: 36227198
L1D TOTAL     ACCESS:   17317854  HIT:   16275072  MISS:    1042782
L1D LOAD      ACCESS:    6300278  HIT:    5812691  MISS:     487587
L1D RFO       ACCESS:    4959495  HIT:    4877646  MISS:      81849
L1D PREFETCH  ACCESS:    6058081  HIT:    5584735  MISS:     473346
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6333893  ISSUED:    6235415  USEFUL:     132819  USELESS:     340548
L1D AVERAGE MISS LATENCY: 41.1436 cycles
L1I TOTAL     ACCESS:   17343673  HIT:   15259969  MISS:    2083704
L1I LOAD      ACCESS:    8756935  HIT:    8677601  MISS:      79334
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    8586738  HIT:    6582368  MISS:    2004370
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    9502971  ISSUED:    9090721  USEFUL:    1430419  USELESS:     574021
L1I AVERAGE MISS LATENCY: 29.8539 cycles
L2C TOTAL     ACCESS:    4082773  HIT:    2793159  MISS:    1289614
L2C LOAD      ACCESS:     504838  HIT:     239420  MISS:     265418
L2C RFO       ACCESS:      80644  HIT:      31577  MISS:      49067
L2C PREFETCH  ACCESS:    3221807  HIT:    2248224  MISS:     973583
L2C WRITEBACK ACCESS:     275484  HIT:     273938  MISS:       1546
L2C PREFETCH  REQUESTED:    3130866  ISSUED:    3127004  USEFUL:      25418  USELESS:     948190
L2C AVERAGE MISS LATENCY: 46.8409 cycles
LLC TOTAL     ACCESS:    2430705  HIT:    2266242  MISS:     164463
LLC LOAD      ACCESS:     265319  HIT:     244519  MISS:      20800
LLC RFO       ACCESS:      49066  HIT:      37791  MISS:      11275
LLC PREFETCH  ACCESS:    1948323  HIT:    1816481  MISS:     131842
LLC WRITEBACK ACCESS:     167997  HIT:     167451  MISS:        546
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      11376  USELESS:     120076
LLC AVERAGE MISS LATENCY: 174.525 cycles
Major fault: 0 Minor fault: 5611
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      24932  ROW_BUFFER_MISS:     138966
 DBUS_CONGESTED:      70784
 WQ ROW_BUFFER_HIT:      11528  ROW_BUFFER_MISS:      51307  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4607% MPKI: 1.00288 Average ROB Occupancy at Mispredict: 125.727

Branch types
NOT_BRANCH: 40701161 81.4023%
BRANCH_DIRECT_JUMP: 469810 0.93962%
BRANCH_INDIRECT: 153732 0.307464%
BRANCH_CONDITIONAL: 6944091 13.8882%
BRANCH_DIRECT_CALL: 679880 1.35976%
BRANCH_INDIRECT_CALL: 168745 0.33749%
BRANCH_RETURN: 882493 1.76499%
BRANCH_OTHER: 0 0%

