// Copyright (c) 2018 Fabian Schuiki

//! Implementation of all VHDL nodes.

#![deny(missing_docs)]

mod expr;
mod misc;
mod obj_decl;
mod seq_stmt;
mod type_decl;
